

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:42:26 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.574 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     21|        -|        -|    -|
|Expression           |        -|      -|        0|      873|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      752|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     21|      752|      909|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------------------+-------------------------------------------+----------------+
    |                    Instance                   |                   Module                  |   Expression   |
    +-----------------------------------------------+-------------------------------------------+----------------+
    |myproject_am_addmul_12s_14s_12s_20_1_1_U7      |myproject_am_addmul_12s_14s_12s_20_1_1     | i0 * (i1 + i2) |
    |myproject_am_addmul_12s_14s_12s_20_1_1_U16     |myproject_am_addmul_12s_14s_12s_20_1_1     | i0 * (i1 + i2) |
    |myproject_am_submul_14s_12s_12s_20_1_1_U20     |myproject_am_submul_14s_12s_12s_20_1_1     | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_12s_24s_24ns_24_1_1_U13  |myproject_mac_mul_sub_12s_24s_24ns_24_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_12s_24s_24ns_24_1_1_U6    |myproject_mac_muladd_12s_24s_24ns_24_1_1   |  i0 * i1 + i2  |
    |myproject_mul_mul_12s_12s_20_1_1_U1            |myproject_mul_mul_12s_12s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_20_1_1_U14           |myproject_mul_mul_12s_12s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_20_1_1_U15           |myproject_mul_mul_12s_12s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_20_1_1_U18           |myproject_mul_mul_12s_12s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_20_1_1_U19           |myproject_mul_mul_12s_12s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_12s_24_1_1_U2            |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i0    |
    |myproject_mul_mul_12s_12s_24_1_1_U4            |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i0    |
    |myproject_mul_mul_12s_12s_24_1_1_U5            |myproject_mul_mul_12s_12s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_13s_20_1_1_U8            |myproject_mul_mul_12s_13s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_13s_25_1_1_U3            |myproject_mul_mul_12s_13s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_14s_20_1_1_U11           |myproject_mul_mul_12s_14s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_14s_20_1_1_U17           |myproject_mul_mul_12s_14s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_15s_20_1_1_U12           |myproject_mul_mul_12s_15s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_24s_24_1_1_U9            |myproject_mul_mul_12s_24s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_12s_24s_24_1_1_U10           |myproject_mul_mul_12s_24s_24_1_1           |     i0 * i1    |
    |myproject_mul_mul_6ns_12s_16_1_1_U21           |myproject_mul_mul_6ns_12s_16_1_1           |     i0 * i1    |
    +-----------------------------------------------+-------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1192_11_fu_748_p2           |     +    |      0|  0|  28|          24|          24|
    |add_ln1192_12_fu_765_p2           |     +    |      0|  0|  28|          24|          24|
    |add_ln1192_1_fu_307_p2            |     +    |      0|  0|  28|          24|          24|
    |add_ln1192_2_fu_529_p2            |     +    |      0|  0|  28|          24|          24|
    |add_ln1192_3_fu_541_p2            |     +    |      0|  0|  28|          24|          24|
    |add_ln1192_5_fu_380_p2            |     +    |      0|  0|  28|          28|          28|
    |add_ln1192_6_fu_591_p2            |     +    |      0|  0|  28|          28|          28|
    |add_ln1192_8_fu_664_p2            |     +    |      0|  0|  28|          24|          24|
    |add_ln1192_9_fu_692_p2            |     +    |      0|  0|  28|          24|          24|
    |ret_V_1_fu_640_p2                 |     +    |      0|  0|  28|          21|          28|
    |ret_V_2_fu_698_p2                 |     +    |      0|  0|  28|          16|          24|
    |ret_V_3_fu_805_p2                 |     +    |      0|  0|  28|          17|          24|
    |ret_V_5_fu_502_p2                 |     +    |      0|  0|  28|          20|          28|
    |ret_V_fu_564_p2                   |     +    |      0|  0|  28|          17|          24|
    |grp_fu_854_p2                     |     -    |      0|  0|  31|          24|          24|
    |r_V_16_fu_401_p2                  |     -    |      0|  0|  22|          15|          15|
    |r_V_17_fu_620_p2                  |     -    |      0|  0|  23|          16|          16|
    |r_V_20_fu_461_p2                  |     -    |      0|  0|  22|          15|          15|
    |ret_V_4_fu_483_p2                 |     -    |      0|  0|  35|          28|          28|
    |sub_ln1192_10_fu_735_p2           |     -    |      0|  0|  28|          24|          24|
    |sub_ln1192_11_fu_782_p2           |     -    |      0|  0|  28|          24|          24|
    |sub_ln1192_12_fu_799_p2           |     -    |      0|  0|  28|          24|          24|
    |sub_ln1192_13_fu_496_p2           |     -    |      0|  0|  28|          28|          28|
    |sub_ln1192_1_fu_330_p2            |     -    |      0|  0|  28|          24|          24|
    |sub_ln1192_2_fu_558_p2            |     -    |      0|  0|  28|          24|          24|
    |sub_ln1192_3_fu_367_p2            |     -    |      0|  0|  28|          28|          28|
    |sub_ln1192_4_fu_603_p2            |     -    |      0|  0|  28|          28|          28|
    |sub_ln1192_5_fu_634_p2            |     -    |      0|  0|  28|          28|          28|
    |sub_ln1192_7_fu_431_p2            |     -    |      0|  0|  31|          24|          24|
    |sub_ln1192_8_fu_679_p2            |     -    |      0|  0|  28|          24|          24|
    |sub_ln1192_9_fu_722_p2            |     -    |      0|  0|  31|           1|          24|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 873|         697|         758|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  192|        384|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  195|        390|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |add_ln1192_5_reg_1060           |   24|   0|   28|          4|
    |ap_CS_fsm                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |    1|   0|    1|          0|
    |mul_ln1192_10_reg_1080          |   20|   0|   20|          0|
    |mul_ln1192_11_reg_1085          |   20|   0|   20|          0|
    |mul_ln1192_13_reg_1090          |   20|   0|   20|          0|
    |mul_ln1192_14_reg_1095          |   20|   0|   20|          0|
    |mul_ln1192_15_reg_1100          |   20|   0|   20|          0|
    |mul_ln1192_3_reg_1055           |   20|   0|   20|          0|
    |mul_ln1192_6_reg_1065           |   20|   0|   20|          0|
    |mul_ln1192_7_reg_1070           |   20|   0|   20|          0|
    |mul_ln1192_reg_988              |   20|   0|   20|          0|
    |p_Val2_5_reg_993                |   12|   0|   12|          0|
    |p_Val2_5_reg_993_pp0_iter1_reg  |   12|   0|   12|          0|
    |r_V_13_reg_1004                 |   24|   0|   24|          0|
    |r_V_14_reg_1016                 |   12|   0|   13|          1|
    |r_V_14_reg_1016_pp0_iter1_reg   |   12|   0|   13|          1|
    |r_V_4_reg_1026                  |   24|   0|   24|          0|
    |r_V_8_reg_1045                  |   24|   0|   24|          0|
    |sext_ln1117_reg_975             |   24|   0|   24|          0|
    |sext_ln1192_reg_969             |   20|   0|   20|          0|
    |sub_ln1192_1_reg_1050           |   24|   0|   24|          0|
    |sub_ln1192_7_reg_1075           |   24|   0|   24|          0|
    |tmp_1_reg_961                   |   12|   0|   12|          0|
    |tmp_1_reg_961_pp0_iter1_reg     |   12|   0|   12|          0|
    |tmp_2_reg_980                   |   12|   0|   12|          0|
    |tmp_2_reg_980_pp0_iter1_reg     |   12|   0|   12|          0|
    |tmp_4_reg_1010                  |   12|   0|   12|          0|
    |tmp_5_reg_1036                  |   12|   0|   12|          0|
    |tmp_5_reg_1036_pp0_iter1_reg    |   12|   0|   12|          0|
    |trunc_ln1192_1_reg_1031         |   20|   0|   20|          0|
    |trunc_ln1192_reg_1021           |   24|   0|   24|          0|
    |trunc_ln708_4_reg_1105          |   12|   0|   12|          0|
    |x_V_ap_vld_preg                 |    1|   0|    1|          0|
    |x_V_preg                        |  192|   0|  192|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           |  752|   0|  758|          6|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  192|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   12|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   12|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   12|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   12|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   12|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read = call i192 @_ssdm_op_Read.ap_vld.i192P(i192* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 4 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i192 %x_V_read to i12" [firmware/myproject.cpp:50]   --->   Operation 5 'trunc' 'trunc_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 180, i32 191)" [firmware/myproject.cpp:50]   --->   Operation 6 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i12 %tmp_1 to i20" [firmware/myproject.cpp:51]   --->   Operation 7 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i12 %tmp_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 8 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 24, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 9 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %trunc_ln1117 to i20" [firmware/myproject.cpp:50]   --->   Operation 10 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i20 %sext_ln1192, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 11 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 168, i32 179)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i24 %sext_ln1117, %sext_ln1117" [firmware/myproject.cpp:50]   --->   Operation 13 'mul' 'r_V_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i12 %p_Val2_5 to i24" [firmware/myproject.cpp:51]   --->   Operation 14 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i12 %p_Val2_5 to i25" [firmware/myproject.cpp:51]   --->   Operation 15 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 48, i32 59)" [firmware/myproject.cpp:51]   --->   Operation 16 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_V_14 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_Val2_5, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 17 'bitconcatenate' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i13 %r_V_14 to i25" [firmware/myproject.cpp:51]   --->   Operation 18 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_15 = mul i25 %sext_ln1118_4, %sext_ln1116" [firmware/myproject.cpp:51]   --->   Operation 19 'mul' 'r_V_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i25 %r_V_15 to i24" [firmware/myproject.cpp:51]   --->   Operation 20 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i24 %sext_ln1118_3, %sext_ln1118_3" [firmware/myproject.cpp:51]   --->   Operation 21 'mul' 'r_V_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i25 %r_V_15 to i20" [firmware/myproject.cpp:51]   --->   Operation 22 'trunc' 'trunc_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 36, i32 47)" [firmware/myproject.cpp:52]   --->   Operation 23 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i12 %tmp_5 to i24" [firmware/myproject.cpp:52]   --->   Operation 24 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_8 = mul i24 %sext_ln1118_8, %sext_ln1118_3" [firmware/myproject.cpp:52]   --->   Operation 25 'mul' 'r_V_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.57>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i12 %tmp_2 to i20" [firmware/myproject.cpp:50]   --->   Operation 27 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%rhs_V = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %p_Val2_5, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 28 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i20 %rhs_V to i24" [firmware/myproject.cpp:50]   --->   Operation 29 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.83ns)   --->   "%sub_ln1192 = sub i24 %sext_ln1192_2, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 30 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i12 %tmp_1 to i15" [firmware/myproject.cpp:50]   --->   Operation 31 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %tmp_2 to i24" [firmware/myproject.cpp:50]   --->   Operation 32 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192_1 = mul i24 %sext_ln1192_3, %r_V_13" [firmware/myproject.cpp:50]   --->   Operation 33 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192 = add i24 %mul_ln1192_1, %sub_ln1192" [firmware/myproject.cpp:50]   --->   Operation 34 'add' 'add_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln1192 = shl i24 %r_V_13, 4" [firmware/myproject.cpp:50]   --->   Operation 35 'shl' 'shl_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_1 = add i24 %add_ln1192, %shl_ln1192" [firmware/myproject.cpp:50]   --->   Operation 36 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%r_V_18 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_1, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 37 'bitconcatenate' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i14 %r_V_18 to i15" [firmware/myproject.cpp:50]   --->   Operation 38 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_2)   --->   "%r_V = add i15 %sext_ln700, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 39 'add' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_2)   --->   "%sext_ln1192_4 = sext i15 %r_V to i20" [firmware/myproject.cpp:50]   --->   Operation 40 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i20 %sext_ln1192_1, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 41 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1192_2 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_2, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 42 'bitconcatenate' 'shl_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1192_1 = sub i24 %add_ln1192_1, %shl_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 43 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%r_V_2 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_2, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 44 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i13 %r_V_2 to i20" [firmware/myproject.cpp:50]   --->   Operation 45 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i20 %sext_ln1192_1, %sext_ln1192_6" [firmware/myproject.cpp:50]   --->   Operation 46 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i12 %p_Val2_5 to i15" [firmware/myproject.cpp:51]   --->   Operation 47 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_4 = mul i24 %sext_ln1117, %trunc_ln1192" [firmware/myproject.cpp:51]   --->   Operation 48 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln1192_4 = call i28 @_ssdm_op_BitConcatenate.i28.i24.i4(i24 %mul_ln1192_4, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 49 'bitconcatenate' 'shl_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i12 %tmp_4 to i24" [firmware/myproject.cpp:51]   --->   Operation 50 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_5 = mul i24 %sext_ln1192_8, %r_V_4" [firmware/myproject.cpp:51]   --->   Operation 51 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1192_5 = call i28 @_ssdm_op_BitConcatenate.i28.i24.i4(i24 %mul_ln1192_5, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 52 'bitconcatenate' 'shl_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_3 = sub i28 %shl_ln1192_5, %shl_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 53 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1192_6 = call i28 @_ssdm_op_BitConcatenate.i28.i20.i8(i20 %trunc_ln1192_1, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 54 'bitconcatenate' 'shl_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_5 = add i28 %sub_ln1192_3, %shl_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 55 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_5 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %p_Val2_5, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 56 'bitconcatenate' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i14 %r_V_5 to i15" [firmware/myproject.cpp:51]   --->   Operation 57 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i14 %r_V_5 to i20" [firmware/myproject.cpp:51]   --->   Operation 58 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i20 %sext_ln1192, %sext_ln1192_9" [firmware/myproject.cpp:51]   --->   Operation 59 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.76ns)   --->   "%r_V_16 = sub i15 %sext_ln1118_6, %sext_ln1118_2" [firmware/myproject.cpp:51]   --->   Operation 60 'sub' 'r_V_16' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i15 %r_V_16 to i20" [firmware/myproject.cpp:51]   --->   Operation 61 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i12 %tmp_4 to i20" [firmware/myproject.cpp:51]   --->   Operation 62 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_7 = mul i20 %sext_ln1192_11, %sext_ln1192_10" [firmware/myproject.cpp:51]   --->   Operation 63 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i12 %tmp_5 to i20" [firmware/myproject.cpp:54]   --->   Operation 64 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_6)   --->   "%mul_ln1192_8 = mul i24 %sext_ln1192_8, %r_V_8" [firmware/myproject.cpp:52]   --->   Operation 65 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %p_Val2_5, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 66 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_6 = sub i24 %mul_ln1192_8, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 67 'sub' 'sub_ln1192_6' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_9 = mul i20 %sext_ln1192, %sext_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 68 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln1192_9 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_9, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 69 'bitconcatenate' 'shl_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.83ns)   --->   "%sub_ln1192_7 = sub i24 %sub_ln1192_6, %shl_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 70 'sub' 'sub_ln1192_7' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_10 = mul i20 %sext_ln1192_1, %sext_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 71 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i12 %tmp_5 to i15" [firmware/myproject.cpp:52]   --->   Operation 72 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%r_V_19 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_5, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 73 'bitconcatenate' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i14 %r_V_19 to i15" [firmware/myproject.cpp:52]   --->   Operation 74 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_11)   --->   "%r_V_9 = add i15 %sext_ln1118_9, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 75 'add' 'r_V_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_11)   --->   "%sext_ln1192_14 = sext i15 %r_V_9 to i20" [firmware/myproject.cpp:52]   --->   Operation 76 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_11 = mul i20 %sext_ln1192_12, %sext_ln1192_14" [firmware/myproject.cpp:52]   --->   Operation 77 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i12 %p_Val2_5 to i20" [firmware/myproject.cpp:53]   --->   Operation 78 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_13 = mul i20 %sext_ln1192_15, %sext_ln1192_9" [firmware/myproject.cpp:53]   --->   Operation 79 'mul' 'mul_ln1192_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_14 = mul i20 %sext_ln1192_1, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 80 'mul' 'mul_ln1192_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_15 = mul i20 %sext_ln1192_11, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 81 'mul' 'mul_ln1192_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%lhs_V = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %r_V_16, i12 0)" [firmware/myproject.cpp:54]   --->   Operation 82 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.76ns)   --->   "%r_V_20 = sub i15 %sext_ln1118_1, %sext_ln700" [firmware/myproject.cpp:54]   --->   Operation 83 'sub' 'r_V_20' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i27 %lhs_V to i28" [firmware/myproject.cpp:54]   --->   Operation 84 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %r_V_20, i12 0)" [firmware/myproject.cpp:54]   --->   Operation 85 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i27 %rhs_V_8 to i28" [firmware/myproject.cpp:54]   --->   Operation 86 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.85ns)   --->   "%ret_V_4 = sub i28 %sext_ln703, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 87 'sub' 'ret_V_4' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_16)   --->   "%r_V_12 = sub i15 %sext_ln1118_10, %sext_ln1118_9" [firmware/myproject.cpp:54]   --->   Operation 88 'sub' 'r_V_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_16)   --->   "%sext_ln1192_19 = sext i15 %r_V_12 to i20" [firmware/myproject.cpp:54]   --->   Operation 89 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_16 = mul i20 %sext_ln1192_12, %sext_ln1192_19" [firmware/myproject.cpp:54]   --->   Operation 90 'mul' 'mul_ln1192_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln1192_14 = call i28 @_ssdm_op_BitConcatenate.i28.i20.i8(i20 %mul_ln1192_16, i8 0)" [firmware/myproject.cpp:54]   --->   Operation 91 'bitconcatenate' 'shl_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_13 = sub i28 %ret_V_4, %shl_ln1192_14" [firmware/myproject.cpp:54]   --->   Operation 92 'sub' 'sub_ln1192_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_5 = add i28 -458752, %sub_ln1192_13" [firmware/myproject.cpp:54]   --->   Operation 93 'add' 'ret_V_5' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i28.i32.i32(i28 %ret_V_5, i32 16, i32 27)" [firmware/myproject.cpp:54]   --->   Operation 94 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_4_V), !map !133"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_3_V), !map !139"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_2_V), !map !145"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_1_V), !map !151"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_0_V), !map !157"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i192* %x_V), !map !163"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 101 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %y_0_V, i12* %y_1_V, i12* %y_2_V, i12* %y_3_V, i12* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 104 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %tmp_1, i11 0)" [firmware/myproject.cpp:50]   --->   Operation 105 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i23 %rhs_V_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 106 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_2 = add i24 %sub_ln1192_1, %sext_ln1192_5" [firmware/myproject.cpp:50]   --->   Operation 107 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln1192_3 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_3, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 108 'bitconcatenate' 'shl_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln1192_3 = add i24 %add_ln1192_2, %shl_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 109 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %tmp_2, i11 0)" [firmware/myproject.cpp:50]   --->   Operation 110 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i23 %rhs_V_2 to i24" [firmware/myproject.cpp:50]   --->   Operation 111 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i24 %add_ln1192_3, %sext_ln1192_7" [firmware/myproject.cpp:50]   --->   Operation 112 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V = add i24 -45056, %sub_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 113 'add' 'ret_V' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V, i32 12, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 114 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_0_V, i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 115 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i13 %r_V_14 to i16" [firmware/myproject.cpp:51]   --->   Operation 116 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln1192_7 = call i28 @_ssdm_op_BitConcatenate.i28.i20.i8(i20 %mul_ln1192_6, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 117 'bitconcatenate' 'shl_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_6 = add i28 %add_ln1192_5, %shl_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 118 'add' 'add_ln1192_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln1192_8 = call i28 @_ssdm_op_BitConcatenate.i28.i20.i8(i20 %mul_ln1192_7, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 119 'bitconcatenate' 'shl_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%sub_ln1192_4 = sub i28 %add_ln1192_6, %shl_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 120 'sub' 'sub_ln1192_4' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_5, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 121 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i15 %shl_ln1118_6 to i16" [firmware/myproject.cpp:51]   --->   Operation 122 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.77ns)   --->   "%r_V_17 = sub i16 %sext_ln1118_7, %sext_ln1118_5" [firmware/myproject.cpp:51]   --->   Operation 123 'sub' 'r_V_17' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %r_V_17, i12 0)" [firmware/myproject.cpp:51]   --->   Operation 124 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_5 = sub i28 %sub_ln1192_4, %rhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 125 'sub' 'sub_ln1192_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i28 -851968, %sub_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 126 'add' 'ret_V_1' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i28.i32.i32(i28 %ret_V_1, i32 16, i32 27)" [firmware/myproject.cpp:51]   --->   Operation 127 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_1_V, i12 %trunc_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 128 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1192_s = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_10, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 129 'bitconcatenate' 'shl_ln1192_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_8 = add i24 %sub_ln1192_7, %shl_ln1192_s" [firmware/myproject.cpp:52]   --->   Operation 130 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i12 %tmp_5 to i16" [firmware/myproject.cpp:52]   --->   Operation 131 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln1192_1 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_11, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 132 'bitconcatenate' 'shl_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1192_8 = sub i24 %add_ln1192_8, %shl_ln1192_1" [firmware/myproject.cpp:52]   --->   Operation 133 'sub' 'sub_ln1192_8' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_12 = mul i16 29, %sext_ln1192_13" [firmware/myproject.cpp:52]   --->   Operation 134 'mul' 'mul_ln1192_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln1192_10 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %mul_ln1192_12, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 135 'bitconcatenate' 'shl_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_9 = add i24 %sub_ln1192_8, %shl_ln1192_10" [firmware/myproject.cpp:52]   --->   Operation 136 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i24 -20480, %add_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 137 'add' 'ret_V_2' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_2, i32 12, i32 23)" [firmware/myproject.cpp:52]   --->   Operation 138 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_2_V, i12 %trunc_ln708_2)" [firmware/myproject.cpp:52]   --->   Operation 139 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1192_11 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_13, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 140 'bitconcatenate' 'shl_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.83ns)   --->   "%sub_ln1192_9 = sub i24 0, %shl_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 141 'sub' 'sub_ln1192_9' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln1192_12 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_14, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 142 'bitconcatenate' 'shl_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_10 = sub i24 %sub_ln1192_9, %shl_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 143 'sub' 'sub_ln1192_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln1192_13 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_15, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 144 'bitconcatenate' 'shl_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln1192_11 = add i24 %sub_ln1192_10, %shl_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 145 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i21 @_ssdm_op_BitConcatenate.i21.i12.i9(i12 %p_Val2_5, i9 0)" [firmware/myproject.cpp:53]   --->   Operation 146 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i21 %rhs_V_5 to i24" [firmware/myproject.cpp:53]   --->   Operation 147 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_12 = add i24 %add_ln1192_11, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 148 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %tmp_1, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 149 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i22 %rhs_V_6 to i24" [firmware/myproject.cpp:53]   --->   Operation 150 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1192_11 = sub i24 %add_ln1192_12, %sext_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 151 'sub' 'sub_ln1192_11' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %tmp_5, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 152 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i22 %rhs_V_7 to i24" [firmware/myproject.cpp:53]   --->   Operation 153 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_12 = sub i24 %sub_ln1192_11, %sext_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 154 'sub' 'sub_ln1192_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 155 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_3 = add i24 -32768, %sub_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 155 'add' 'ret_V_3' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_3, i32 12, i32 23)" [firmware/myproject.cpp:53]   --->   Operation 156 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_3_V, i12 %trunc_ln708_3)" [firmware/myproject.cpp:53]   --->   Operation 157 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_4_V, i12 %trunc_ln708_4)" [firmware/myproject.cpp:54]   --->   Operation 158 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 159 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000]
trunc_ln1117       (trunc         ) [ 0000]
tmp_1              (partselect    ) [ 0111]
sext_ln1192        (sext          ) [ 0110]
sext_ln1117        (sext          ) [ 0110]
tmp_2              (partselect    ) [ 0111]
sext_ln1118        (sext          ) [ 0000]
mul_ln1192         (mul           ) [ 0110]
p_Val2_5           (partselect    ) [ 0111]
r_V_13             (mul           ) [ 0110]
sext_ln1118_3      (sext          ) [ 0000]
sext_ln1118_4      (sext          ) [ 0000]
tmp_4              (partselect    ) [ 0110]
r_V_14             (bitconcatenate) [ 0111]
sext_ln1116        (sext          ) [ 0000]
r_V_15             (mul           ) [ 0000]
trunc_ln1192       (trunc         ) [ 0110]
r_V_4              (mul           ) [ 0110]
trunc_ln1192_1     (trunc         ) [ 0110]
tmp_5              (partselect    ) [ 0111]
sext_ln1118_8      (sext          ) [ 0000]
r_V_8              (mul           ) [ 0110]
shl_ln             (bitconcatenate) [ 0000]
sext_ln1192_1      (sext          ) [ 0000]
rhs_V              (bitconcatenate) [ 0000]
sext_ln1192_2      (sext          ) [ 0000]
sub_ln1192         (sub           ) [ 0000]
sext_ln700         (sext          ) [ 0000]
sext_ln1192_3      (sext          ) [ 0000]
mul_ln1192_1       (mul           ) [ 0000]
add_ln1192         (add           ) [ 0000]
shl_ln1192         (shl           ) [ 0000]
add_ln1192_1       (add           ) [ 0000]
r_V_18             (bitconcatenate) [ 0000]
sext_ln1118_1      (sext          ) [ 0000]
r_V                (add           ) [ 0000]
sext_ln1192_4      (sext          ) [ 0000]
mul_ln1192_2       (mul           ) [ 0000]
shl_ln1192_2       (bitconcatenate) [ 0000]
sub_ln1192_1       (sub           ) [ 0101]
r_V_2              (bitconcatenate) [ 0000]
sext_ln1192_6      (sext          ) [ 0000]
mul_ln1192_3       (mul           ) [ 0101]
sext_ln1118_2      (sext          ) [ 0000]
mul_ln1192_4       (mul           ) [ 0000]
shl_ln1192_4       (bitconcatenate) [ 0000]
sext_ln1192_8      (sext          ) [ 0000]
mul_ln1192_5       (mul           ) [ 0000]
shl_ln1192_5       (bitconcatenate) [ 0000]
sub_ln1192_3       (sub           ) [ 0000]
shl_ln1192_6       (bitconcatenate) [ 0000]
add_ln1192_5       (add           ) [ 0101]
r_V_5              (bitconcatenate) [ 0000]
sext_ln1118_6      (sext          ) [ 0000]
sext_ln1192_9      (sext          ) [ 0000]
mul_ln1192_6       (mul           ) [ 0101]
r_V_16             (sub           ) [ 0000]
sext_ln1192_10     (sext          ) [ 0000]
sext_ln1192_11     (sext          ) [ 0000]
mul_ln1192_7       (mul           ) [ 0101]
sext_ln1192_12     (sext          ) [ 0000]
mul_ln1192_8       (mul           ) [ 0000]
rhs_V_4            (bitconcatenate) [ 0000]
sub_ln1192_6       (sub           ) [ 0000]
mul_ln1192_9       (mul           ) [ 0000]
shl_ln1192_9       (bitconcatenate) [ 0000]
sub_ln1192_7       (sub           ) [ 0101]
mul_ln1192_10      (mul           ) [ 0101]
sext_ln1118_9      (sext          ) [ 0000]
r_V_19             (bitconcatenate) [ 0000]
sext_ln1118_10     (sext          ) [ 0000]
r_V_9              (add           ) [ 0000]
sext_ln1192_14     (sext          ) [ 0000]
mul_ln1192_11      (mul           ) [ 0101]
sext_ln1192_15     (sext          ) [ 0000]
mul_ln1192_13      (mul           ) [ 0101]
mul_ln1192_14      (mul           ) [ 0101]
mul_ln1192_15      (mul           ) [ 0101]
lhs_V              (bitconcatenate) [ 0000]
r_V_20             (sub           ) [ 0000]
sext_ln703         (sext          ) [ 0000]
rhs_V_8            (bitconcatenate) [ 0000]
sext_ln728         (sext          ) [ 0000]
ret_V_4            (sub           ) [ 0000]
r_V_12             (sub           ) [ 0000]
sext_ln1192_19     (sext          ) [ 0000]
mul_ln1192_16      (mul           ) [ 0000]
shl_ln1192_14      (bitconcatenate) [ 0000]
sub_ln1192_13      (sub           ) [ 0000]
ret_V_5            (add           ) [ 0000]
trunc_ln708_4      (partselect    ) [ 0101]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
spectopmodule_ln0  (spectopmodule ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln32 (specinterface ) [ 0000]
specpipeline_ln33  (specpipeline  ) [ 0000]
rhs_V_1            (bitconcatenate) [ 0000]
sext_ln1192_5      (sext          ) [ 0000]
add_ln1192_2       (add           ) [ 0000]
shl_ln1192_3       (bitconcatenate) [ 0000]
add_ln1192_3       (add           ) [ 0000]
rhs_V_2            (bitconcatenate) [ 0000]
sext_ln1192_7      (sext          ) [ 0000]
sub_ln1192_2       (sub           ) [ 0000]
ret_V              (add           ) [ 0000]
trunc_ln           (partselect    ) [ 0000]
write_ln50         (write         ) [ 0000]
sext_ln1118_5      (sext          ) [ 0000]
shl_ln1192_7       (bitconcatenate) [ 0000]
add_ln1192_6       (add           ) [ 0000]
shl_ln1192_8       (bitconcatenate) [ 0000]
sub_ln1192_4       (sub           ) [ 0000]
shl_ln1118_6       (bitconcatenate) [ 0000]
sext_ln1118_7      (sext          ) [ 0000]
r_V_17             (sub           ) [ 0000]
rhs_V_3            (bitconcatenate) [ 0000]
sub_ln1192_5       (sub           ) [ 0000]
ret_V_1            (add           ) [ 0000]
trunc_ln708_1      (partselect    ) [ 0000]
write_ln51         (write         ) [ 0000]
shl_ln1192_s       (bitconcatenate) [ 0000]
add_ln1192_8       (add           ) [ 0000]
sext_ln1192_13     (sext          ) [ 0000]
shl_ln1192_1       (bitconcatenate) [ 0000]
sub_ln1192_8       (sub           ) [ 0000]
mul_ln1192_12      (mul           ) [ 0000]
shl_ln1192_10      (bitconcatenate) [ 0000]
add_ln1192_9       (add           ) [ 0000]
ret_V_2            (add           ) [ 0000]
trunc_ln708_2      (partselect    ) [ 0000]
write_ln52         (write         ) [ 0000]
shl_ln1192_11      (bitconcatenate) [ 0000]
sub_ln1192_9       (sub           ) [ 0000]
shl_ln1192_12      (bitconcatenate) [ 0000]
sub_ln1192_10      (sub           ) [ 0000]
shl_ln1192_13      (bitconcatenate) [ 0000]
add_ln1192_11      (add           ) [ 0000]
rhs_V_5            (bitconcatenate) [ 0000]
sext_ln1192_16     (sext          ) [ 0000]
add_ln1192_12      (add           ) [ 0000]
rhs_V_6            (bitconcatenate) [ 0000]
sext_ln1192_17     (sext          ) [ 0000]
sub_ln1192_11      (sub           ) [ 0000]
rhs_V_7            (bitconcatenate) [ 0000]
sext_ln1192_18     (sext          ) [ 0000]
sub_ln1192_12      (sub           ) [ 0000]
ret_V_3            (add           ) [ 0000]
trunc_ln708_3      (partselect    ) [ 0000]
write_ln53         (write         ) [ 0000]
write_ln54         (write         ) [ 0000]
ret_ln56           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i192P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i20.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i12.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i24.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i20.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i15.i12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i12.i11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i12P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i12.i9"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="x_V_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="192" slack="0"/>
<pin id="134" dir="0" index="1" bw="192" slack="0"/>
<pin id="135" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln50_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="0"/>
<pin id="141" dir="0" index="2" bw="12" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln51_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="12" slack="0"/>
<pin id="148" dir="0" index="2" bw="12" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln52_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="12" slack="0"/>
<pin id="155" dir="0" index="2" bw="12" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln53_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="12" slack="0"/>
<pin id="162" dir="0" index="2" bw="12" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln54_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="12" slack="0"/>
<pin id="169" dir="0" index="2" bw="12" slack="1"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln1117_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="192" slack="0"/>
<pin id="175" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="0"/>
<pin id="179" dir="0" index="1" bw="192" slack="0"/>
<pin id="180" dir="0" index="2" bw="9" slack="0"/>
<pin id="181" dir="0" index="3" bw="9" slack="0"/>
<pin id="182" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln1192_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="12" slack="0"/>
<pin id="189" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln1117_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="192" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="0" index="3" bw="7" slack="0"/>
<pin id="200" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln1118_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_Val2_5_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="0" index="1" bw="192" slack="0"/>
<pin id="212" dir="0" index="2" bw="9" slack="0"/>
<pin id="213" dir="0" index="3" bw="9" slack="0"/>
<pin id="214" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln1118_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="12" slack="0"/>
<pin id="221" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln1118_4_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_4_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="0"/>
<pin id="229" dir="0" index="1" bw="192" slack="0"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="0" index="3" bw="7" slack="0"/>
<pin id="232" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="r_V_14_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="13" slack="0"/>
<pin id="239" dir="0" index="1" bw="12" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_14/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln1116_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln1192_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="25" slack="0"/>
<pin id="251" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln1192_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="25" slack="0"/>
<pin id="254" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_1/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_5_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="192" slack="0"/>
<pin id="258" dir="0" index="2" bw="7" slack="0"/>
<pin id="259" dir="0" index="3" bw="7" slack="0"/>
<pin id="260" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln1118_8_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="0"/>
<pin id="267" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="shl_ln_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="24" slack="0"/>
<pin id="271" dir="0" index="1" bw="20" slack="1"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln1192_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="1"/>
<pin id="278" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="rhs_V_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="20" slack="0"/>
<pin id="281" dir="0" index="1" bw="12" slack="1"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln1192_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="20" slack="0"/>
<pin id="288" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sub_ln1192_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="20" slack="0"/>
<pin id="292" dir="0" index="1" bw="24" slack="0"/>
<pin id="293" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln700_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="1"/>
<pin id="298" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln1192_3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="1"/>
<pin id="301" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="shl_ln1192_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="24" slack="1"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1192/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln1192_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="24" slack="0"/>
<pin id="309" dir="0" index="1" bw="24" slack="0"/>
<pin id="310" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="r_V_18_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="14" slack="0"/>
<pin id="314" dir="0" index="1" bw="12" slack="1"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_18/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sext_ln1118_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="14" slack="0"/>
<pin id="321" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="shl_ln1192_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="24" slack="0"/>
<pin id="325" dir="0" index="1" bw="20" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_2/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sub_ln1192_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="24" slack="0"/>
<pin id="332" dir="0" index="1" bw="24" slack="0"/>
<pin id="333" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="r_V_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="13" slack="0"/>
<pin id="338" dir="0" index="1" bw="12" slack="1"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln1192_6_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="13" slack="0"/>
<pin id="345" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln1118_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="1"/>
<pin id="349" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="shl_ln1192_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="28" slack="0"/>
<pin id="352" dir="0" index="1" bw="24" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_4/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln1192_8_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="12" slack="1"/>
<pin id="359" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="shl_ln1192_5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="28" slack="0"/>
<pin id="362" dir="0" index="1" bw="24" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_5/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sub_ln1192_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="28" slack="0"/>
<pin id="369" dir="0" index="1" bw="28" slack="0"/>
<pin id="370" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_3/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="shl_ln1192_6_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="28" slack="0"/>
<pin id="375" dir="0" index="1" bw="20" slack="1"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_6/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln1192_5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="28" slack="0"/>
<pin id="382" dir="0" index="1" bw="28" slack="0"/>
<pin id="383" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_5/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="r_V_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="14" slack="0"/>
<pin id="388" dir="0" index="1" bw="12" slack="1"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln1118_6_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="14" slack="0"/>
<pin id="395" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sext_ln1192_9_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="14" slack="0"/>
<pin id="399" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="r_V_16_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="14" slack="0"/>
<pin id="403" dir="0" index="1" bw="12" slack="0"/>
<pin id="404" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_16/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln1192_10_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="15" slack="0"/>
<pin id="409" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sext_ln1192_11_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="12" slack="1"/>
<pin id="413" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sext_ln1192_12_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="12" slack="1"/>
<pin id="416" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="rhs_V_4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="24" slack="0"/>
<pin id="419" dir="0" index="1" bw="12" slack="1"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="shl_ln1192_9_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="24" slack="0"/>
<pin id="426" dir="0" index="1" bw="20" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_9/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sub_ln1192_7_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="0"/>
<pin id="433" dir="0" index="1" bw="24" slack="0"/>
<pin id="434" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_7/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln1118_9_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="1"/>
<pin id="438" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="r_V_19_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="14" slack="0"/>
<pin id="441" dir="0" index="1" bw="12" slack="1"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_19/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln1118_10_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="14" slack="0"/>
<pin id="448" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln1192_15_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="12" slack="1"/>
<pin id="452" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="lhs_V_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="27" slack="0"/>
<pin id="455" dir="0" index="1" bw="15" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="r_V_20_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="14" slack="0"/>
<pin id="463" dir="0" index="1" bw="12" slack="0"/>
<pin id="464" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_20/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sext_ln703_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="27" slack="0"/>
<pin id="469" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="rhs_V_8_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="27" slack="0"/>
<pin id="473" dir="0" index="1" bw="15" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln728_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="27" slack="0"/>
<pin id="481" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="ret_V_4_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="27" slack="0"/>
<pin id="485" dir="0" index="1" bw="27" slack="0"/>
<pin id="486" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="shl_ln1192_14_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="28" slack="0"/>
<pin id="491" dir="0" index="1" bw="20" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_14/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sub_ln1192_13_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="28" slack="0"/>
<pin id="498" dir="0" index="1" bw="28" slack="0"/>
<pin id="499" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_13/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="ret_V_5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="20" slack="0"/>
<pin id="504" dir="0" index="1" bw="28" slack="0"/>
<pin id="505" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln708_4_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="12" slack="0"/>
<pin id="510" dir="0" index="1" bw="28" slack="0"/>
<pin id="511" dir="0" index="2" bw="6" slack="0"/>
<pin id="512" dir="0" index="3" bw="6" slack="0"/>
<pin id="513" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="rhs_V_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="23" slack="0"/>
<pin id="520" dir="0" index="1" bw="12" slack="2"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sext_ln1192_5_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="23" slack="0"/>
<pin id="527" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln1192_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="24" slack="1"/>
<pin id="531" dir="0" index="1" bw="23" slack="0"/>
<pin id="532" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="shl_ln1192_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="24" slack="0"/>
<pin id="536" dir="0" index="1" bw="20" slack="1"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_3/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln1192_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="24" slack="0"/>
<pin id="543" dir="0" index="1" bw="24" slack="0"/>
<pin id="544" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="rhs_V_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="23" slack="0"/>
<pin id="549" dir="0" index="1" bw="12" slack="2"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sext_ln1192_7_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="23" slack="0"/>
<pin id="556" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sub_ln1192_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="24" slack="0"/>
<pin id="560" dir="0" index="1" bw="23" slack="0"/>
<pin id="561" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="ret_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="17" slack="0"/>
<pin id="566" dir="0" index="1" bw="24" slack="0"/>
<pin id="567" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="trunc_ln_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="0"/>
<pin id="572" dir="0" index="1" bw="24" slack="0"/>
<pin id="573" dir="0" index="2" bw="5" slack="0"/>
<pin id="574" dir="0" index="3" bw="6" slack="0"/>
<pin id="575" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln1118_5_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="13" slack="2"/>
<pin id="583" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="shl_ln1192_7_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="28" slack="0"/>
<pin id="586" dir="0" index="1" bw="20" slack="1"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_7/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln1192_6_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="28" slack="1"/>
<pin id="593" dir="0" index="1" bw="28" slack="0"/>
<pin id="594" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_6/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="shl_ln1192_8_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="28" slack="0"/>
<pin id="598" dir="0" index="1" bw="20" slack="1"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_8/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sub_ln1192_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="28" slack="0"/>
<pin id="605" dir="0" index="1" bw="28" slack="0"/>
<pin id="606" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_4/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="shl_ln1118_6_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="15" slack="0"/>
<pin id="611" dir="0" index="1" bw="12" slack="2"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln1118_7_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="15" slack="0"/>
<pin id="618" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="r_V_17_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="15" slack="0"/>
<pin id="622" dir="0" index="1" bw="13" slack="0"/>
<pin id="623" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_17/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="rhs_V_3_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="28" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sub_ln1192_5_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="28" slack="0"/>
<pin id="636" dir="0" index="1" bw="28" slack="0"/>
<pin id="637" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_5/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="ret_V_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="21" slack="0"/>
<pin id="642" dir="0" index="1" bw="28" slack="0"/>
<pin id="643" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="trunc_ln708_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="12" slack="0"/>
<pin id="648" dir="0" index="1" bw="28" slack="0"/>
<pin id="649" dir="0" index="2" bw="6" slack="0"/>
<pin id="650" dir="0" index="3" bw="6" slack="0"/>
<pin id="651" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="shl_ln1192_s_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="24" slack="0"/>
<pin id="659" dir="0" index="1" bw="20" slack="1"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_s/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln1192_8_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="24" slack="1"/>
<pin id="666" dir="0" index="1" bw="24" slack="0"/>
<pin id="667" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sext_ln1192_13_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="12" slack="2"/>
<pin id="671" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="shl_ln1192_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="24" slack="0"/>
<pin id="674" dir="0" index="1" bw="20" slack="1"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_1/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sub_ln1192_8_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="24" slack="0"/>
<pin id="681" dir="0" index="1" bw="24" slack="0"/>
<pin id="682" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_8/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="shl_ln1192_10_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="24" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="0"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_10/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln1192_9_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="24" slack="0"/>
<pin id="694" dir="0" index="1" bw="24" slack="0"/>
<pin id="695" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_9/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="ret_V_2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="0"/>
<pin id="700" dir="0" index="1" bw="24" slack="0"/>
<pin id="701" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="trunc_ln708_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="0"/>
<pin id="706" dir="0" index="1" bw="24" slack="0"/>
<pin id="707" dir="0" index="2" bw="5" slack="0"/>
<pin id="708" dir="0" index="3" bw="6" slack="0"/>
<pin id="709" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="shl_ln1192_11_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="24" slack="0"/>
<pin id="717" dir="0" index="1" bw="20" slack="1"/>
<pin id="718" dir="0" index="2" bw="1" slack="0"/>
<pin id="719" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_11/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sub_ln1192_9_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="24" slack="0"/>
<pin id="725" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_9/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="shl_ln1192_12_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="24" slack="0"/>
<pin id="730" dir="0" index="1" bw="20" slack="1"/>
<pin id="731" dir="0" index="2" bw="1" slack="0"/>
<pin id="732" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_12/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sub_ln1192_10_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="24" slack="0"/>
<pin id="737" dir="0" index="1" bw="24" slack="0"/>
<pin id="738" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_10/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="shl_ln1192_13_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="24" slack="0"/>
<pin id="743" dir="0" index="1" bw="20" slack="1"/>
<pin id="744" dir="0" index="2" bw="1" slack="0"/>
<pin id="745" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_13/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln1192_11_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="24" slack="0"/>
<pin id="750" dir="0" index="1" bw="24" slack="0"/>
<pin id="751" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_11/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="rhs_V_5_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="21" slack="0"/>
<pin id="756" dir="0" index="1" bw="12" slack="2"/>
<pin id="757" dir="0" index="2" bw="1" slack="0"/>
<pin id="758" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln1192_16_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="21" slack="0"/>
<pin id="763" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln1192_12_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="24" slack="0"/>
<pin id="767" dir="0" index="1" bw="21" slack="0"/>
<pin id="768" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_12/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="rhs_V_6_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="22" slack="0"/>
<pin id="773" dir="0" index="1" bw="12" slack="2"/>
<pin id="774" dir="0" index="2" bw="1" slack="0"/>
<pin id="775" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sext_ln1192_17_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="22" slack="0"/>
<pin id="780" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sub_ln1192_11_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="24" slack="0"/>
<pin id="784" dir="0" index="1" bw="22" slack="0"/>
<pin id="785" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_11/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="rhs_V_7_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="22" slack="0"/>
<pin id="790" dir="0" index="1" bw="12" slack="2"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_7/3 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln1192_18_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="22" slack="0"/>
<pin id="797" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sub_ln1192_12_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="24" slack="0"/>
<pin id="801" dir="0" index="1" bw="22" slack="0"/>
<pin id="802" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_12/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="ret_V_3_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="0"/>
<pin id="807" dir="0" index="1" bw="24" slack="0"/>
<pin id="808" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="trunc_ln708_3_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="12" slack="0"/>
<pin id="813" dir="0" index="1" bw="24" slack="0"/>
<pin id="814" dir="0" index="2" bw="5" slack="0"/>
<pin id="815" dir="0" index="3" bw="6" slack="0"/>
<pin id="816" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/3 "/>
</bind>
</comp>

<comp id="822" class="1007" name="mul_ln1192_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="12" slack="0"/>
<pin id="824" dir="0" index="1" bw="12" slack="0"/>
<pin id="825" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/1 "/>
</bind>
</comp>

<comp id="828" class="1007" name="r_V_13_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="12" slack="0"/>
<pin id="830" dir="0" index="1" bw="12" slack="0"/>
<pin id="831" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/1 "/>
</bind>
</comp>

<comp id="834" class="1007" name="r_V_15_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="12" slack="0"/>
<pin id="836" dir="0" index="1" bw="13" slack="0"/>
<pin id="837" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/1 "/>
</bind>
</comp>

<comp id="842" class="1007" name="r_V_4_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="12" slack="0"/>
<pin id="844" dir="0" index="1" bw="12" slack="0"/>
<pin id="845" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="848" class="1007" name="r_V_8_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="12" slack="0"/>
<pin id="850" dir="0" index="1" bw="12" slack="0"/>
<pin id="851" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="854" class="1007" name="grp_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="12" slack="0"/>
<pin id="856" dir="0" index="1" bw="24" slack="1"/>
<pin id="857" dir="0" index="2" bw="24" slack="0"/>
<pin id="858" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/2 add_ln1192/2 "/>
</bind>
</comp>

<comp id="862" class="1007" name="grp_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="12" slack="0"/>
<pin id="864" dir="0" index="1" bw="14" slack="0"/>
<pin id="865" dir="0" index="2" bw="12" slack="0"/>
<pin id="866" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V/2 sext_ln1192_4/2 mul_ln1192_2/2 "/>
</bind>
</comp>

<comp id="871" class="1007" name="mul_ln1192_3_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="12" slack="0"/>
<pin id="873" dir="0" index="1" bw="13" slack="0"/>
<pin id="874" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/2 "/>
</bind>
</comp>

<comp id="877" class="1007" name="mul_ln1192_4_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="12" slack="1"/>
<pin id="879" dir="0" index="1" bw="24" slack="1"/>
<pin id="880" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/2 "/>
</bind>
</comp>

<comp id="882" class="1007" name="mul_ln1192_5_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="12" slack="0"/>
<pin id="884" dir="0" index="1" bw="24" slack="1"/>
<pin id="885" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/2 "/>
</bind>
</comp>

<comp id="888" class="1007" name="mul_ln1192_6_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="12" slack="1"/>
<pin id="890" dir="0" index="1" bw="14" slack="0"/>
<pin id="891" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/2 "/>
</bind>
</comp>

<comp id="893" class="1007" name="mul_ln1192_7_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="12" slack="0"/>
<pin id="895" dir="0" index="1" bw="15" slack="0"/>
<pin id="896" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/2 "/>
</bind>
</comp>

<comp id="899" class="1007" name="grp_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="12" slack="0"/>
<pin id="901" dir="0" index="1" bw="24" slack="1"/>
<pin id="902" dir="0" index="2" bw="24" slack="0"/>
<pin id="903" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln1192_8/2 sub_ln1192_6/2 "/>
</bind>
</comp>

<comp id="907" class="1007" name="mul_ln1192_9_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="12" slack="1"/>
<pin id="909" dir="0" index="1" bw="12" slack="0"/>
<pin id="910" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_9/2 "/>
</bind>
</comp>

<comp id="913" class="1007" name="mul_ln1192_10_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="12" slack="0"/>
<pin id="915" dir="0" index="1" bw="12" slack="0"/>
<pin id="916" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_10/2 "/>
</bind>
</comp>

<comp id="919" class="1007" name="grp_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="12" slack="0"/>
<pin id="921" dir="0" index="1" bw="14" slack="0"/>
<pin id="922" dir="0" index="2" bw="12" slack="0"/>
<pin id="923" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V_9/2 sext_ln1192_14/2 mul_ln1192_11/2 "/>
</bind>
</comp>

<comp id="927" class="1007" name="mul_ln1192_13_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="12" slack="0"/>
<pin id="929" dir="0" index="1" bw="14" slack="0"/>
<pin id="930" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_13/2 "/>
</bind>
</comp>

<comp id="933" class="1007" name="mul_ln1192_14_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="12" slack="0"/>
<pin id="935" dir="0" index="1" bw="12" slack="0"/>
<pin id="936" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_14/2 "/>
</bind>
</comp>

<comp id="939" class="1007" name="mul_ln1192_15_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="12" slack="0"/>
<pin id="941" dir="0" index="1" bw="12" slack="0"/>
<pin id="942" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_15/2 "/>
</bind>
</comp>

<comp id="945" class="1007" name="grp_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="14" slack="0"/>
<pin id="947" dir="0" index="1" bw="12" slack="0"/>
<pin id="948" dir="0" index="2" bw="12" slack="0"/>
<pin id="949" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_12/2 sext_ln1192_19/2 mul_ln1192_16/2 "/>
</bind>
</comp>

<comp id="954" class="1007" name="mul_ln1192_12_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="0"/>
<pin id="956" dir="0" index="1" bw="12" slack="0"/>
<pin id="957" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_12/3 "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="12" slack="1"/>
<pin id="963" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="969" class="1005" name="sext_ln1192_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="20" slack="1"/>
<pin id="971" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192 "/>
</bind>
</comp>

<comp id="975" class="1005" name="sext_ln1117_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="24" slack="1"/>
<pin id="977" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1117 "/>
</bind>
</comp>

<comp id="980" class="1005" name="tmp_2_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="12" slack="1"/>
<pin id="982" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="988" class="1005" name="mul_ln1192_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="20" slack="1"/>
<pin id="990" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="993" class="1005" name="p_Val2_5_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="12" slack="1"/>
<pin id="995" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="r_V_13_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="24" slack="1"/>
<pin id="1006" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="tmp_4_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="12" slack="1"/>
<pin id="1012" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="r_V_14_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="13" slack="2"/>
<pin id="1018" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="trunc_ln1192_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="24" slack="1"/>
<pin id="1023" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="r_V_4_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="24" slack="1"/>
<pin id="1028" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="trunc_ln1192_1_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="20" slack="1"/>
<pin id="1033" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192_1 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="tmp_5_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="12" slack="1"/>
<pin id="1038" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="r_V_8_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="24" slack="1"/>
<pin id="1047" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="sub_ln1192_1_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="24" slack="1"/>
<pin id="1052" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1192_1 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="mul_ln1192_3_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="20" slack="1"/>
<pin id="1057" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="add_ln1192_5_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="28" slack="1"/>
<pin id="1062" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_5 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="mul_ln1192_6_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="20" slack="1"/>
<pin id="1067" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="mul_ln1192_7_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="20" slack="1"/>
<pin id="1072" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="sub_ln1192_7_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="24" slack="1"/>
<pin id="1077" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1192_7 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="mul_ln1192_10_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="20" slack="1"/>
<pin id="1082" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_10 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="mul_ln1192_11_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="20" slack="1"/>
<pin id="1087" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_11 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="mul_ln1192_13_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="20" slack="1"/>
<pin id="1092" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_13 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="mul_ln1192_14_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="20" slack="1"/>
<pin id="1097" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_14 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="mul_ln1192_15_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="20" slack="1"/>
<pin id="1102" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_15 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="trunc_ln708_4_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="12" slack="1"/>
<pin id="1107" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="104" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="104" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="104" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="104" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="104" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="132" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="132" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="177" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="177" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="132" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="208"><net_src comp="173" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="132" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="222"><net_src comp="209" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="209" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="132" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="209" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="132" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="268"><net_src comp="255" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="289"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="269" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="307" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="355"><net_src comp="54" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="350" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="56" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="367" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="373" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="50" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="52" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="396"><net_src comp="386" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="386" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="393" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="347" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="422"><net_src comp="58" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="60" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="40" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="42" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="424" pin="3"/><net_sink comp="431" pin=1"/></net>

<net id="444"><net_src comp="50" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="52" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="458"><net_src comp="62" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="401" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="60" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="319" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="296" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="453" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="62" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="461" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="60" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="467" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="479" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="56" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="46" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="483" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="489" pin="3"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="64" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="66" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="68" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="517"><net_src comp="70" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="523"><net_src comp="92" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="94" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="528"><net_src comp="518" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="40" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="42" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="545"><net_src comp="529" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="534" pin="3"/><net_sink comp="541" pin=1"/></net>

<net id="552"><net_src comp="92" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="94" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="557"><net_src comp="547" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="541" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="554" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="96" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="576"><net_src comp="98" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="100" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="102" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="580"><net_src comp="570" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="589"><net_src comp="56" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="46" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="584" pin="3"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="56" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="46" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="591" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="596" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="106" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="108" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="619"><net_src comp="609" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="581" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="110" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="620" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="60" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="603" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="626" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="112" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="634" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="652"><net_src comp="66" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="68" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="655"><net_src comp="70" pin="0"/><net_sink comp="646" pin=3"/></net>

<net id="656"><net_src comp="646" pin="4"/><net_sink comp="145" pin=2"/></net>

<net id="662"><net_src comp="40" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="42" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="668"><net_src comp="657" pin="3"/><net_sink comp="664" pin=1"/></net>

<net id="677"><net_src comp="40" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="42" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="664" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="672" pin="3"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="116" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="46" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="679" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="685" pin="3"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="118" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="710"><net_src comp="98" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="100" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="102" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="714"><net_src comp="704" pin="4"/><net_sink comp="152" pin=2"/></net>

<net id="720"><net_src comp="40" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="42" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="726"><net_src comp="120" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="715" pin="3"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="40" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="42" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="739"><net_src comp="722" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="728" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="746"><net_src comp="40" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="42" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="735" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="741" pin="3"/><net_sink comp="748" pin=1"/></net>

<net id="759"><net_src comp="122" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="124" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="764"><net_src comp="754" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="748" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="761" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="776"><net_src comp="126" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="128" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="781"><net_src comp="771" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="765" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="778" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="126" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="128" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="798"><net_src comp="788" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="782" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="795" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="130" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="799" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="817"><net_src comp="98" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="805" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="819"><net_src comp="100" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="820"><net_src comp="102" pin="0"/><net_sink comp="811" pin=3"/></net>

<net id="821"><net_src comp="811" pin="4"/><net_sink comp="159" pin=2"/></net>

<net id="826"><net_src comp="187" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="205" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="191" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="191" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="223" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="245" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="840"><net_src comp="834" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="841"><net_src comp="834" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="846"><net_src comp="219" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="219" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="265" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="219" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="859"><net_src comp="299" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="290" pin="2"/><net_sink comp="854" pin=2"/></net>

<net id="861"><net_src comp="854" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="867"><net_src comp="296" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="319" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="869"><net_src comp="276" pin="1"/><net_sink comp="862" pin=2"/></net>

<net id="870"><net_src comp="862" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="875"><net_src comp="276" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="343" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="877" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="886"><net_src comp="357" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="882" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="892"><net_src comp="397" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="411" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="407" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="904"><net_src comp="357" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="417" pin="3"/><net_sink comp="899" pin=2"/></net>

<net id="906"><net_src comp="899" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="911"><net_src comp="414" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="912"><net_src comp="907" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="917"><net_src comp="276" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="414" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="924"><net_src comp="436" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="446" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="414" pin="1"/><net_sink comp="919" pin=2"/></net>

<net id="931"><net_src comp="450" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="397" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="276" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="450" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="411" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="450" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="950"><net_src comp="446" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="436" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="414" pin="1"/><net_sink comp="945" pin=2"/></net>

<net id="953"><net_src comp="945" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="958"><net_src comp="114" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="669" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="960"><net_src comp="954" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="964"><net_src comp="177" pin="4"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="967"><net_src comp="961" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="968"><net_src comp="961" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="972"><net_src comp="187" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="978"><net_src comp="191" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="983"><net_src comp="195" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="986"><net_src comp="980" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="987"><net_src comp="980" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="991"><net_src comp="822" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="996"><net_src comp="209" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="998"><net_src comp="993" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="999"><net_src comp="993" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="1000"><net_src comp="993" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="1001"><net_src comp="993" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1002"><net_src comp="993" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1003"><net_src comp="993" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1007"><net_src comp="828" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1013"><net_src comp="227" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1019"><net_src comp="237" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1024"><net_src comp="249" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1029"><net_src comp="842" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="1034"><net_src comp="252" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="1039"><net_src comp="255" pin="4"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1042"><net_src comp="1036" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="1043"><net_src comp="1036" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1044"><net_src comp="1036" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1048"><net_src comp="848" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1053"><net_src comp="330" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1058"><net_src comp="871" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1063"><net_src comp="380" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1068"><net_src comp="888" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1073"><net_src comp="893" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1078"><net_src comp="431" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1083"><net_src comp="913" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1088"><net_src comp="919" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1093"><net_src comp="927" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1098"><net_src comp="933" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1103"><net_src comp="939" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1108"><net_src comp="508" pin="4"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="166" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {3 }
	Port: y_1_V | {3 }
	Port: y_2_V | {3 }
	Port: y_3_V | {3 }
	Port: y_4_V | {3 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1192 : 1
		sext_ln1117 : 1
		sext_ln1118 : 1
		mul_ln1192 : 2
		r_V_13 : 2
		sext_ln1118_3 : 1
		sext_ln1118_4 : 1
		r_V_14 : 1
		sext_ln1116 : 2
		r_V_15 : 3
		trunc_ln1192 : 4
		r_V_4 : 2
		trunc_ln1192_1 : 4
		sext_ln1118_8 : 1
		r_V_8 : 2
	State 2
		sext_ln1192_2 : 1
		sub_ln1192 : 2
		mul_ln1192_1 : 1
		add_ln1192 : 3
		add_ln1192_1 : 4
		sext_ln1118_1 : 1
		r_V : 2
		sext_ln1192_4 : 3
		mul_ln1192_2 : 4
		shl_ln1192_2 : 5
		sub_ln1192_1 : 6
		sext_ln1192_6 : 1
		mul_ln1192_3 : 2
		shl_ln1192_4 : 1
		mul_ln1192_5 : 1
		shl_ln1192_5 : 2
		sub_ln1192_3 : 3
		add_ln1192_5 : 4
		sext_ln1118_6 : 1
		sext_ln1192_9 : 1
		mul_ln1192_6 : 2
		r_V_16 : 2
		sext_ln1192_10 : 3
		mul_ln1192_7 : 4
		mul_ln1192_8 : 1
		sub_ln1192_6 : 2
		mul_ln1192_9 : 1
		shl_ln1192_9 : 2
		sub_ln1192_7 : 3
		mul_ln1192_10 : 1
		sext_ln1118_10 : 1
		r_V_9 : 2
		sext_ln1192_14 : 3
		mul_ln1192_11 : 4
		mul_ln1192_13 : 2
		mul_ln1192_14 : 1
		mul_ln1192_15 : 1
		lhs_V : 3
		r_V_20 : 2
		sext_ln703 : 4
		rhs_V_8 : 3
		sext_ln728 : 4
		ret_V_4 : 5
		r_V_12 : 2
		sext_ln1192_19 : 3
		mul_ln1192_16 : 4
		shl_ln1192_14 : 5
		sub_ln1192_13 : 6
		ret_V_5 : 7
		trunc_ln708_4 : 8
	State 3
		sext_ln1192_5 : 1
		add_ln1192_2 : 2
		add_ln1192_3 : 3
		sext_ln1192_7 : 1
		sub_ln1192_2 : 4
		ret_V : 5
		trunc_ln : 6
		write_ln50 : 7
		add_ln1192_6 : 1
		sub_ln1192_4 : 2
		sext_ln1118_7 : 1
		r_V_17 : 2
		rhs_V_3 : 3
		sub_ln1192_5 : 4
		ret_V_1 : 5
		trunc_ln708_1 : 6
		write_ln51 : 7
		add_ln1192_8 : 1
		sub_ln1192_8 : 2
		mul_ln1192_12 : 1
		shl_ln1192_10 : 2
		add_ln1192_9 : 3
		ret_V_2 : 4
		trunc_ln708_2 : 5
		write_ln52 : 6
		sub_ln1192_9 : 1
		sub_ln1192_10 : 2
		add_ln1192_11 : 3
		sext_ln1192_16 : 1
		add_ln1192_12 : 4
		sext_ln1192_17 : 1
		sub_ln1192_11 : 5
		sext_ln1192_18 : 1
		sub_ln1192_12 : 6
		ret_V_3 : 7
		trunc_ln708_3 : 8
		write_ln53 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    sub_ln1192_fu_290    |    0    |    0    |    31   |
|          |   sub_ln1192_1_fu_330   |    0    |    0    |    28   |
|          |   sub_ln1192_3_fu_367   |    0    |    0    |    28   |
|          |      r_V_16_fu_401      |    0    |    0    |    21   |
|          |   sub_ln1192_7_fu_431   |    0    |    0    |    31   |
|          |      r_V_20_fu_461      |    0    |    0    |    21   |
|          |      ret_V_4_fu_483     |    0    |    0    |    34   |
|          |   sub_ln1192_13_fu_496  |    0    |    0    |    28   |
|    sub   |   sub_ln1192_2_fu_558   |    0    |    0    |    28   |
|          |   sub_ln1192_4_fu_603   |    0    |    0    |    28   |
|          |      r_V_17_fu_620      |    0    |    0    |    22   |
|          |   sub_ln1192_5_fu_634   |    0    |    0    |    28   |
|          |   sub_ln1192_8_fu_679   |    0    |    0    |    28   |
|          |   sub_ln1192_9_fu_722   |    0    |    0    |    31   |
|          |   sub_ln1192_10_fu_735  |    0    |    0    |    28   |
|          |   sub_ln1192_11_fu_782  |    0    |    0    |    28   |
|          |   sub_ln1192_12_fu_799  |    0    |    0    |    28   |
|----------|-------------------------|---------|---------|---------|
|          |   add_ln1192_1_fu_307   |    0    |    0    |    28   |
|          |   add_ln1192_5_fu_380   |    0    |    0    |    28   |
|          |      ret_V_5_fu_502     |    0    |    0    |    28   |
|          |   add_ln1192_2_fu_529   |    0    |    0    |    28   |
|          |   add_ln1192_3_fu_541   |    0    |    0    |    28   |
|          |       ret_V_fu_564      |    0    |    0    |    28   |
|    add   |   add_ln1192_6_fu_591   |    0    |    0    |    28   |
|          |      ret_V_1_fu_640     |    0    |    0    |    28   |
|          |   add_ln1192_8_fu_664   |    0    |    0    |    28   |
|          |   add_ln1192_9_fu_692   |    0    |    0    |    28   |
|          |      ret_V_2_fu_698     |    0    |    0    |    28   |
|          |   add_ln1192_11_fu_748  |    0    |    0    |    28   |
|          |   add_ln1192_12_fu_765  |    0    |    0    |    28   |
|          |      ret_V_3_fu_805     |    0    |    0    |    28   |
|----------|-------------------------|---------|---------|---------|
|          |    mul_ln1192_fu_822    |    1    |    0    |    0    |
|          |      r_V_13_fu_828      |    1    |    0    |    0    |
|          |      r_V_15_fu_834      |    1    |    0    |    0    |
|          |       r_V_4_fu_842      |    1    |    0    |    0    |
|          |       r_V_8_fu_848      |    1    |    0    |    0    |
|          |   mul_ln1192_3_fu_871   |    1    |    0    |    0    |
|          |   mul_ln1192_4_fu_877   |    1    |    0    |    0    |
|    mul   |   mul_ln1192_5_fu_882   |    1    |    0    |    0    |
|          |   mul_ln1192_6_fu_888   |    1    |    0    |    0    |
|          |   mul_ln1192_7_fu_893   |    1    |    0    |    0    |
|          |   mul_ln1192_9_fu_907   |    1    |    0    |    0    |
|          |   mul_ln1192_10_fu_913  |    1    |    0    |    0    |
|          |   mul_ln1192_13_fu_927  |    1    |    0    |    0    |
|          |   mul_ln1192_14_fu_933  |    1    |    0    |    0    |
|          |   mul_ln1192_15_fu_939  |    1    |    0    |    0    |
|          |   mul_ln1192_12_fu_954  |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  addmul  |        grp_fu_862       |    1    |    0    |    0    |
|          |        grp_fu_919       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_854       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  mul_sub |        grp_fu_899       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  submul  |        grp_fu_945       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_132  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln50_write_fu_138 |    0    |    0    |    0    |
|          | write_ln51_write_fu_145 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_152 |    0    |    0    |    0    |
|          | write_ln53_write_fu_159 |    0    |    0    |    0    |
|          | write_ln54_write_fu_166 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   trunc_ln1117_fu_173   |    0    |    0    |    0    |
|   trunc  |   trunc_ln1192_fu_249   |    0    |    0    |    0    |
|          |  trunc_ln1192_1_fu_252  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_177      |    0    |    0    |    0    |
|          |       tmp_2_fu_195      |    0    |    0    |    0    |
|          |     p_Val2_5_fu_209     |    0    |    0    |    0    |
|          |       tmp_4_fu_227      |    0    |    0    |    0    |
|partselect|       tmp_5_fu_255      |    0    |    0    |    0    |
|          |   trunc_ln708_4_fu_508  |    0    |    0    |    0    |
|          |     trunc_ln_fu_570     |    0    |    0    |    0    |
|          |   trunc_ln708_1_fu_646  |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_704  |    0    |    0    |    0    |
|          |   trunc_ln708_3_fu_811  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1192_fu_187   |    0    |    0    |    0    |
|          |    sext_ln1117_fu_191   |    0    |    0    |    0    |
|          |    sext_ln1118_fu_205   |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_219  |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_223  |    0    |    0    |    0    |
|          |    sext_ln1116_fu_245   |    0    |    0    |    0    |
|          |   sext_ln1118_8_fu_265  |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_276  |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_286  |    0    |    0    |    0    |
|          |    sext_ln700_fu_296    |    0    |    0    |    0    |
|          |   sext_ln1192_3_fu_299  |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_319  |    0    |    0    |    0    |
|          |   sext_ln1192_6_fu_343  |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_347  |    0    |    0    |    0    |
|          |   sext_ln1192_8_fu_357  |    0    |    0    |    0    |
|          |   sext_ln1118_6_fu_393  |    0    |    0    |    0    |
|   sext   |   sext_ln1192_9_fu_397  |    0    |    0    |    0    |
|          |  sext_ln1192_10_fu_407  |    0    |    0    |    0    |
|          |  sext_ln1192_11_fu_411  |    0    |    0    |    0    |
|          |  sext_ln1192_12_fu_414  |    0    |    0    |    0    |
|          |   sext_ln1118_9_fu_436  |    0    |    0    |    0    |
|          |  sext_ln1118_10_fu_446  |    0    |    0    |    0    |
|          |  sext_ln1192_15_fu_450  |    0    |    0    |    0    |
|          |    sext_ln703_fu_467    |    0    |    0    |    0    |
|          |    sext_ln728_fu_479    |    0    |    0    |    0    |
|          |   sext_ln1192_5_fu_525  |    0    |    0    |    0    |
|          |   sext_ln1192_7_fu_554  |    0    |    0    |    0    |
|          |   sext_ln1118_5_fu_581  |    0    |    0    |    0    |
|          |   sext_ln1118_7_fu_616  |    0    |    0    |    0    |
|          |  sext_ln1192_13_fu_669  |    0    |    0    |    0    |
|          |  sext_ln1192_16_fu_761  |    0    |    0    |    0    |
|          |  sext_ln1192_17_fu_778  |    0    |    0    |    0    |
|          |  sext_ln1192_18_fu_795  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      r_V_14_fu_237      |    0    |    0    |    0    |
|          |      shl_ln_fu_269      |    0    |    0    |    0    |
|          |       rhs_V_fu_279      |    0    |    0    |    0    |
|          |      r_V_18_fu_312      |    0    |    0    |    0    |
|          |   shl_ln1192_2_fu_323   |    0    |    0    |    0    |
|          |       r_V_2_fu_336      |    0    |    0    |    0    |
|          |   shl_ln1192_4_fu_350   |    0    |    0    |    0    |
|          |   shl_ln1192_5_fu_360   |    0    |    0    |    0    |
|          |   shl_ln1192_6_fu_373   |    0    |    0    |    0    |
|          |       r_V_5_fu_386      |    0    |    0    |    0    |
|          |      rhs_V_4_fu_417     |    0    |    0    |    0    |
|          |   shl_ln1192_9_fu_424   |    0    |    0    |    0    |
|          |      r_V_19_fu_439      |    0    |    0    |    0    |
|          |       lhs_V_fu_453      |    0    |    0    |    0    |
|          |      rhs_V_8_fu_471     |    0    |    0    |    0    |
|bitconcatenate|   shl_ln1192_14_fu_489  |    0    |    0    |    0    |
|          |      rhs_V_1_fu_518     |    0    |    0    |    0    |
|          |   shl_ln1192_3_fu_534   |    0    |    0    |    0    |
|          |      rhs_V_2_fu_547     |    0    |    0    |    0    |
|          |   shl_ln1192_7_fu_584   |    0    |    0    |    0    |
|          |   shl_ln1192_8_fu_596   |    0    |    0    |    0    |
|          |   shl_ln1118_6_fu_609   |    0    |    0    |    0    |
|          |      rhs_V_3_fu_626     |    0    |    0    |    0    |
|          |   shl_ln1192_s_fu_657   |    0    |    0    |    0    |
|          |   shl_ln1192_1_fu_672   |    0    |    0    |    0    |
|          |   shl_ln1192_10_fu_685  |    0    |    0    |    0    |
|          |   shl_ln1192_11_fu_715  |    0    |    0    |    0    |
|          |   shl_ln1192_12_fu_728  |    0    |    0    |    0    |
|          |   shl_ln1192_13_fu_741  |    0    |    0    |    0    |
|          |      rhs_V_5_fu_754     |    0    |    0    |    0    |
|          |      rhs_V_6_fu_771     |    0    |    0    |    0    |
|          |      rhs_V_7_fu_788     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    shl   |    shl_ln1192_fu_302    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    21   |    0    |   863   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_5_reg_1060 |   28   |
| mul_ln1192_10_reg_1080|   20   |
| mul_ln1192_11_reg_1085|   20   |
| mul_ln1192_13_reg_1090|   20   |
| mul_ln1192_14_reg_1095|   20   |
| mul_ln1192_15_reg_1100|   20   |
| mul_ln1192_3_reg_1055 |   20   |
| mul_ln1192_6_reg_1065 |   20   |
| mul_ln1192_7_reg_1070 |   20   |
|   mul_ln1192_reg_988  |   20   |
|    p_Val2_5_reg_993   |   12   |
|    r_V_13_reg_1004    |   24   |
|    r_V_14_reg_1016    |   13   |
|     r_V_4_reg_1026    |   24   |
|     r_V_8_reg_1045    |   24   |
|  sext_ln1117_reg_975  |   24   |
|  sext_ln1192_reg_969  |   20   |
| sub_ln1192_1_reg_1050 |   24   |
| sub_ln1192_7_reg_1075 |   24   |
|     tmp_1_reg_961     |   12   |
|     tmp_2_reg_980     |   12   |
|     tmp_4_reg_1010    |   12   |
|     tmp_5_reg_1036    |   12   |
|trunc_ln1192_1_reg_1031|   20   |
| trunc_ln1192_reg_1021 |   24   |
| trunc_ln708_4_reg_1105|   12   |
+-----------------------+--------+
|         Total         |   501  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   21   |    0   |   863  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   501  |    -   |
+-----------+--------+--------+--------+
|   Total   |   21   |   501  |   863  |
+-----------+--------+--------+--------+
