Lab2_HH
=======

For Lab 2 ECE 281

* Basic Adder Schematic: 
* 
![Hello](https://github.com/vipersfly23/Lab1_HH/blob/master/Sim_Screen_Shot.GIF?raw=true "Basic Adder Schematics")

* Full Adder Schematics: 

![alt text](https://github.com/vipersfly23/Lab1_HH/blob/master/Schematic.GIF?raw=true "Full Adder/Subtractor Schematics")

* Full Adder and Subtractor Schematics: 

![alt text](https://github.com/vipersfly23/Lab1_HH/blob/master/Schematic.GIF?raw=true "Full Adder/Subtractor Schematics")



##Functionality
* 1 bit full adder *FULLY FUNCTIONAL*
* 4 bit adder *FULLY FUNCTIONAL*
* Subtraction *FULLY FUNCTIONAL*
* Overflow Detection *FULLY FUNCTIONAL*
* Looping self-checking testbench *Half Functional*
      * File has unitialized values
  
##Links to Files

[.UCF file](https://github.com/vipersfly23/Lab2/blob/master/four_bit_adder.ucf)

[Adder Structural](https://github.com/vipersfly23/Lab2/blob/master/Her_full_adder.vhd)

[VHDL file](https://github.com/vipersfly23/Lab2/blob/master/Lab2Her.vhd)

[Testbench file](https://github.com/vipersfly23/Lab2/blob/master/Her_Testbench.vhd)




## Documentation: I referenced the following website: 

https://www.google.com/search?q=carry+out+ripple+adder&rls=com.microsoft:en-US:IE-Address&source=lnms&tbm=isch&sa=X&ei=FB4EU_axGo7gsATqt4HQCg&ved=0CAkQ_AUoAQ&biw=1280&bih=654#q=4+bit+full+adder%2Fsubtractor&rls=com.microsoft:en-US:IE-Address&tbm=isch&facrc=_&imgdii=_&imgrc=0g0FyKXXzS6-PM%253A%3B1nbPsHvPEjVxPM%3Bhttp%253A%252F%252Fwww.tutorialspoint.com%252Fcomputer_logical_organization%252Fimages%252Ffourbitadder_blockdiagram.jpg%3Bhttp%253A%252F%252Fwww.tutorialspoint.com%252Fcomputer_logical_organization%252Fcombinational_circuits.htm%3B560%3B226

I worked with C3C Terragnoli on the testbench.




