<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<title>MEN - Z72 MDIS Driver - Z72 MDIS Driver: z72_drv_int.h File Reference</title>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<meta name="Language" content="en, english">
<meta name="Copyright" content="All material copyright MEN Mikro Elektronik GmbH">
<link href="men_stylesheet.css" rel="stylesheet" type="text/css">
</head>
<body>

<div class="left_to_right" style="padding-top: 6px; background-color: #F0F0F0; height: 110px; border-bottom: 2px solid #D1D1D2;">
	<!-- Titel -->
	<img src="menlogo.gif" alt="MEN" style="float: left; height: 103px; width: 155px; margin: 0px;"></a>
	<h1 style="margin: 0px; padding-top: 35px; padding-bottom: 0px;">Z72 MDIS Driver &nbsp; </h1>
	<h3>Z72 MDIS Driver: z72_drv_int.h File Reference</h3>
</div>

<div class="left_to_right">
<!-- Hauptteil -->
	<div class="main">
<!-- Generated by Doxygen 1.5.9 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>z72_drv_int.h File Reference</h1>Internal header file for Z72_OWB driver containing defines and forward declarations.  
<a href="#_details">More...</a>
<p>

<p>
<a href="z72__drv__int_8h_source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__HANDLE.html">LL_HANDLE</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">low-level handle  <a href="structLL__HANDLE.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#7ed5e038d7cded6c7eca1ca9e38710be">_NO_LL_HANDLE</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#8a005ca68f582be09b6df19202d193f4">CH_NUMBER</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of device channels.  <a href="#8a005ca68f582be09b6df19202d193f4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#27c634d2ee9b16476067697106830240">USE_IRQ</a>&nbsp;&nbsp;&nbsp;TRUE</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt required.  <a href="#27c634d2ee9b16476067697106830240"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#9a59fa83d3160499460a6788485ac8ec">ADDRSPACE_COUNT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of required address spaces.  <a href="#9a59fa83d3160499460a6788485ac8ec"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#4f07921d496dd6047ca73837f7b97905">ADDRSPACE_SIZE</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of address space.  <a href="#4f07921d496dd6047ca73837f7b97905"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#22b53dc2d4c69f6380a67888dd3322f1">Z72_POLL_TOUT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">timeout polled OWB access, msec  <a href="#22b53dc2d4c69f6380a67888dd3322f1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#b14f7308300f566b9b3651b3fdd11bf9">Z72_POLL_RETRY_MAX</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">maximum retrys if bus still busy  <a href="#b14f7308300f566b9b3651b3fdd11bf9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#e4394b0619b84ab810a99164256b6eb7">Z72_SEM_TOUT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">timeout irq based OWB access, msec  <a href="#e4394b0619b84ab810a99164256b6eb7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#3bd1126c9294beb74c3bad3c63eafca0">Z72_RETRY_MAX</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">maximum retrys if bus busy  <a href="#3bd1126c9294beb74c3bad3c63eafca0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#4ae9484d4591654ace2faf75476ba63c">Z72_EXTRADBG</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#8697e24328845380f3e287a9987cbd96">DBG_MYLEVEL</a>&nbsp;&nbsp;&nbsp;DBG_ALL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug level all.  <a href="#8697e24328845380f3e287a9987cbd96"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#fb81e493b2996d3018cffb7a6946b78c">DBH</a>&nbsp;&nbsp;&nbsp;llHdl-&gt;dbgHdl</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug handle.  <a href="#fb81e493b2996d3018cffb7a6946b78c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#2b0f11014eb4a12ccb73b0828d297bbf">OSH</a>&nbsp;&nbsp;&nbsp;llHdl-&gt;osHdl</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">OSS handle.  <a href="#2b0f11014eb4a12ccb73b0828d297bbf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#ce1b038b2cd1dfefe9262d9d63d10d02">Z72_MODE_POLL</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">mode flags  <a href="#ce1b038b2cd1dfefe9262d9d63d10d02"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#7544cbfdfcfbca0a00ec4e9ec5a10828">Z72_MODE_AUTO_SKIPROM</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group____Z72__DS2502.html#gb98f8c0b3f257ad5bcd49880d9a1683f">Z72_OWB_ROMCRC_ORDER</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">order of CRC used by OWB  <a href="group____Z72__DS2502.html#gb98f8c0b3f257ad5bcd49880d9a1683f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group____Z72__DS2502.html#gbd9325faf1e50b4a54362a757d459b68">Z72_OWB_ROMCRC_HIGHBIT</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">highest bit in CRC used by OWB  <a href="group____Z72__DS2502.html#gbd9325faf1e50b4a54362a757d459b68"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group____Z72__DS2502.html#g28eb1bd107b15a2018887feec392825e">Z72_OWB_ROMCRC_POLY</a>&nbsp;&nbsp;&nbsp;0x31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">polynome of CRC used by OWB  <a href="group____Z72__DS2502.html#g28eb1bd107b15a2018887feec392825e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group____Z72__DS2502.html#g482347c0bcf1532b475c03bf8d4a47e9">Z72_OWB_ROMCRC_INIT</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">init value of CRC used by OWB  <a href="group____Z72__DS2502.html#g482347c0bcf1532b475c03bf8d4a47e9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group____Z72__DS2502.html#gb0865c4923ba16dca703d49d8fc7e8b3">Z72_OWB_ROM_READ</a>&nbsp;&nbsp;&nbsp;0x33</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">common OWB commands  <a href="group____Z72__DS2502.html#gb0865c4923ba16dca703d49d8fc7e8b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group____Z72__DS2502.html#gf53c6acf0b700ac4793f77461495362c">Z72_OWB_ROM_MATCH</a>&nbsp;&nbsp;&nbsp;0x55</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Match ROM command.  <a href="group____Z72__DS2502.html#gf53c6acf0b700ac4793f77461495362c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group____Z72__DS2502.html#gf5e05dd222ccecbca6c15ce79126994b">Z72_OWB_ROM_SEARCH</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Search ROM command.  <a href="group____Z72__DS2502.html#gf5e05dd222ccecbca6c15ce79126994b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group____Z72__DS2502.html#g5b100765771ccda4af4984151a4e9d49">Z72_OWB_ROM_SKIP</a>&nbsp;&nbsp;&nbsp;0xCC</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Skip ROM command.  <a href="group____Z72__DS2502.html#g5b100765771ccda4af4984151a4e9d49"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group____Z72__DS2502.html#g91ab6295af3b62b936d755dc16e589a8">Z72_OWB_DS2502_MEM_READ</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">commands of DS2502  <a href="group____Z72__DS2502.html#g91ab6295af3b62b936d755dc16e589a8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group____Z72__DS2502.html#gfaa2a88c6c8b002a53546866bd4d7eb7">Z72_OWB_DS2502_MEM_READ_CRC</a>&nbsp;&nbsp;&nbsp;0xC3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read memory &amp; gen.  <a href="group____Z72__DS2502.html#gfaa2a88c6c8b002a53546866bd4d7eb7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group____Z72__DS2502.html#g962b64a12139534f600787b08b723ea7">Z72_OWB_DS2502_MEM_WRITE</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write memory command.  <a href="group____Z72__DS2502.html#g962b64a12139534f600787b08b723ea7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group____Z72__DS2502.html#gc9ff8140e7d389e90b7a98e6581185b0">Z72_OWB_DS2502_STATUS_READ</a>&nbsp;&nbsp;&nbsp;0xAA</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read status command.  <a href="group____Z72__DS2502.html#gc9ff8140e7d389e90b7a98e6581185b0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group____Z72__DS2502.html#gfbc6f8df463b44e862b117c2eaecec9b">Z72_OWB_DS2502_STATUS_WRITE</a>&nbsp;&nbsp;&nbsp;0x55</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write status command.  <a href="group____Z72__DS2502.html#gfbc6f8df463b44e862b117c2eaecec9b"></a><br></td></tr>
<tr><td colspan="2"><div class="groupHeader">Z72 Register offsets and register bit mappings</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="z72_reg_offsets"></a> <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#f5e5b7d307371d42e546b6735569d6f3">Z72_REG_WRT</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write Register.  <a href="#f5e5b7d307371d42e546b6735569d6f3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#581d7bcc5f97625c7a2f5e36c563a5b4">Z72_REG_RD</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read Register.  <a href="#581d7bcc5f97625c7a2f5e36c563a5b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#fa723cff780b627013ce09cdd79402de">Z72_REG_CTL</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register.  <a href="#fa723cff780b627013ce09cdd79402de"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#491fdd8ebf96881d67e329db59e92e3c">Z72_REG_STS</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status Register.  <a href="#491fdd8ebf96881d67e329db59e92e3c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#c129e7ac92e353b727a1c1a2d38201a9">Z72_CTL_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Command mask.  <a href="#c129e7ac92e353b727a1c1a2d38201a9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#c586fa14e2229b55952c07bf3aeab0e1">Z72_CTL_CMD_WBIT</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write one bit.  <a href="#c586fa14e2229b55952c07bf3aeab0e1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#58464b3c42dcec4a153fb6896145dd51">Z72_CTL_CMD_RBIT</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read one bit.  <a href="#58464b3c42dcec4a153fb6896145dd51"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#179da4eefe375dc583c2d3e8abba5b42">Z72_CTL_CMD_RPP</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset and presence pulse (rpp).  <a href="#179da4eefe375dc583c2d3e8abba5b42"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#70005f64ed23a7f1dbb8a50840e641d3">Z72_CTL_CMD_PRGP</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Program pulse(pp).  <a href="#70005f64ed23a7f1dbb8a50840e641d3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#a56e1fece472b33eeb8178e59c6b2074">Z72_CTL_CMD_WBYT</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write one byte.  <a href="#a56e1fece472b33eeb8178e59c6b2074"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#4b3447fd3451cd4806141016471a24bd">Z72_CTL_CMD_RBYT</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read one byte.  <a href="#4b3447fd3451cd4806141016471a24bd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#be2e7f744500e372bd4d5bc2a0467d28">Z72_CTL_EXEC</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Execute commands.  <a href="#be2e7f744500e372bd4d5bc2a0467d28"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#6cca7fd35a2446451e26a9a209934096">Z72_CTL_MIRQ</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Message interrupt request enable.  <a href="#6cca7fd35a2446451e26a9a209934096"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#388048fe2dd9133cd316345c65241a71">Z72_CTL_EIRQ</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Error interrupt request enable.  <a href="#388048fe2dd9133cd316345c65241a71"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#3d3ef079554299d3d730d1b11f254866">Z72_STS_EEXE</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Execution Error.  <a href="#3d3ef079554299d3d730d1b11f254866"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#676d4736ea380e45309cf2e3ac5a4f71">Z72_STS_ERPP</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset and presence pulse error.  <a href="#676d4736ea380e45309cf2e3ac5a4f71"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#2fbb67a9d3f0450c60f0049b890b8ad6">Z72_STS_EPP1</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Program phase T_DP timing error.  <a href="#2fbb67a9d3f0450c60f0049b890b8ad6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#23b5f09c8c005444ac83a08be4b0f9cb">Z72_STS_EPP2</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Program phase T_DV timing error.  <a href="#23b5f09c8c005444ac83a08be4b0f9cb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#b2f2f39547c7fb278b573683c837517e">Z72_STS_MIRQ</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Message interrupt.  <a href="#b2f2f39547c7fb278b573683c837517e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#e5a37cb6677010648ebf72bdde7325d4">Z72_STS_EIRQ</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Error interrupt.  <a href="#e5a37cb6677010648ebf72bdde7325d4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#8946c1da327279f1cc2d1fd8ff95a4e1">Z72_STS_BUSY</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Busy Executing command.  <a href="#8946c1da327279f1cc2d1fd8ff95a4e1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#65eada65690f0cb6c2af21f83f5b894c">Z72_STS_PRES</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device present.  <a href="#65eada65690f0cb6c2af21f83f5b894c"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Z72 driver state machines</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="z72_drv_state_machines"></a> <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21b">Z72_STATE_MAJOR</a> { <br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21bb560e965fdcfa4bd561c6cb9507b5d62">Z72_ST_MAJ_IDLE</a> =  0, 
<a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21bc7f276a1ed2c139fac1e588d1e020e81">Z72_ST_MAJ_RP_PP</a>, 
<a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21baef7d9444e21b22d5fde169dd31a20a8">Z72_ST_MAJ_ROM_SKIP</a>, 
<a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21b360a9cf2ccf4f0ece77f615a22510c35">Z72_ST_MAJ_ROM_READ</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21b50c378f95f7ceac3af2fe6e058f3e093">Z72_ST_MAJ_ROM_MATCH</a>, 
<a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21b33caf557ce4efafb54a938052711fe6b">Z72_ST_MAJ_ROM_SEARCH</a>, 
<a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21b0c3bcf191325ad72af0882230376e27a">Z72_ST_MAJ_IDLE_MEM</a>, 
<a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21bb005760f6fb8be9edb2758c101136283">Z72_ST_MAJ_MEM_READ</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21b323d102a4a196748fc6ce394fb00d3f9">Z72_ST_MAJ_MEM_READ_CRC</a>, 
<a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21b9df082f9c723a3ed0f86537bcbb951b8">Z72_ST_MAJ_MEM_WRITE</a>, 
<a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21b6050260f39c938230237f1cf5962c538">Z72_ST_MAJ_STATUS_READ</a>, 
<a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21b74d2f416376cd927418f2f8bd0881b70">Z72_ST_MAJ_STATUS_WRITE</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21b01bf553232997e6b0490cd480be3a087">Z72_ST_MAJ_END</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">major state machine  <a href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21b">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#ee1d676618254c7bfc463da595dee672">Z72_STATE_READ</a> { <br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#ee1d676618254c7bfc463da595dee6726cdcf4d12b1ba4470b32c1da3243f9fa">Z72_ST_RX_CMD</a> =  0, 
<a class="el" href="z72__drv__int_8h.html#ee1d676618254c7bfc463da595dee6721a0947ed887a79ab4d53a5fcf6f04260">Z72_ST_RX_TA</a>, 
<a class="el" href="z72__drv__int_8h.html#ee1d676618254c7bfc463da595dee67204d00ca3ace843997eeb06e8d7526471">Z72_ST_RX_CRC1</a>, 
<a class="el" href="z72__drv__int_8h.html#ee1d676618254c7bfc463da595dee6728deb850d0a0e687d16f663fece9c1c82">Z72_ST_RX_DATA</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#ee1d676618254c7bfc463da595dee67226f46b3fdb8bc973e8b02666363bc88e">Z72_ST_RX_CRC2</a>, 
<a class="el" href="z72__drv__int_8h.html#ee1d676618254c7bfc463da595dee672eaffa097ac73a7e1ff20541bea656073">Z72_ST_RX_END</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">read data (&amp; generate CRC) / read status state machine  <a href="z72__drv__int_8h.html#ee1d676618254c7bfc463da595dee672">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="z72__drv__int_8h.html#fe65f63db46ed4bda5e1c7d4d6e665fd">Z72_STATE_WRITE</a> { <br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#fe65f63db46ed4bda5e1c7d4d6e665fd34c7a9d5d90b23f69fd23bb7dbcb51a2">Z72_ST_TX_CMD</a> =  0, 
<a class="el" href="z72__drv__int_8h.html#fe65f63db46ed4bda5e1c7d4d6e665fdca1e5896bfa3b5a71d43ae3d58ed977a">Z72_ST_TX_TA</a>, 
<a class="el" href="z72__drv__int_8h.html#fe65f63db46ed4bda5e1c7d4d6e665fdb384344d587b35c34892e0b29a98896d">Z72_ST_TX_DATA</a>, 
<a class="el" href="z72__drv__int_8h.html#fe65f63db46ed4bda5e1c7d4d6e665fd96b1ee2b97fd08a9e3a556f36a0fab0a">Z72_ST_TX_CRC</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#fe65f63db46ed4bda5e1c7d4d6e665fd069d423a37a955ee5d57cb37a7efead2">Z72_ST_TX_PGMP</a>, 
<a class="el" href="z72__drv__int_8h.html#fe65f63db46ed4bda5e1c7d4d6e665fd60122933bc664b0f427a6dd57f1b8c62">Z72_ST_TX_DATA_VER</a>, 
<a class="el" href="z72__drv__int_8h.html#fe65f63db46ed4bda5e1c7d4d6e665fdccb933d5b0dbb30a19ceeb3e3ea20d67">Z72_ST_TX_END</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">write data / status state machine  <a href="z72__drv__int_8h.html#fe65f63db46ed4bda5e1c7d4d6e665fd">More...</a><br></td></tr>
</table>
<hr><h2>Detailed Description</h2>
Internal header file for Z72_OWB driver containing defines and forward declarations. 
<p>
<dl class="author" compact><dt><b>Author:</b></dt><dd>cs </dd></dl>
<dl class="rcs" compact><dt><b>Date</b></dt><dd>2006/06/02 16:40:14 </dd></dl>
<dl class="rcs" compact><dt><b>Revision</b></dt><dd>1.1 </dd></dl>
<p>
<dl class="user" compact><dt><b>Preprocessor Switches:</b></dt><dd></dd></dl>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="7ed5e038d7cded6c7eca1ca9e38710be"></a><!-- doxytag: member="z72_drv_int.h::_NO_LL_HANDLE" ref="7ed5e038d7cded6c7eca1ca9e38710be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _NO_LL_HANDLE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9a59fa83d3160499460a6788485ac8ec"></a><!-- doxytag: member="z72_drv_int.h::ADDRSPACE_COUNT" ref="9a59fa83d3160499460a6788485ac8ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADDRSPACE_COUNT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of required address spaces. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l00681">Z72_Info()</a>.</p>

</div>
</div><p>
<a class="anchor" name="4f07921d496dd6047ca73837f7b97905"></a><!-- doxytag: member="z72_drv_int.h::ADDRSPACE_SIZE" ref="4f07921d496dd6047ca73837f7b97905" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADDRSPACE_SIZE&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Size of address space. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l00681">Z72_Info()</a>.</p>

</div>
</div><p>
<a class="anchor" name="8a005ca68f582be09b6df19202d193f4"></a><!-- doxytag: member="z72_drv_int.h::CH_NUMBER" ref="8a005ca68f582be09b6df19202d193f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_NUMBER&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of device channels. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l00418">Z72_GetStat()</a>.</p>

</div>
</div><p>
<a class="anchor" name="8697e24328845380f3e287a9987cbd96"></a><!-- doxytag: member="z72_drv_int.h::DBG_MYLEVEL" ref="8697e24328845380f3e287a9987cbd96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBG_MYLEVEL&nbsp;&nbsp;&nbsp;DBG_ALL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Debug level all. 
<p>

</div>
</div><p>
<a class="anchor" name="fb81e493b2996d3018cffb7a6946b78c"></a><!-- doxytag: member="z72_drv_int.h::DBH" ref="fb81e493b2996d3018cffb7a6946b78c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBH&nbsp;&nbsp;&nbsp;llHdl-&gt;dbgHdl          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Debug handle. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l00788">Cleanup()</a>, <a class="el" href="z72__drv_8c_source.html#l00929">readMemory()</a>, <a class="el" href="z72__drv_8c_source.html#l00831">readRom()</a>, <a class="el" href="z72__drv_8c_source.html#l00892">skipRom()</a>, <a class="el" href="z72__drv_8c_source.html#l01152">waitOnReady()</a>, <a class="el" href="z72__drv_8c_source.html#l00557">Z72_BlockRead()</a>, <a class="el" href="z72__drv_8c_source.html#l00584">Z72_BlockWrite()</a>, <a class="el" href="z72__drv_8c_source.html#l00251">Z72_Exit()</a>, <a class="el" href="z72__drv_8c_source.html#l00418">Z72_GetStat()</a>, <a class="el" href="z72__drv_8c_source.html#l00116">Z72_Init()</a>, <a class="el" href="z72__drv_8c_source.html#l00614">Z72_Irq()</a>, <a class="el" href="z72__drv_8c_source.html#l00284">Z72_Read()</a>, <a class="el" href="z72__drv_8c_source.html#l00329">Z72_SetStat()</a>, and <a class="el" href="z72__drv_8c_source.html#l00304">Z72_Write()</a>.</p>

</div>
</div><p>
<a class="anchor" name="2b0f11014eb4a12ccb73b0828d297bbf"></a><!-- doxytag: member="z72_drv_int.h::OSH" ref="2b0f11014eb4a12ccb73b0828d297bbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSH&nbsp;&nbsp;&nbsp;llHdl-&gt;osHdl          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OSS handle. 
<p>

</div>
</div><p>
<a class="anchor" name="27c634d2ee9b16476067697106830240"></a><!-- doxytag: member="z72_drv_int.h::USE_IRQ" ref="27c634d2ee9b16476067697106830240" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_IRQ&nbsp;&nbsp;&nbsp;TRUE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt required. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l00681">Z72_Info()</a>.</p>

</div>
</div><p>
<a class="anchor" name="c129e7ac92e353b727a1c1a2d38201a9"></a><!-- doxytag: member="z72_drv_int.h::Z72_CTL_CMD_MASK" ref="c129e7ac92e353b727a1c1a2d38201a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_CTL_CMD_MASK&nbsp;&nbsp;&nbsp;0x07          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Command mask. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01225">execCmd()</a>.</p>

</div>
</div><p>
<a class="anchor" name="70005f64ed23a7f1dbb8a50840e641d3"></a><!-- doxytag: member="z72_drv_int.h::Z72_CTL_CMD_PRGP" ref="70005f64ed23a7f1dbb8a50840e641d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_CTL_CMD_PRGP&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Program pulse(pp). 
<p>

</div>
</div><p>
<a class="anchor" name="58464b3c42dcec4a153fb6896145dd51"></a><!-- doxytag: member="z72_drv_int.h::Z72_CTL_CMD_RBIT" ref="58464b3c42dcec4a153fb6896145dd51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_CTL_CMD_RBIT&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Read one bit. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01225">execCmd()</a>.</p>

</div>
</div><p>
<a class="anchor" name="4b3447fd3451cd4806141016471a24bd"></a><!-- doxytag: member="z72_drv_int.h::Z72_CTL_CMD_RBYT" ref="4b3447fd3451cd4806141016471a24bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_CTL_CMD_RBYT&nbsp;&nbsp;&nbsp;0x05          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Read one byte. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01225">execCmd()</a>, <a class="el" href="z72__drv_8c_source.html#l00929">readMemory()</a>, and <a class="el" href="z72__drv_8c_source.html#l00831">readRom()</a>.</p>

</div>
</div><p>
<a class="anchor" name="179da4eefe375dc583c2d3e8abba5b42"></a><!-- doxytag: member="z72_drv_int.h::Z72_CTL_CMD_RPP" ref="179da4eefe375dc583c2d3e8abba5b42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_CTL_CMD_RPP&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset and presence pulse (rpp). 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01139">masterTxReset()</a>.</p>

</div>
</div><p>
<a class="anchor" name="c586fa14e2229b55952c07bf3aeab0e1"></a><!-- doxytag: member="z72_drv_int.h::Z72_CTL_CMD_WBIT" ref="c586fa14e2229b55952c07bf3aeab0e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_CTL_CMD_WBIT&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write one bit. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01225">execCmd()</a>.</p>

</div>
</div><p>
<a class="anchor" name="a56e1fece472b33eeb8178e59c6b2074"></a><!-- doxytag: member="z72_drv_int.h::Z72_CTL_CMD_WBYT" ref="a56e1fece472b33eeb8178e59c6b2074" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_CTL_CMD_WBYT&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write one byte. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01225">execCmd()</a>, <a class="el" href="z72__drv_8c_source.html#l00929">readMemory()</a>, <a class="el" href="z72__drv_8c_source.html#l00831">readRom()</a>, and <a class="el" href="z72__drv_8c_source.html#l00892">skipRom()</a>.</p>

</div>
</div><p>
<a class="anchor" name="388048fe2dd9133cd316345c65241a71"></a><!-- doxytag: member="z72_drv_int.h::Z72_CTL_EIRQ" ref="388048fe2dd9133cd316345c65241a71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_CTL_EIRQ&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error interrupt request enable. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l00329">Z72_SetStat()</a>.</p>

</div>
</div><p>
<a class="anchor" name="be2e7f744500e372bd4d5bc2a0467d28"></a><!-- doxytag: member="z72_drv_int.h::Z72_CTL_EXEC" ref="be2e7f744500e372bd4d5bc2a0467d28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_CTL_EXEC&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Execute commands. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01225">execCmd()</a>.</p>

</div>
</div><p>
<a class="anchor" name="6cca7fd35a2446451e26a9a209934096"></a><!-- doxytag: member="z72_drv_int.h::Z72_CTL_MIRQ" ref="6cca7fd35a2446451e26a9a209934096" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_CTL_MIRQ&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Message interrupt request enable. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l00329">Z72_SetStat()</a>.</p>

</div>
</div><p>
<a class="anchor" name="4ae9484d4591654ace2faf75476ba63c"></a><!-- doxytag: member="z72_drv_int.h::Z72_EXTRADBG" ref="4ae9484d4591654ace2faf75476ba63c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_EXTRADBG          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7544cbfdfcfbca0a00ec4e9ec5a10828"></a><!-- doxytag: member="z72_drv_int.h::Z72_MODE_AUTO_SKIPROM" ref="7544cbfdfcfbca0a00ec4e9ec5a10828" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_MODE_AUTO_SKIPROM&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l00929">readMemory()</a>, <a class="el" href="z72__drv_8c_source.html#l00116">Z72_Init()</a>, and <a class="el" href="z72__drv_8c_source.html#l00329">Z72_SetStat()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ce1b038b2cd1dfefe9262d9d63d10d02"></a><!-- doxytag: member="z72_drv_int.h::Z72_MODE_POLL" ref="ce1b038b2cd1dfefe9262d9d63d10d02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_MODE_POLL&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
mode flags 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01152">waitOnReady()</a>, <a class="el" href="z72__drv_8c_source.html#l00116">Z72_Init()</a>, and <a class="el" href="z72__drv_8c_source.html#l00329">Z72_SetStat()</a>.</p>

</div>
</div><p>
<a class="anchor" name="b14f7308300f566b9b3651b3fdd11bf9"></a><!-- doxytag: member="z72_drv_int.h::Z72_POLL_RETRY_MAX" ref="b14f7308300f566b9b3651b3fdd11bf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_POLL_RETRY_MAX&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
maximum retrys if bus still busy 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01152">waitOnReady()</a>.</p>

</div>
</div><p>
<a class="anchor" name="22b53dc2d4c69f6380a67888dd3322f1"></a><!-- doxytag: member="z72_drv_int.h::Z72_POLL_TOUT" ref="22b53dc2d4c69f6380a67888dd3322f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_POLL_TOUT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
timeout polled OWB access, msec 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01225">execCmd()</a>, and <a class="el" href="z72__drv_8c_source.html#l01152">waitOnReady()</a>.</p>

</div>
</div><p>
<a class="anchor" name="fa723cff780b627013ce09cdd79402de"></a><!-- doxytag: member="z72_drv_int.h::Z72_REG_CTL" ref="fa723cff780b627013ce09cdd79402de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_REG_CTL&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Control Register. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01225">execCmd()</a>, <a class="el" href="z72__drv_8c_source.html#l01152">waitOnReady()</a>, and <a class="el" href="z72__drv_8c_source.html#l00329">Z72_SetStat()</a>.</p>

</div>
</div><p>
<a class="anchor" name="581d7bcc5f97625c7a2f5e36c563a5b4"></a><!-- doxytag: member="z72_drv_int.h::Z72_REG_RD" ref="581d7bcc5f97625c7a2f5e36c563a5b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_REG_RD&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Read Register. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01225">execCmd()</a>.</p>

</div>
</div><p>
<a class="anchor" name="491fdd8ebf96881d67e329db59e92e3c"></a><!-- doxytag: member="z72_drv_int.h::Z72_REG_STS" ref="491fdd8ebf96881d67e329db59e92e3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_REG_STS&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status Register. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01225">execCmd()</a>, <a class="el" href="z72__drv_8c_source.html#l01152">waitOnReady()</a>, <a class="el" href="z72__drv_8c_source.html#l00614">Z72_Irq()</a>, and <a class="el" href="z72__drv_8c_source.html#l00329">Z72_SetStat()</a>.</p>

</div>
</div><p>
<a class="anchor" name="f5e5b7d307371d42e546b6735569d6f3"></a><!-- doxytag: member="z72_drv_int.h::Z72_REG_WRT" ref="f5e5b7d307371d42e546b6735569d6f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_REG_WRT&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write Register. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01225">execCmd()</a>.</p>

</div>
</div><p>
<a class="anchor" name="3bd1126c9294beb74c3bad3c63eafca0"></a><!-- doxytag: member="z72_drv_int.h::Z72_RETRY_MAX" ref="3bd1126c9294beb74c3bad3c63eafca0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_RETRY_MAX&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
maximum retrys if bus busy 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01225">execCmd()</a>.</p>

</div>
</div><p>
<a class="anchor" name="e4394b0619b84ab810a99164256b6eb7"></a><!-- doxytag: member="z72_drv_int.h::Z72_SEM_TOUT" ref="e4394b0619b84ab810a99164256b6eb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_SEM_TOUT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
timeout irq based OWB access, msec 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01152">waitOnReady()</a>.</p>

</div>
</div><p>
<a class="anchor" name="8946c1da327279f1cc2d1fd8ff95a4e1"></a><!-- doxytag: member="z72_drv_int.h::Z72_STS_BUSY" ref="8946c1da327279f1cc2d1fd8ff95a4e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_STS_BUSY&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Busy Executing command. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01225">execCmd()</a>, and <a class="el" href="z72__drv_8c_source.html#l01152">waitOnReady()</a>.</p>

</div>
</div><p>
<a class="anchor" name="3d3ef079554299d3d730d1b11f254866"></a><!-- doxytag: member="z72_drv_int.h::Z72_STS_EEXE" ref="3d3ef079554299d3d730d1b11f254866" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_STS_EEXE&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Execution Error. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01205">getDevError()</a>.</p>

</div>
</div><p>
<a class="anchor" name="e5a37cb6677010648ebf72bdde7325d4"></a><!-- doxytag: member="z72_drv_int.h::Z72_STS_EIRQ" ref="e5a37cb6677010648ebf72bdde7325d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_STS_EIRQ&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error interrupt. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01152">waitOnReady()</a>, <a class="el" href="z72__drv_8c_source.html#l00614">Z72_Irq()</a>, and <a class="el" href="z72__drv_8c_source.html#l00329">Z72_SetStat()</a>.</p>

</div>
</div><p>
<a class="anchor" name="2fbb67a9d3f0450c60f0049b890b8ad6"></a><!-- doxytag: member="z72_drv_int.h::Z72_STS_EPP1" ref="2fbb67a9d3f0450c60f0049b890b8ad6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_STS_EPP1&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Program phase T_DP timing error. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01205">getDevError()</a>.</p>

</div>
</div><p>
<a class="anchor" name="23b5f09c8c005444ac83a08be4b0f9cb"></a><!-- doxytag: member="z72_drv_int.h::Z72_STS_EPP2" ref="23b5f09c8c005444ac83a08be4b0f9cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_STS_EPP2&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Program phase T_DV timing error. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01205">getDevError()</a>.</p>

</div>
</div><p>
<a class="anchor" name="676d4736ea380e45309cf2e3ac5a4f71"></a><!-- doxytag: member="z72_drv_int.h::Z72_STS_ERPP" ref="676d4736ea380e45309cf2e3ac5a4f71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_STS_ERPP&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset and presence pulse error. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01205">getDevError()</a>.</p>

</div>
</div><p>
<a class="anchor" name="b2f2f39547c7fb278b573683c837517e"></a><!-- doxytag: member="z72_drv_int.h::Z72_STS_MIRQ" ref="b2f2f39547c7fb278b573683c837517e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_STS_MIRQ&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Message interrupt. 
<p>

<p>Referenced by <a class="el" href="z72__drv_8c_source.html#l01152">waitOnReady()</a>, <a class="el" href="z72__drv_8c_source.html#l00614">Z72_Irq()</a>, and <a class="el" href="z72__drv_8c_source.html#l00329">Z72_SetStat()</a>.</p>

</div>
</div><p>
<a class="anchor" name="65eada65690f0cb6c2af21f83f5b894c"></a><!-- doxytag: member="z72_drv_int.h::Z72_STS_PRES" ref="65eada65690f0cb6c2af21f83f5b894c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z72_STS_PRES&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device present. 
<p>

</div>
</div><p>
<hr><h2>Enumeration Type Documentation</h2>
<a class="anchor" name="61d85d3f03e47eddb53a7a3a59bbd21b"></a><!-- doxytag: member="z72_drv_int.h::Z72_STATE_MAJOR" ref="61d85d3f03e47eddb53a7a3a59bbd21b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="z72__drv__int_8h.html#61d85d3f03e47eddb53a7a3a59bbd21b">Z72_STATE_MAJOR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
major state machine 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="61d85d3f03e47eddb53a7a3a59bbd21bb560e965fdcfa4bd561c6cb9507b5d62"></a><!-- doxytag: member="Z72_ST_MAJ_IDLE" ref="61d85d3f03e47eddb53a7a3a59bbd21bb560e965fdcfa4bd561c6cb9507b5d62" args="" -->Z72_ST_MAJ_IDLE</em>&nbsp;</td><td>
IDLE state. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="61d85d3f03e47eddb53a7a3a59bbd21bc7f276a1ed2c139fac1e588d1e020e81"></a><!-- doxytag: member="Z72_ST_MAJ_RP_PP" ref="61d85d3f03e47eddb53a7a3a59bbd21bc7f276a1ed2c139fac1e588d1e020e81" args="" -->Z72_ST_MAJ_RP_PP</em>&nbsp;</td><td>
send Reset get Present Pulse </td></tr>
<tr><td valign="top"><em><a class="anchor" name="61d85d3f03e47eddb53a7a3a59bbd21baef7d9444e21b22d5fde169dd31a20a8"></a><!-- doxytag: member="Z72_ST_MAJ_ROM_SKIP" ref="61d85d3f03e47eddb53a7a3a59bbd21baef7d9444e21b22d5fde169dd31a20a8" args="" -->Z72_ST_MAJ_ROM_SKIP</em>&nbsp;</td><td>
skip ROM </td></tr>
<tr><td valign="top"><em><a class="anchor" name="61d85d3f03e47eddb53a7a3a59bbd21b360a9cf2ccf4f0ece77f615a22510c35"></a><!-- doxytag: member="Z72_ST_MAJ_ROM_READ" ref="61d85d3f03e47eddb53a7a3a59bbd21b360a9cf2ccf4f0ece77f615a22510c35" args="" -->Z72_ST_MAJ_ROM_READ</em>&nbsp;</td><td>
read ROM </td></tr>
<tr><td valign="top"><em><a class="anchor" name="61d85d3f03e47eddb53a7a3a59bbd21b50c378f95f7ceac3af2fe6e058f3e093"></a><!-- doxytag: member="Z72_ST_MAJ_ROM_MATCH" ref="61d85d3f03e47eddb53a7a3a59bbd21b50c378f95f7ceac3af2fe6e058f3e093" args="" -->Z72_ST_MAJ_ROM_MATCH</em>&nbsp;</td><td>
match ROM </td></tr>
<tr><td valign="top"><em><a class="anchor" name="61d85d3f03e47eddb53a7a3a59bbd21b33caf557ce4efafb54a938052711fe6b"></a><!-- doxytag: member="Z72_ST_MAJ_ROM_SEARCH" ref="61d85d3f03e47eddb53a7a3a59bbd21b33caf557ce4efafb54a938052711fe6b" args="" -->Z72_ST_MAJ_ROM_SEARCH</em>&nbsp;</td><td>
search ROM </td></tr>
<tr><td valign="top"><em><a class="anchor" name="61d85d3f03e47eddb53a7a3a59bbd21b0c3bcf191325ad72af0882230376e27a"></a><!-- doxytag: member="Z72_ST_MAJ_IDLE_MEM" ref="61d85d3f03e47eddb53a7a3a59bbd21b0c3bcf191325ad72af0882230376e27a" args="" -->Z72_ST_MAJ_IDLE_MEM</em>&nbsp;</td><td>
IDLE state after succ. 
<p>
ROM function </td></tr>
<tr><td valign="top"><em><a class="anchor" name="61d85d3f03e47eddb53a7a3a59bbd21bb005760f6fb8be9edb2758c101136283"></a><!-- doxytag: member="Z72_ST_MAJ_MEM_READ" ref="61d85d3f03e47eddb53a7a3a59bbd21bb005760f6fb8be9edb2758c101136283" args="" -->Z72_ST_MAJ_MEM_READ</em>&nbsp;</td><td>
read data </td></tr>
<tr><td valign="top"><em><a class="anchor" name="61d85d3f03e47eddb53a7a3a59bbd21b323d102a4a196748fc6ce394fb00d3f9"></a><!-- doxytag: member="Z72_ST_MAJ_MEM_READ_CRC" ref="61d85d3f03e47eddb53a7a3a59bbd21b323d102a4a196748fc6ce394fb00d3f9" args="" -->Z72_ST_MAJ_MEM_READ_CRC</em>&nbsp;</td><td>
read data &amp; generate CRC </td></tr>
<tr><td valign="top"><em><a class="anchor" name="61d85d3f03e47eddb53a7a3a59bbd21b9df082f9c723a3ed0f86537bcbb951b8"></a><!-- doxytag: member="Z72_ST_MAJ_MEM_WRITE" ref="61d85d3f03e47eddb53a7a3a59bbd21b9df082f9c723a3ed0f86537bcbb951b8" args="" -->Z72_ST_MAJ_MEM_WRITE</em>&nbsp;</td><td>
write data </td></tr>
<tr><td valign="top"><em><a class="anchor" name="61d85d3f03e47eddb53a7a3a59bbd21b6050260f39c938230237f1cf5962c538"></a><!-- doxytag: member="Z72_ST_MAJ_STATUS_READ" ref="61d85d3f03e47eddb53a7a3a59bbd21b6050260f39c938230237f1cf5962c538" args="" -->Z72_ST_MAJ_STATUS_READ</em>&nbsp;</td><td>
read status </td></tr>
<tr><td valign="top"><em><a class="anchor" name="61d85d3f03e47eddb53a7a3a59bbd21b74d2f416376cd927418f2f8bd0881b70"></a><!-- doxytag: member="Z72_ST_MAJ_STATUS_WRITE" ref="61d85d3f03e47eddb53a7a3a59bbd21b74d2f416376cd927418f2f8bd0881b70" args="" -->Z72_ST_MAJ_STATUS_WRITE</em>&nbsp;</td><td>
write status </td></tr>
<tr><td valign="top"><em><a class="anchor" name="61d85d3f03e47eddb53a7a3a59bbd21b01bf553232997e6b0490cd480be3a087"></a><!-- doxytag: member="Z72_ST_MAJ_END" ref="61d85d3f03e47eddb53a7a3a59bbd21b01bf553232997e6b0490cd480be3a087" args="" -->Z72_ST_MAJ_END</em>&nbsp;</td><td>
send Reset Pulse </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="ee1d676618254c7bfc463da595dee672"></a><!-- doxytag: member="z72_drv_int.h::Z72_STATE_READ" ref="ee1d676618254c7bfc463da595dee672" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="z72__drv__int_8h.html#ee1d676618254c7bfc463da595dee672">Z72_STATE_READ</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
read data (&amp; generate CRC) / read status state machine 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="ee1d676618254c7bfc463da595dee6726cdcf4d12b1ba4470b32c1da3243f9fa"></a><!-- doxytag: member="Z72_ST_RX_CMD" ref="ee1d676618254c7bfc463da595dee6726cdcf4d12b1ba4470b32c1da3243f9fa" args="" -->Z72_ST_RX_CMD</em>&nbsp;</td><td>
Tx command. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="ee1d676618254c7bfc463da595dee6721a0947ed887a79ab4d53a5fcf6f04260"></a><!-- doxytag: member="Z72_ST_RX_TA" ref="ee1d676618254c7bfc463da595dee6721a0947ed887a79ab4d53a5fcf6f04260" args="" -->Z72_ST_RX_TA</em>&nbsp;</td><td>
Tx TA1 (T7:T0) &amp; TA2 (T15:T8). </td></tr>
<tr><td valign="top"><em><a class="anchor" name="ee1d676618254c7bfc463da595dee67204d00ca3ace843997eeb06e8d7526471"></a><!-- doxytag: member="Z72_ST_RX_CRC1" ref="ee1d676618254c7bfc463da595dee67204d00ca3ace843997eeb06e8d7526471" args="" -->Z72_ST_RX_CRC1</em>&nbsp;</td><td>
Rx CRC of CMD and ADDR. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="ee1d676618254c7bfc463da595dee6728deb850d0a0e687d16f663fece9c1c82"></a><!-- doxytag: member="Z72_ST_RX_DATA" ref="ee1d676618254c7bfc463da595dee6728deb850d0a0e687d16f663fece9c1c82" args="" -->Z72_ST_RX_DATA</em>&nbsp;</td><td>
Rx data/status from memory. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="ee1d676618254c7bfc463da595dee67226f46b3fdb8bc973e8b02666363bc88e"></a><!-- doxytag: member="Z72_ST_RX_CRC2" ref="ee1d676618254c7bfc463da595dee67226f46b3fdb8bc973e8b02666363bc88e" args="" -->Z72_ST_RX_CRC2</em>&nbsp;</td><td>
Rx CRC of data. 
<p>
only when read to the end of data memory </td></tr>
<tr><td valign="top"><em><a class="anchor" name="ee1d676618254c7bfc463da595dee672eaffa097ac73a7e1ff20541bea656073"></a><!-- doxytag: member="Z72_ST_RX_END" ref="ee1d676618254c7bfc463da595dee672eaffa097ac73a7e1ff20541bea656073" args="" -->Z72_ST_RX_END</em>&nbsp;</td><td>
Tx Reset pulse. </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="fe65f63db46ed4bda5e1c7d4d6e665fd"></a><!-- doxytag: member="z72_drv_int.h::Z72_STATE_WRITE" ref="fe65f63db46ed4bda5e1c7d4d6e665fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="z72__drv__int_8h.html#fe65f63db46ed4bda5e1c7d4d6e665fd">Z72_STATE_WRITE</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
write data / status state machine 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="fe65f63db46ed4bda5e1c7d4d6e665fd34c7a9d5d90b23f69fd23bb7dbcb51a2"></a><!-- doxytag: member="Z72_ST_TX_CMD" ref="fe65f63db46ed4bda5e1c7d4d6e665fd34c7a9d5d90b23f69fd23bb7dbcb51a2" args="" -->Z72_ST_TX_CMD</em>&nbsp;</td><td>
Tx command. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="fe65f63db46ed4bda5e1c7d4d6e665fdca1e5896bfa3b5a71d43ae3d58ed977a"></a><!-- doxytag: member="Z72_ST_TX_TA" ref="fe65f63db46ed4bda5e1c7d4d6e665fdca1e5896bfa3b5a71d43ae3d58ed977a" args="" -->Z72_ST_TX_TA</em>&nbsp;</td><td>
Tx TA1 (T7:T0) &amp; TA2 (T15:T8). </td></tr>
<tr><td valign="top"><em><a class="anchor" name="fe65f63db46ed4bda5e1c7d4d6e665fdb384344d587b35c34892e0b29a98896d"></a><!-- doxytag: member="Z72_ST_TX_DATA" ref="fe65f63db46ed4bda5e1c7d4d6e665fdb384344d587b35c34892e0b29a98896d" args="" -->Z72_ST_TX_DATA</em>&nbsp;</td><td>
Tx data. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="fe65f63db46ed4bda5e1c7d4d6e665fd96b1ee2b97fd08a9e3a556f36a0fab0a"></a><!-- doxytag: member="Z72_ST_TX_CRC" ref="fe65f63db46ed4bda5e1c7d4d6e665fd96b1ee2b97fd08a9e3a556f36a0fab0a" args="" -->Z72_ST_TX_CRC</em>&nbsp;</td><td>
Rx CRC of CMD,ADDR &amp; DATA. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="fe65f63db46ed4bda5e1c7d4d6e665fd069d423a37a955ee5d57cb37a7efead2"></a><!-- doxytag: member="Z72_ST_TX_PGMP" ref="fe65f63db46ed4bda5e1c7d4d6e665fd069d423a37a955ee5d57cb37a7efead2" args="" -->Z72_ST_TX_PGMP</em>&nbsp;</td><td>
Tx program pulse. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="fe65f63db46ed4bda5e1c7d4d6e665fd60122933bc664b0f427a6dd57f1b8c62"></a><!-- doxytag: member="Z72_ST_TX_DATA_VER" ref="fe65f63db46ed4bda5e1c7d4d6e665fd60122933bc664b0f427a6dd57f1b8c62" args="" -->Z72_ST_TX_DATA_VER</em>&nbsp;</td><td>
Rx data for verification. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="fe65f63db46ed4bda5e1c7d4d6e665fdccb933d5b0dbb30a19ceeb3e3ea20d67"></a><!-- doxytag: member="Z72_ST_TX_END" ref="fe65f63db46ed4bda5e1c7d4d6e665fdccb933d5b0dbb30a19ceeb3e3ea20d67" args="" -->Z72_ST_TX_END</em>&nbsp;</td><td>
Tx Reset pulse. </td></tr>
</table>
</dl>

</div>
</div><p>
</div>

	</div>
</div>

<div class="footer">
<!-- Footer -->
	<p class="footer">
	Generated for Z72 MDIS Driver using <a href="http://www.doxygen.org">doxygen</a>.<br>
	Copyright &copy; 2010 <a href="http://www.men.de">MEN Mikro Elektronik GmbH</a>. All Rights Reserved.
	</p>
</div>

</body>
</html>

