library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

ENTITY fullAdder IS
PORT (    
	
	Cin, A, B  :	in      std_logic;
	resultado, Cout :	out     std_logic 
	
);

END fulladder;

ARCHITECTURE behaviour OF fulladder IS
BEGIN

	resultado <= (A XOR (B XOR Cin));
	Cout <= ((A AND B) OR (Cin AND A) OR (Cin AND B));

END behaviour;