Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun  6 13:18:48 2024
| Host         : Ilie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Project2_timing_summary_routed.rpt -pb Project2_timing_summary_routed.pb -rpx Project2_timing_summary_routed.rpx -warn_on_violation
| Design       : Project2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     46          
LUTAR-1    Warning           LUT drives async reset alert    10          
TIMING-20  Warning           Non-clocked latch               64          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (426)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (175)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (426)
--------------------------
 There are 46 register/latch pins with no clock driven by root clock pin: Clock (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: EnableOperation (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Equal (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Number[1] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Number[2] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Number[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Operation[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Operation[1] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: L5/LED_activating_counter_reg[0]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: L5/LED_activating_counter_reg[0]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: L5/LED_activating_counter_reg[0]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: L5/LED_activating_counter_reg[1]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: L5/LED_activating_counter_reg[1]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: L5/LED_activating_counter_reg[1]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: L5/LED_activating_counter_reg[2]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: L5/LED_activating_counter_reg[2]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: L5/LED_activating_counter_reg[2]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: L5/LED_activating_counter_reg[3]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: L5/LED_activating_counter_reg[3]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: L5/LED_activating_counter_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: L5/refresh_counter3_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: L5/refresh_counter3_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: L5/refresh_counter3_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: L5/refresh_counter3_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: L5/refresh_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: L5/refresh_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: L5/refresh_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: L5/refresh_counter_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_digit1_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: count_digit1_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: count_digit2_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: count_digit2_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (175)
--------------------------------------------------
 There are 175 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  191          inf        0.000                      0                  191           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           191 Endpoints
Min Delay           191 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num2_dec_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tens_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.418ns  (logic 16.161ns (30.831%)  route 36.257ns (69.169%))
  Logic Levels:           53  (CARRY4=22 FDPE=1 LUT2=11 LUT4=7 LUT5=5 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDPE                         0.000     0.000 r  num2_dec_reg[2]/C
    SLICE_X3Y77          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  num2_dec_reg[2]/Q
                         net (fo=55, routed)          3.293     3.749    Number2[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.873 r  hundreds_digit_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.873    hundreds_digit_reg[1]_i_34_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.386 f  hundreds_digit_reg[1]_i_15/CO[3]
                         net (fo=2, routed)           0.880     5.266    L4/geqOp
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.124     5.390 r  hundreds_digit_reg[1]_i_7/O
                         net (fo=29, routed)          1.488     6.878    hundreds_digit_reg[1]_i_7_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  hundreds_digit_reg[1]_i_84/O
                         net (fo=1, routed)           0.000     7.002    hundreds_digit_reg[1]_i_84_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.582 r  hundreds_digit_reg[1]_i_66/O[2]
                         net (fo=6, routed)           1.125     8.707    L4/r[7]
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.302     9.009 r  hundreds_digit_reg[1]_i_55/O
                         net (fo=1, routed)           0.000     9.009    hundreds_digit_reg[1]_i_55_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.541 r  hundreds_digit_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.969    10.510    L4/geqOp0_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.634 r  hundreds_digit_reg[1]_i_29/O
                         net (fo=24, routed)          1.012    11.646    P[6]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124    11.770 r  tens_digit_reg[1]_i_159/O
                         net (fo=2, routed)           0.579    12.349    tens_digit_reg[1]_i_159_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  tens_digit_reg[1]_i_163/O
                         net (fo=1, routed)           0.000    12.473    tens_digit_reg[1]_i_163_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.874 r  tens_digit_reg[1]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.874    tens_digit_reg[1]_i_99_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.208 r  tens_digit_reg[1]_i_98/O[1]
                         net (fo=6, routed)           0.853    14.061    tens_digit_reg[1]_i_98_n_6
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.303    14.364 r  tens_digit_reg[1]_i_56/O
                         net (fo=1, routed)           0.000    14.364    tens_digit_reg[1]_i_56_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.897 r  tens_digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           1.120    16.017    L4/geqOp3_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.148    16.165 r  tens_digit_reg[1]_i_23/O
                         net (fo=24, routed)          1.497    17.662    P[5]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.328    17.990 r  tens_digit_reg[1]_i_112/O
                         net (fo=2, routed)           0.995    18.985    tens_digit_reg[1]_i_112_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124    19.109 r  tens_digit_reg[1]_i_116/O
                         net (fo=1, routed)           0.000    19.109    tens_digit_reg[1]_i_116_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.510 r  tens_digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.510    tens_digit_reg[1]_i_68_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.732 r  tens_digit_reg[1]_i_67/O[0]
                         net (fo=6, routed)           0.986    20.718    tens_digit_reg[1]_i_67_n_7
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299    21.017 r  tens_digit_reg[1]_i_37/O
                         net (fo=1, routed)           0.000    21.017    tens_digit_reg[1]_i_37_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.567 r  tens_digit_reg[1]_i_25/CO[3]
                         net (fo=3, routed)           0.936    22.503    L4/geqOp6_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    22.627 r  tens_digit_reg[1]_i_24/O
                         net (fo=21, routed)          0.686    23.314    P[4]
    SLICE_X5Y80          LUT5 (Prop_lut5_I3_O)        0.124    23.438 r  tens_digit_reg[1]_i_141/O
                         net (fo=2, routed)           1.217    24.654    tens_digit_reg[1]_i_141_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124    24.778 r  tens_digit_reg[1]_i_145/O
                         net (fo=1, routed)           0.000    24.778    tens_digit_reg[1]_i_145_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.421 r  tens_digit_reg[1]_i_88/O[3]
                         net (fo=6, routed)           1.154    26.575    tens_digit_reg[1]_i_88_n_4
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.307    26.882 r  tens_digit_reg[1]_i_48/O
                         net (fo=1, routed)           0.000    26.882    tens_digit_reg[1]_i_48_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.414 r  tens_digit_reg[1]_i_28/CO[3]
                         net (fo=2, routed)           1.402    28.816    L4/geqOp9_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.152    28.968 r  tens_digit_reg[1]_i_26/O
                         net (fo=22, routed)          1.640    30.608    P[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.348    30.956 r  hundreds_digit2_reg[1]_i_100/O
                         net (fo=2, routed)           1.166    32.123    hundreds_digit2_reg[1]_i_100_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124    32.247 r  hundreds_digit2_reg[1]_i_104/O
                         net (fo=1, routed)           0.000    32.247    hundreds_digit2_reg[1]_i_104_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.645 r  hundreds_digit2_reg[1]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.645    hundreds_digit2_reg[1]_i_77_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.867 f  hundreds_digit2_reg[1]_i_123/O[0]
                         net (fo=5, routed)           1.270    34.136    hundreds_digit2_reg[1]_i_123_n_7
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.299    34.435 r  tens_digit_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    34.435    tens_digit_reg[1]_i_76_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.985 r  tens_digit_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           1.031    36.016    L4/geqOp12_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.124    36.140 r  tens_digit_reg[1]_i_27/O
                         net (fo=24, routed)          1.547    37.687    P[2]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124    37.811 r  hundreds_digit2_reg[1]_i_43/O
                         net (fo=2, routed)           0.818    38.629    hundreds_digit2_reg[1]_i_43_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.124    38.753 r  hundreds_digit2_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    38.753    hundreds_digit2_reg[1]_i_47_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.154 r  hundreds_digit2_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.154    hundreds_digit2_reg[1]_i_15_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.488 f  hundreds_digit2_reg[1]_i_89/O[1]
                         net (fo=5, routed)           0.676    40.163    hundreds_digit2_reg[1]_i_89_n_6
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.303    40.466 r  hundreds_digit2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000    40.466    hundreds_digit2_reg[1]_i_86_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.999 r  hundreds_digit2_reg[1]_i_60/CO[3]
                         net (fo=15, routed)          0.928    41.928    L4/geqOp15_in
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124    42.052 r  hundreds_digit2_reg[1]_i_38/O
                         net (fo=1, routed)           0.195    42.247    P[1]
    SLICE_X0Y89          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    42.889 r  hundreds_digit2_reg[1]_i_14/O[3]
                         net (fo=7, routed)           1.270    44.158    hundreds_digit2_reg[1]_i_14_n_4
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.306    44.464 r  hundreds_digit2_reg[1]_i_73/O
                         net (fo=1, routed)           0.000    44.464    hundreds_digit2_reg[1]_i_73_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.014 r  hundreds_digit2_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.014    hundreds_digit2_reg[1]_i_29_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.128 r  hundreds_digit2_reg[1]_i_13/CO[3]
                         net (fo=2, routed)           1.267    46.395    L4/geqOp18_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.152    46.547 r  hundreds_digit2_reg[1]_i_4/O
                         net (fo=27, routed)          0.447    46.995    P[0]
    SLICE_X4Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    47.723 r  tens_digit_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.723    tens_digit_reg[1]_i_7_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.057 r  tens_digit_reg[1]_i_6/O[1]
                         net (fo=6, routed)           1.017    49.074    tens_digit_reg[1]_i_6_n_6
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.303    49.377 r  tens_digit_reg[0]_i_9/O
                         net (fo=1, routed)           0.815    50.192    tens_digit_reg[0]_i_9_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I5_O)        0.124    50.316 r  tens_digit_reg[0]_i_2/O
                         net (fo=1, routed)           1.011    51.327    tens_digit_reg[0]_i_2_n_0
    SLICE_X9Y86          LUT4 (Prop_lut4_I0_O)        0.124    51.451 r  tens_digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.966    52.418    tens_digit_reg[0]_i_1_n_0
    SLICE_X8Y90          LDCE                                         r  tens_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_dec_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tens_digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.100ns  (logic 16.415ns (31.507%)  route 35.685ns (68.493%))
  Logic Levels:           53  (CARRY4=22 FDPE=1 LUT2=11 LUT4=6 LUT5=7 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDPE                         0.000     0.000 r  num2_dec_reg[2]/C
    SLICE_X3Y77          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  num2_dec_reg[2]/Q
                         net (fo=55, routed)          3.293     3.749    Number2[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.873 r  hundreds_digit_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.873    hundreds_digit_reg[1]_i_34_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.386 f  hundreds_digit_reg[1]_i_15/CO[3]
                         net (fo=2, routed)           0.880     5.266    L4/geqOp
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.124     5.390 r  hundreds_digit_reg[1]_i_7/O
                         net (fo=29, routed)          1.488     6.878    hundreds_digit_reg[1]_i_7_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  hundreds_digit_reg[1]_i_84/O
                         net (fo=1, routed)           0.000     7.002    hundreds_digit_reg[1]_i_84_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.582 r  hundreds_digit_reg[1]_i_66/O[2]
                         net (fo=6, routed)           1.125     8.707    L4/r[7]
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.302     9.009 r  hundreds_digit_reg[1]_i_55/O
                         net (fo=1, routed)           0.000     9.009    hundreds_digit_reg[1]_i_55_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.541 r  hundreds_digit_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.969    10.510    L4/geqOp0_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.634 r  hundreds_digit_reg[1]_i_29/O
                         net (fo=24, routed)          1.012    11.646    P[6]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124    11.770 r  tens_digit_reg[1]_i_159/O
                         net (fo=2, routed)           0.579    12.349    tens_digit_reg[1]_i_159_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  tens_digit_reg[1]_i_163/O
                         net (fo=1, routed)           0.000    12.473    tens_digit_reg[1]_i_163_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.874 r  tens_digit_reg[1]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.874    tens_digit_reg[1]_i_99_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.208 r  tens_digit_reg[1]_i_98/O[1]
                         net (fo=6, routed)           0.853    14.061    tens_digit_reg[1]_i_98_n_6
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.303    14.364 r  tens_digit_reg[1]_i_56/O
                         net (fo=1, routed)           0.000    14.364    tens_digit_reg[1]_i_56_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.897 r  tens_digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           1.120    16.017    L4/geqOp3_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.148    16.165 r  tens_digit_reg[1]_i_23/O
                         net (fo=24, routed)          1.497    17.662    P[5]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.328    17.990 r  tens_digit_reg[1]_i_112/O
                         net (fo=2, routed)           0.995    18.985    tens_digit_reg[1]_i_112_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124    19.109 r  tens_digit_reg[1]_i_116/O
                         net (fo=1, routed)           0.000    19.109    tens_digit_reg[1]_i_116_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.510 r  tens_digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.510    tens_digit_reg[1]_i_68_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.732 r  tens_digit_reg[1]_i_67/O[0]
                         net (fo=6, routed)           0.986    20.718    tens_digit_reg[1]_i_67_n_7
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299    21.017 r  tens_digit_reg[1]_i_37/O
                         net (fo=1, routed)           0.000    21.017    tens_digit_reg[1]_i_37_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.567 r  tens_digit_reg[1]_i_25/CO[3]
                         net (fo=3, routed)           0.936    22.503    L4/geqOp6_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    22.627 r  tens_digit_reg[1]_i_24/O
                         net (fo=21, routed)          0.686    23.314    P[4]
    SLICE_X5Y80          LUT5 (Prop_lut5_I3_O)        0.124    23.438 r  tens_digit_reg[1]_i_141/O
                         net (fo=2, routed)           1.217    24.654    tens_digit_reg[1]_i_141_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124    24.778 r  tens_digit_reg[1]_i_145/O
                         net (fo=1, routed)           0.000    24.778    tens_digit_reg[1]_i_145_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.421 r  tens_digit_reg[1]_i_88/O[3]
                         net (fo=6, routed)           1.154    26.575    tens_digit_reg[1]_i_88_n_4
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.307    26.882 r  tens_digit_reg[1]_i_48/O
                         net (fo=1, routed)           0.000    26.882    tens_digit_reg[1]_i_48_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.414 r  tens_digit_reg[1]_i_28/CO[3]
                         net (fo=2, routed)           1.402    28.816    L4/geqOp9_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.152    28.968 r  tens_digit_reg[1]_i_26/O
                         net (fo=22, routed)          1.640    30.608    P[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.348    30.956 r  hundreds_digit2_reg[1]_i_100/O
                         net (fo=2, routed)           1.166    32.123    hundreds_digit2_reg[1]_i_100_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124    32.247 r  hundreds_digit2_reg[1]_i_104/O
                         net (fo=1, routed)           0.000    32.247    hundreds_digit2_reg[1]_i_104_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.645 r  hundreds_digit2_reg[1]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.645    hundreds_digit2_reg[1]_i_77_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.867 f  hundreds_digit2_reg[1]_i_123/O[0]
                         net (fo=5, routed)           1.270    34.136    hundreds_digit2_reg[1]_i_123_n_7
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.299    34.435 r  tens_digit_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    34.435    tens_digit_reg[1]_i_76_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.985 r  tens_digit_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           1.031    36.016    L4/geqOp12_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.124    36.140 r  tens_digit_reg[1]_i_27/O
                         net (fo=24, routed)          1.547    37.687    P[2]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124    37.811 r  hundreds_digit2_reg[1]_i_43/O
                         net (fo=2, routed)           0.818    38.629    hundreds_digit2_reg[1]_i_43_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.124    38.753 r  hundreds_digit2_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    38.753    hundreds_digit2_reg[1]_i_47_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.154 r  hundreds_digit2_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.154    hundreds_digit2_reg[1]_i_15_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.488 f  hundreds_digit2_reg[1]_i_89/O[1]
                         net (fo=5, routed)           0.676    40.163    hundreds_digit2_reg[1]_i_89_n_6
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.303    40.466 r  hundreds_digit2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000    40.466    hundreds_digit2_reg[1]_i_86_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.999 r  hundreds_digit2_reg[1]_i_60/CO[3]
                         net (fo=15, routed)          0.928    41.928    L4/geqOp15_in
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124    42.052 r  hundreds_digit2_reg[1]_i_38/O
                         net (fo=1, routed)           0.195    42.247    P[1]
    SLICE_X0Y89          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    42.889 r  hundreds_digit2_reg[1]_i_14/O[3]
                         net (fo=7, routed)           1.270    44.158    hundreds_digit2_reg[1]_i_14_n_4
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.306    44.464 r  hundreds_digit2_reg[1]_i_73/O
                         net (fo=1, routed)           0.000    44.464    hundreds_digit2_reg[1]_i_73_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.014 r  hundreds_digit2_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.014    hundreds_digit2_reg[1]_i_29_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.128 r  hundreds_digit2_reg[1]_i_13/CO[3]
                         net (fo=2, routed)           1.267    46.395    L4/geqOp18_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.152    46.547 r  hundreds_digit2_reg[1]_i_4/O
                         net (fo=27, routed)          0.447    46.995    P[0]
    SLICE_X4Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    47.723 r  tens_digit_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.723    tens_digit_reg[1]_i_7_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.057 r  tens_digit_reg[1]_i_6/O[1]
                         net (fo=6, routed)           0.815    48.872    tens_digit_reg[1]_i_6_n_6
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.303    49.175 r  tens_digit_reg[3]_i_9/O
                         net (fo=1, routed)           1.097    50.272    tens_digit_reg[3]_i_9_n_0
    SLICE_X8Y86          LUT5 (Prop_lut5_I4_O)        0.148    50.420 r  tens_digit_reg[3]_i_4/O
                         net (fo=1, routed)           0.756    51.176    tens_digit_reg[3]_i_4_n_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I4_O)        0.354    51.530 r  tens_digit_reg[3]_i_1/O
                         net (fo=1, routed)           0.569    52.100    tens_digit_reg[3]_i_1_n_0
    SLICE_X12Y88         LDCE                                         r  tens_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_dec_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tens_digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.892ns  (logic 16.295ns (31.402%)  route 35.597ns (68.598%))
  Logic Levels:           53  (CARRY4=22 FDPE=1 LUT2=11 LUT4=6 LUT5=7 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDPE                         0.000     0.000 r  num2_dec_reg[2]/C
    SLICE_X3Y77          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  num2_dec_reg[2]/Q
                         net (fo=55, routed)          3.293     3.749    Number2[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.873 r  hundreds_digit_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.873    hundreds_digit_reg[1]_i_34_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.386 f  hundreds_digit_reg[1]_i_15/CO[3]
                         net (fo=2, routed)           0.880     5.266    L4/geqOp
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.124     5.390 r  hundreds_digit_reg[1]_i_7/O
                         net (fo=29, routed)          1.488     6.878    hundreds_digit_reg[1]_i_7_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  hundreds_digit_reg[1]_i_84/O
                         net (fo=1, routed)           0.000     7.002    hundreds_digit_reg[1]_i_84_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.582 r  hundreds_digit_reg[1]_i_66/O[2]
                         net (fo=6, routed)           1.125     8.707    L4/r[7]
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.302     9.009 r  hundreds_digit_reg[1]_i_55/O
                         net (fo=1, routed)           0.000     9.009    hundreds_digit_reg[1]_i_55_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.541 r  hundreds_digit_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.969    10.510    L4/geqOp0_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.634 r  hundreds_digit_reg[1]_i_29/O
                         net (fo=24, routed)          1.012    11.646    P[6]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124    11.770 r  tens_digit_reg[1]_i_159/O
                         net (fo=2, routed)           0.579    12.349    tens_digit_reg[1]_i_159_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  tens_digit_reg[1]_i_163/O
                         net (fo=1, routed)           0.000    12.473    tens_digit_reg[1]_i_163_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.874 r  tens_digit_reg[1]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.874    tens_digit_reg[1]_i_99_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.208 r  tens_digit_reg[1]_i_98/O[1]
                         net (fo=6, routed)           0.853    14.061    tens_digit_reg[1]_i_98_n_6
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.303    14.364 r  tens_digit_reg[1]_i_56/O
                         net (fo=1, routed)           0.000    14.364    tens_digit_reg[1]_i_56_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.897 r  tens_digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           1.120    16.017    L4/geqOp3_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.148    16.165 r  tens_digit_reg[1]_i_23/O
                         net (fo=24, routed)          1.497    17.662    P[5]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.328    17.990 r  tens_digit_reg[1]_i_112/O
                         net (fo=2, routed)           0.995    18.985    tens_digit_reg[1]_i_112_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124    19.109 r  tens_digit_reg[1]_i_116/O
                         net (fo=1, routed)           0.000    19.109    tens_digit_reg[1]_i_116_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.510 r  tens_digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.510    tens_digit_reg[1]_i_68_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.732 r  tens_digit_reg[1]_i_67/O[0]
                         net (fo=6, routed)           0.986    20.718    tens_digit_reg[1]_i_67_n_7
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299    21.017 r  tens_digit_reg[1]_i_37/O
                         net (fo=1, routed)           0.000    21.017    tens_digit_reg[1]_i_37_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.567 r  tens_digit_reg[1]_i_25/CO[3]
                         net (fo=3, routed)           0.936    22.503    L4/geqOp6_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    22.627 r  tens_digit_reg[1]_i_24/O
                         net (fo=21, routed)          0.686    23.314    P[4]
    SLICE_X5Y80          LUT5 (Prop_lut5_I3_O)        0.124    23.438 r  tens_digit_reg[1]_i_141/O
                         net (fo=2, routed)           1.217    24.654    tens_digit_reg[1]_i_141_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124    24.778 r  tens_digit_reg[1]_i_145/O
                         net (fo=1, routed)           0.000    24.778    tens_digit_reg[1]_i_145_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.421 r  tens_digit_reg[1]_i_88/O[3]
                         net (fo=6, routed)           1.154    26.575    tens_digit_reg[1]_i_88_n_4
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.307    26.882 r  tens_digit_reg[1]_i_48/O
                         net (fo=1, routed)           0.000    26.882    tens_digit_reg[1]_i_48_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.414 r  tens_digit_reg[1]_i_28/CO[3]
                         net (fo=2, routed)           1.402    28.816    L4/geqOp9_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.152    28.968 r  tens_digit_reg[1]_i_26/O
                         net (fo=22, routed)          1.640    30.608    P[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.348    30.956 r  hundreds_digit2_reg[1]_i_100/O
                         net (fo=2, routed)           1.166    32.123    hundreds_digit2_reg[1]_i_100_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124    32.247 r  hundreds_digit2_reg[1]_i_104/O
                         net (fo=1, routed)           0.000    32.247    hundreds_digit2_reg[1]_i_104_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.645 r  hundreds_digit2_reg[1]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.645    hundreds_digit2_reg[1]_i_77_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.867 f  hundreds_digit2_reg[1]_i_123/O[0]
                         net (fo=5, routed)           1.270    34.136    hundreds_digit2_reg[1]_i_123_n_7
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.299    34.435 r  tens_digit_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    34.435    tens_digit_reg[1]_i_76_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.985 r  tens_digit_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           1.031    36.016    L4/geqOp12_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.124    36.140 r  tens_digit_reg[1]_i_27/O
                         net (fo=24, routed)          1.547    37.687    P[2]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124    37.811 r  hundreds_digit2_reg[1]_i_43/O
                         net (fo=2, routed)           0.818    38.629    hundreds_digit2_reg[1]_i_43_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.124    38.753 r  hundreds_digit2_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    38.753    hundreds_digit2_reg[1]_i_47_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.154 r  hundreds_digit2_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.154    hundreds_digit2_reg[1]_i_15_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.488 f  hundreds_digit2_reg[1]_i_89/O[1]
                         net (fo=5, routed)           0.676    40.163    hundreds_digit2_reg[1]_i_89_n_6
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.303    40.466 r  hundreds_digit2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000    40.466    hundreds_digit2_reg[1]_i_86_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.999 r  hundreds_digit2_reg[1]_i_60/CO[3]
                         net (fo=15, routed)          0.928    41.928    L4/geqOp15_in
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124    42.052 r  hundreds_digit2_reg[1]_i_38/O
                         net (fo=1, routed)           0.195    42.247    P[1]
    SLICE_X0Y89          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    42.889 r  hundreds_digit2_reg[1]_i_14/O[3]
                         net (fo=7, routed)           1.270    44.158    hundreds_digit2_reg[1]_i_14_n_4
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.306    44.464 r  hundreds_digit2_reg[1]_i_73/O
                         net (fo=1, routed)           0.000    44.464    hundreds_digit2_reg[1]_i_73_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.014 r  hundreds_digit2_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.014    hundreds_digit2_reg[1]_i_29_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.128 r  hundreds_digit2_reg[1]_i_13/CO[3]
                         net (fo=2, routed)           1.267    46.395    L4/geqOp18_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.152    46.547 r  hundreds_digit2_reg[1]_i_4/O
                         net (fo=27, routed)          0.447    46.995    P[0]
    SLICE_X4Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    47.723 r  tens_digit_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.723    tens_digit_reg[1]_i_7_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.962 r  tens_digit_reg[1]_i_6/O[2]
                         net (fo=6, routed)           0.848    48.809    tens_digit_reg[1]_i_6_n_5
    SLICE_X7Y89          LUT6 (Prop_lut6_I5_O)        0.302    49.111 f  tens_digit_reg[2]_i_7/O
                         net (fo=2, routed)           1.062    50.174    tens_digit_reg[2]_i_7_n_0
    SLICE_X11Y88         LUT5 (Prop_lut5_I2_O)        0.152    50.326 r  tens_digit_reg[2]_i_2/O
                         net (fo=1, routed)           0.652    50.977    tens_digit_reg[2]_i_2_n_0
    SLICE_X11Y88         LUT5 (Prop_lut5_I0_O)        0.326    51.303 r  tens_digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.589    51.892    tens_digit_reg[2]_i_1_n_0
    SLICE_X8Y90          LDCE                                         r  tens_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_dec_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tens_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.773ns  (logic 16.019ns (30.941%)  route 35.754ns (69.059%))
  Logic Levels:           52  (CARRY4=22 FDPE=1 LUT2=11 LUT4=6 LUT5=5 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDPE                         0.000     0.000 r  num2_dec_reg[2]/C
    SLICE_X3Y77          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  num2_dec_reg[2]/Q
                         net (fo=55, routed)          3.293     3.749    Number2[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.873 r  hundreds_digit_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.873    hundreds_digit_reg[1]_i_34_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.386 f  hundreds_digit_reg[1]_i_15/CO[3]
                         net (fo=2, routed)           0.880     5.266    L4/geqOp
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.124     5.390 r  hundreds_digit_reg[1]_i_7/O
                         net (fo=29, routed)          1.488     6.878    hundreds_digit_reg[1]_i_7_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  hundreds_digit_reg[1]_i_84/O
                         net (fo=1, routed)           0.000     7.002    hundreds_digit_reg[1]_i_84_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.582 r  hundreds_digit_reg[1]_i_66/O[2]
                         net (fo=6, routed)           1.125     8.707    L4/r[7]
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.302     9.009 r  hundreds_digit_reg[1]_i_55/O
                         net (fo=1, routed)           0.000     9.009    hundreds_digit_reg[1]_i_55_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.541 r  hundreds_digit_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.969    10.510    L4/geqOp0_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.634 r  hundreds_digit_reg[1]_i_29/O
                         net (fo=24, routed)          1.012    11.646    P[6]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124    11.770 r  tens_digit_reg[1]_i_159/O
                         net (fo=2, routed)           0.579    12.349    tens_digit_reg[1]_i_159_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  tens_digit_reg[1]_i_163/O
                         net (fo=1, routed)           0.000    12.473    tens_digit_reg[1]_i_163_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.874 r  tens_digit_reg[1]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.874    tens_digit_reg[1]_i_99_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.208 r  tens_digit_reg[1]_i_98/O[1]
                         net (fo=6, routed)           0.853    14.061    tens_digit_reg[1]_i_98_n_6
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.303    14.364 r  tens_digit_reg[1]_i_56/O
                         net (fo=1, routed)           0.000    14.364    tens_digit_reg[1]_i_56_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.897 r  tens_digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           1.120    16.017    L4/geqOp3_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.148    16.165 r  tens_digit_reg[1]_i_23/O
                         net (fo=24, routed)          1.497    17.662    P[5]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.328    17.990 r  tens_digit_reg[1]_i_112/O
                         net (fo=2, routed)           0.995    18.985    tens_digit_reg[1]_i_112_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124    19.109 r  tens_digit_reg[1]_i_116/O
                         net (fo=1, routed)           0.000    19.109    tens_digit_reg[1]_i_116_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.510 r  tens_digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.510    tens_digit_reg[1]_i_68_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.732 r  tens_digit_reg[1]_i_67/O[0]
                         net (fo=6, routed)           0.986    20.718    tens_digit_reg[1]_i_67_n_7
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299    21.017 r  tens_digit_reg[1]_i_37/O
                         net (fo=1, routed)           0.000    21.017    tens_digit_reg[1]_i_37_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.567 r  tens_digit_reg[1]_i_25/CO[3]
                         net (fo=3, routed)           0.936    22.503    L4/geqOp6_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    22.627 r  tens_digit_reg[1]_i_24/O
                         net (fo=21, routed)          0.686    23.314    P[4]
    SLICE_X5Y80          LUT5 (Prop_lut5_I3_O)        0.124    23.438 r  tens_digit_reg[1]_i_141/O
                         net (fo=2, routed)           1.217    24.654    tens_digit_reg[1]_i_141_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124    24.778 r  tens_digit_reg[1]_i_145/O
                         net (fo=1, routed)           0.000    24.778    tens_digit_reg[1]_i_145_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.421 r  tens_digit_reg[1]_i_88/O[3]
                         net (fo=6, routed)           1.154    26.575    tens_digit_reg[1]_i_88_n_4
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.307    26.882 r  tens_digit_reg[1]_i_48/O
                         net (fo=1, routed)           0.000    26.882    tens_digit_reg[1]_i_48_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.414 r  tens_digit_reg[1]_i_28/CO[3]
                         net (fo=2, routed)           1.402    28.816    L4/geqOp9_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.152    28.968 r  tens_digit_reg[1]_i_26/O
                         net (fo=22, routed)          1.640    30.608    P[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.348    30.956 r  hundreds_digit2_reg[1]_i_100/O
                         net (fo=2, routed)           1.166    32.123    hundreds_digit2_reg[1]_i_100_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124    32.247 r  hundreds_digit2_reg[1]_i_104/O
                         net (fo=1, routed)           0.000    32.247    hundreds_digit2_reg[1]_i_104_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.645 r  hundreds_digit2_reg[1]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.645    hundreds_digit2_reg[1]_i_77_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.867 f  hundreds_digit2_reg[1]_i_123/O[0]
                         net (fo=5, routed)           1.270    34.136    hundreds_digit2_reg[1]_i_123_n_7
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.299    34.435 r  tens_digit_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    34.435    tens_digit_reg[1]_i_76_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.985 r  tens_digit_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           1.031    36.016    L4/geqOp12_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.124    36.140 r  tens_digit_reg[1]_i_27/O
                         net (fo=24, routed)          1.547    37.687    P[2]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124    37.811 r  hundreds_digit2_reg[1]_i_43/O
                         net (fo=2, routed)           0.818    38.629    hundreds_digit2_reg[1]_i_43_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.124    38.753 r  hundreds_digit2_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    38.753    hundreds_digit2_reg[1]_i_47_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.154 r  hundreds_digit2_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.154    hundreds_digit2_reg[1]_i_15_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.488 f  hundreds_digit2_reg[1]_i_89/O[1]
                         net (fo=5, routed)           0.676    40.163    hundreds_digit2_reg[1]_i_89_n_6
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.303    40.466 r  hundreds_digit2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000    40.466    hundreds_digit2_reg[1]_i_86_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.999 r  hundreds_digit2_reg[1]_i_60/CO[3]
                         net (fo=15, routed)          0.928    41.928    L4/geqOp15_in
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124    42.052 r  hundreds_digit2_reg[1]_i_38/O
                         net (fo=1, routed)           0.195    42.247    P[1]
    SLICE_X0Y89          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    42.889 r  hundreds_digit2_reg[1]_i_14/O[3]
                         net (fo=7, routed)           1.270    44.158    hundreds_digit2_reg[1]_i_14_n_4
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.306    44.464 r  hundreds_digit2_reg[1]_i_73/O
                         net (fo=1, routed)           0.000    44.464    hundreds_digit2_reg[1]_i_73_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.014 r  hundreds_digit2_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.014    hundreds_digit2_reg[1]_i_29_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.128 r  hundreds_digit2_reg[1]_i_13/CO[3]
                         net (fo=2, routed)           1.267    46.395    L4/geqOp18_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.152    46.547 r  hundreds_digit2_reg[1]_i_4/O
                         net (fo=27, routed)          0.447    46.995    P[0]
    SLICE_X4Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    47.723 r  tens_digit_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.723    tens_digit_reg[1]_i_7_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.036 r  tens_digit_reg[1]_i_6/O[3]
                         net (fo=6, routed)           0.804    48.839    tens_digit_reg[1]_i_6_n_4
    SLICE_X7Y90          LUT6 (Prop_lut6_I5_O)        0.306    49.145 f  tens_digit_reg[1]_i_4/O
                         net (fo=3, routed)           1.478    50.623    tens_digit_reg[1]_i_4_n_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I4_O)        0.124    50.747 r  tens_digit_reg[1]_i_1/O
                         net (fo=1, routed)           1.026    51.773    tens_digit_reg[1]_i_1_n_0
    SLICE_X12Y90         LDCE                                         r  tens_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_dec_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hundreds_digit2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.276ns  (logic 16.132ns (31.461%)  route 35.144ns (68.539%))
  Logic Levels:           53  (CARRY4=22 FDPE=1 LUT2=11 LUT3=1 LUT4=7 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDPE                         0.000     0.000 r  num2_dec_reg[2]/C
    SLICE_X3Y77          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  num2_dec_reg[2]/Q
                         net (fo=55, routed)          3.293     3.749    Number2[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.873 r  hundreds_digit_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.873    hundreds_digit_reg[1]_i_34_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.386 f  hundreds_digit_reg[1]_i_15/CO[3]
                         net (fo=2, routed)           0.880     5.266    L4/geqOp
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.124     5.390 r  hundreds_digit_reg[1]_i_7/O
                         net (fo=29, routed)          1.488     6.878    hundreds_digit_reg[1]_i_7_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  hundreds_digit_reg[1]_i_84/O
                         net (fo=1, routed)           0.000     7.002    hundreds_digit_reg[1]_i_84_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.582 r  hundreds_digit_reg[1]_i_66/O[2]
                         net (fo=6, routed)           1.125     8.707    L4/r[7]
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.302     9.009 r  hundreds_digit_reg[1]_i_55/O
                         net (fo=1, routed)           0.000     9.009    hundreds_digit_reg[1]_i_55_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.541 r  hundreds_digit_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.969    10.510    L4/geqOp0_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.634 r  hundreds_digit_reg[1]_i_29/O
                         net (fo=24, routed)          1.012    11.646    P[6]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124    11.770 r  tens_digit_reg[1]_i_159/O
                         net (fo=2, routed)           0.579    12.349    tens_digit_reg[1]_i_159_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  tens_digit_reg[1]_i_163/O
                         net (fo=1, routed)           0.000    12.473    tens_digit_reg[1]_i_163_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.874 r  tens_digit_reg[1]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.874    tens_digit_reg[1]_i_99_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.208 r  tens_digit_reg[1]_i_98/O[1]
                         net (fo=6, routed)           0.853    14.061    tens_digit_reg[1]_i_98_n_6
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.303    14.364 r  tens_digit_reg[1]_i_56/O
                         net (fo=1, routed)           0.000    14.364    tens_digit_reg[1]_i_56_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.897 r  tens_digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           1.120    16.017    L4/geqOp3_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.148    16.165 r  tens_digit_reg[1]_i_23/O
                         net (fo=24, routed)          1.497    17.662    P[5]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.328    17.990 r  tens_digit_reg[1]_i_112/O
                         net (fo=2, routed)           0.995    18.985    tens_digit_reg[1]_i_112_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124    19.109 r  tens_digit_reg[1]_i_116/O
                         net (fo=1, routed)           0.000    19.109    tens_digit_reg[1]_i_116_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.510 r  tens_digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.510    tens_digit_reg[1]_i_68_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.732 r  tens_digit_reg[1]_i_67/O[0]
                         net (fo=6, routed)           0.986    20.718    tens_digit_reg[1]_i_67_n_7
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299    21.017 r  tens_digit_reg[1]_i_37/O
                         net (fo=1, routed)           0.000    21.017    tens_digit_reg[1]_i_37_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.567 r  tens_digit_reg[1]_i_25/CO[3]
                         net (fo=3, routed)           0.936    22.503    L4/geqOp6_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    22.627 r  tens_digit_reg[1]_i_24/O
                         net (fo=21, routed)          0.686    23.314    P[4]
    SLICE_X5Y80          LUT5 (Prop_lut5_I3_O)        0.124    23.438 r  tens_digit_reg[1]_i_141/O
                         net (fo=2, routed)           1.217    24.654    tens_digit_reg[1]_i_141_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124    24.778 r  tens_digit_reg[1]_i_145/O
                         net (fo=1, routed)           0.000    24.778    tens_digit_reg[1]_i_145_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.421 r  tens_digit_reg[1]_i_88/O[3]
                         net (fo=6, routed)           1.154    26.575    tens_digit_reg[1]_i_88_n_4
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.307    26.882 r  tens_digit_reg[1]_i_48/O
                         net (fo=1, routed)           0.000    26.882    tens_digit_reg[1]_i_48_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.414 r  tens_digit_reg[1]_i_28/CO[3]
                         net (fo=2, routed)           1.402    28.816    L4/geqOp9_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.152    28.968 r  tens_digit_reg[1]_i_26/O
                         net (fo=22, routed)          1.640    30.608    P[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.348    30.956 r  hundreds_digit2_reg[1]_i_100/O
                         net (fo=2, routed)           1.166    32.123    hundreds_digit2_reg[1]_i_100_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124    32.247 r  hundreds_digit2_reg[1]_i_104/O
                         net (fo=1, routed)           0.000    32.247    hundreds_digit2_reg[1]_i_104_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.645 r  hundreds_digit2_reg[1]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.645    hundreds_digit2_reg[1]_i_77_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.867 f  hundreds_digit2_reg[1]_i_123/O[0]
                         net (fo=5, routed)           1.270    34.136    hundreds_digit2_reg[1]_i_123_n_7
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.299    34.435 r  tens_digit_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    34.435    tens_digit_reg[1]_i_76_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.985 r  tens_digit_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           1.031    36.016    L4/geqOp12_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.124    36.140 r  tens_digit_reg[1]_i_27/O
                         net (fo=24, routed)          1.547    37.687    P[2]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124    37.811 r  hundreds_digit2_reg[1]_i_43/O
                         net (fo=2, routed)           0.818    38.629    hundreds_digit2_reg[1]_i_43_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.124    38.753 r  hundreds_digit2_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    38.753    hundreds_digit2_reg[1]_i_47_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.154 r  hundreds_digit2_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.154    hundreds_digit2_reg[1]_i_15_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.488 f  hundreds_digit2_reg[1]_i_89/O[1]
                         net (fo=5, routed)           0.676    40.163    hundreds_digit2_reg[1]_i_89_n_6
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.303    40.466 r  hundreds_digit2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000    40.466    hundreds_digit2_reg[1]_i_86_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.999 r  hundreds_digit2_reg[1]_i_60/CO[3]
                         net (fo=15, routed)          0.928    41.928    L4/geqOp15_in
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124    42.052 r  hundreds_digit2_reg[1]_i_38/O
                         net (fo=1, routed)           0.195    42.247    P[1]
    SLICE_X0Y89          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    42.889 r  hundreds_digit2_reg[1]_i_14/O[3]
                         net (fo=7, routed)           1.270    44.158    hundreds_digit2_reg[1]_i_14_n_4
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.306    44.464 r  hundreds_digit2_reg[1]_i_73/O
                         net (fo=1, routed)           0.000    44.464    hundreds_digit2_reg[1]_i_73_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.014 r  hundreds_digit2_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.014    hundreds_digit2_reg[1]_i_29_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.128 r  hundreds_digit2_reg[1]_i_13/CO[3]
                         net (fo=2, routed)           1.267    46.395    L4/geqOp18_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.152    46.547 r  hundreds_digit2_reg[1]_i_4/O
                         net (fo=27, routed)          0.540    47.087    P[0]
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.326    47.413 r  hundreds_digit2_reg[1]_i_88/O
                         net (fo=2, routed)           0.886    48.299    Rest1[7]
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.124    48.423 r  hundreds_digit2_reg[1]_i_66/O
                         net (fo=1, routed)           0.000    48.423    hundreds_digit2_reg[1]_i_66_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.936 r  hundreds_digit2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.936    hundreds_digit2_reg[1]_i_21_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.190 f  hundreds_digit2_reg[1]_i_6/CO[0]
                         net (fo=2, routed)           0.857    50.048    hundreds_digit2_reg[1]_i_6_n_3
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.367    50.415 r  hundreds_digit2_reg[1]_i_1/O
                         net (fo=1, routed)           0.861    51.276    hundreds_digit2_reg[1]_i_1_n_0
    SLICE_X9Y90          LDCE                                         r  hundreds_digit2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_dec_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            units_digit2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.213ns  (logic 15.942ns (31.129%)  route 35.271ns (68.871%))
  Logic Levels:           53  (CARRY4=22 FDPE=1 LUT2=11 LUT3=2 LUT4=6 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDPE                         0.000     0.000 r  num2_dec_reg[2]/C
    SLICE_X3Y77          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  num2_dec_reg[2]/Q
                         net (fo=55, routed)          3.293     3.749    Number2[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.873 r  hundreds_digit_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.873    hundreds_digit_reg[1]_i_34_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.386 f  hundreds_digit_reg[1]_i_15/CO[3]
                         net (fo=2, routed)           0.880     5.266    L4/geqOp
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.124     5.390 r  hundreds_digit_reg[1]_i_7/O
                         net (fo=29, routed)          1.488     6.878    hundreds_digit_reg[1]_i_7_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  hundreds_digit_reg[1]_i_84/O
                         net (fo=1, routed)           0.000     7.002    hundreds_digit_reg[1]_i_84_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.582 r  hundreds_digit_reg[1]_i_66/O[2]
                         net (fo=6, routed)           1.125     8.707    L4/r[7]
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.302     9.009 r  hundreds_digit_reg[1]_i_55/O
                         net (fo=1, routed)           0.000     9.009    hundreds_digit_reg[1]_i_55_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.541 r  hundreds_digit_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.969    10.510    L4/geqOp0_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.634 r  hundreds_digit_reg[1]_i_29/O
                         net (fo=24, routed)          1.012    11.646    P[6]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124    11.770 r  tens_digit_reg[1]_i_159/O
                         net (fo=2, routed)           0.579    12.349    tens_digit_reg[1]_i_159_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  tens_digit_reg[1]_i_163/O
                         net (fo=1, routed)           0.000    12.473    tens_digit_reg[1]_i_163_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.874 r  tens_digit_reg[1]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.874    tens_digit_reg[1]_i_99_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.208 r  tens_digit_reg[1]_i_98/O[1]
                         net (fo=6, routed)           0.853    14.061    tens_digit_reg[1]_i_98_n_6
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.303    14.364 r  tens_digit_reg[1]_i_56/O
                         net (fo=1, routed)           0.000    14.364    tens_digit_reg[1]_i_56_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.897 r  tens_digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           1.120    16.017    L4/geqOp3_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.148    16.165 r  tens_digit_reg[1]_i_23/O
                         net (fo=24, routed)          1.497    17.662    P[5]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.328    17.990 r  tens_digit_reg[1]_i_112/O
                         net (fo=2, routed)           0.995    18.985    tens_digit_reg[1]_i_112_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124    19.109 r  tens_digit_reg[1]_i_116/O
                         net (fo=1, routed)           0.000    19.109    tens_digit_reg[1]_i_116_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.510 r  tens_digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.510    tens_digit_reg[1]_i_68_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.732 r  tens_digit_reg[1]_i_67/O[0]
                         net (fo=6, routed)           0.986    20.718    tens_digit_reg[1]_i_67_n_7
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299    21.017 r  tens_digit_reg[1]_i_37/O
                         net (fo=1, routed)           0.000    21.017    tens_digit_reg[1]_i_37_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.567 r  tens_digit_reg[1]_i_25/CO[3]
                         net (fo=3, routed)           0.936    22.503    L4/geqOp6_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    22.627 r  tens_digit_reg[1]_i_24/O
                         net (fo=21, routed)          0.686    23.314    P[4]
    SLICE_X5Y80          LUT5 (Prop_lut5_I3_O)        0.124    23.438 r  tens_digit_reg[1]_i_141/O
                         net (fo=2, routed)           1.217    24.654    tens_digit_reg[1]_i_141_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124    24.778 r  tens_digit_reg[1]_i_145/O
                         net (fo=1, routed)           0.000    24.778    tens_digit_reg[1]_i_145_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.421 r  tens_digit_reg[1]_i_88/O[3]
                         net (fo=6, routed)           1.154    26.575    tens_digit_reg[1]_i_88_n_4
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.307    26.882 r  tens_digit_reg[1]_i_48/O
                         net (fo=1, routed)           0.000    26.882    tens_digit_reg[1]_i_48_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.414 r  tens_digit_reg[1]_i_28/CO[3]
                         net (fo=2, routed)           1.402    28.816    L4/geqOp9_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.152    28.968 r  tens_digit_reg[1]_i_26/O
                         net (fo=22, routed)          1.640    30.608    P[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.348    30.956 r  hundreds_digit2_reg[1]_i_100/O
                         net (fo=2, routed)           1.166    32.123    hundreds_digit2_reg[1]_i_100_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124    32.247 r  hundreds_digit2_reg[1]_i_104/O
                         net (fo=1, routed)           0.000    32.247    hundreds_digit2_reg[1]_i_104_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.645 r  hundreds_digit2_reg[1]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.645    hundreds_digit2_reg[1]_i_77_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.867 f  hundreds_digit2_reg[1]_i_123/O[0]
                         net (fo=5, routed)           1.270    34.136    hundreds_digit2_reg[1]_i_123_n_7
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.299    34.435 r  tens_digit_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    34.435    tens_digit_reg[1]_i_76_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.985 r  tens_digit_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           1.031    36.016    L4/geqOp12_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.124    36.140 r  tens_digit_reg[1]_i_27/O
                         net (fo=24, routed)          1.547    37.687    P[2]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124    37.811 r  hundreds_digit2_reg[1]_i_43/O
                         net (fo=2, routed)           0.818    38.629    hundreds_digit2_reg[1]_i_43_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.124    38.753 r  hundreds_digit2_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    38.753    hundreds_digit2_reg[1]_i_47_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.154 r  hundreds_digit2_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.154    hundreds_digit2_reg[1]_i_15_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.488 f  hundreds_digit2_reg[1]_i_89/O[1]
                         net (fo=5, routed)           0.676    40.163    hundreds_digit2_reg[1]_i_89_n_6
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.303    40.466 r  hundreds_digit2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000    40.466    hundreds_digit2_reg[1]_i_86_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.999 r  hundreds_digit2_reg[1]_i_60/CO[3]
                         net (fo=15, routed)          0.928    41.928    L4/geqOp15_in
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124    42.052 r  hundreds_digit2_reg[1]_i_38/O
                         net (fo=1, routed)           0.195    42.247    P[1]
    SLICE_X0Y89          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    42.889 r  hundreds_digit2_reg[1]_i_14/O[3]
                         net (fo=7, routed)           1.270    44.158    hundreds_digit2_reg[1]_i_14_n_4
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.306    44.464 r  hundreds_digit2_reg[1]_i_73/O
                         net (fo=1, routed)           0.000    44.464    hundreds_digit2_reg[1]_i_73_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.014 r  hundreds_digit2_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.014    hundreds_digit2_reg[1]_i_29_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.128 r  hundreds_digit2_reg[1]_i_13/CO[3]
                         net (fo=2, routed)           1.267    46.395    L4/geqOp18_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.152    46.547 r  hundreds_digit2_reg[1]_i_4/O
                         net (fo=27, routed)          1.130    47.677    P[0]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.326    48.003 r  units_digit2_reg[0]_i_6/O
                         net (fo=1, routed)           0.000    48.003    units_digit2_reg[0]_i_6_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.379 r  units_digit2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.379    units_digit2_reg[0]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.618 r  tens_digit2_reg[3]_i_2/O[2]
                         net (fo=10, routed)          1.134    49.752    tens_digit2_reg[3]_i_2_n_5
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.301    50.053 r  units_digit2_reg[1]_i_2/O
                         net (fo=1, routed)           0.674    50.727    units_digit2_reg[1]_i_2_n_0
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.152    50.879 r  units_digit2_reg[1]_i_1/O
                         net (fo=1, routed)           0.334    51.213    units_digit2_reg[1]_i_1_n_0
    SLICE_X4Y93          LDCE                                         r  units_digit2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_dec_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hundreds_digit2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.144ns  (logic 16.160ns (31.597%)  route 34.984ns (68.403%))
  Logic Levels:           53  (CARRY4=22 FDPE=1 LUT2=11 LUT3=1 LUT4=7 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDPE                         0.000     0.000 r  num2_dec_reg[2]/C
    SLICE_X3Y77          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  num2_dec_reg[2]/Q
                         net (fo=55, routed)          3.293     3.749    Number2[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.873 r  hundreds_digit_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.873    hundreds_digit_reg[1]_i_34_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.386 f  hundreds_digit_reg[1]_i_15/CO[3]
                         net (fo=2, routed)           0.880     5.266    L4/geqOp
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.124     5.390 r  hundreds_digit_reg[1]_i_7/O
                         net (fo=29, routed)          1.488     6.878    hundreds_digit_reg[1]_i_7_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  hundreds_digit_reg[1]_i_84/O
                         net (fo=1, routed)           0.000     7.002    hundreds_digit_reg[1]_i_84_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.582 r  hundreds_digit_reg[1]_i_66/O[2]
                         net (fo=6, routed)           1.125     8.707    L4/r[7]
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.302     9.009 r  hundreds_digit_reg[1]_i_55/O
                         net (fo=1, routed)           0.000     9.009    hundreds_digit_reg[1]_i_55_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.541 r  hundreds_digit_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.969    10.510    L4/geqOp0_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.634 r  hundreds_digit_reg[1]_i_29/O
                         net (fo=24, routed)          1.012    11.646    P[6]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124    11.770 r  tens_digit_reg[1]_i_159/O
                         net (fo=2, routed)           0.579    12.349    tens_digit_reg[1]_i_159_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  tens_digit_reg[1]_i_163/O
                         net (fo=1, routed)           0.000    12.473    tens_digit_reg[1]_i_163_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.874 r  tens_digit_reg[1]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.874    tens_digit_reg[1]_i_99_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.208 r  tens_digit_reg[1]_i_98/O[1]
                         net (fo=6, routed)           0.853    14.061    tens_digit_reg[1]_i_98_n_6
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.303    14.364 r  tens_digit_reg[1]_i_56/O
                         net (fo=1, routed)           0.000    14.364    tens_digit_reg[1]_i_56_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.897 r  tens_digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           1.120    16.017    L4/geqOp3_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.148    16.165 r  tens_digit_reg[1]_i_23/O
                         net (fo=24, routed)          1.497    17.662    P[5]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.328    17.990 r  tens_digit_reg[1]_i_112/O
                         net (fo=2, routed)           0.995    18.985    tens_digit_reg[1]_i_112_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124    19.109 r  tens_digit_reg[1]_i_116/O
                         net (fo=1, routed)           0.000    19.109    tens_digit_reg[1]_i_116_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.510 r  tens_digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.510    tens_digit_reg[1]_i_68_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.732 r  tens_digit_reg[1]_i_67/O[0]
                         net (fo=6, routed)           0.986    20.718    tens_digit_reg[1]_i_67_n_7
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299    21.017 r  tens_digit_reg[1]_i_37/O
                         net (fo=1, routed)           0.000    21.017    tens_digit_reg[1]_i_37_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.567 r  tens_digit_reg[1]_i_25/CO[3]
                         net (fo=3, routed)           0.936    22.503    L4/geqOp6_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    22.627 r  tens_digit_reg[1]_i_24/O
                         net (fo=21, routed)          0.686    23.314    P[4]
    SLICE_X5Y80          LUT5 (Prop_lut5_I3_O)        0.124    23.438 r  tens_digit_reg[1]_i_141/O
                         net (fo=2, routed)           1.217    24.654    tens_digit_reg[1]_i_141_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124    24.778 r  tens_digit_reg[1]_i_145/O
                         net (fo=1, routed)           0.000    24.778    tens_digit_reg[1]_i_145_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.421 r  tens_digit_reg[1]_i_88/O[3]
                         net (fo=6, routed)           1.154    26.575    tens_digit_reg[1]_i_88_n_4
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.307    26.882 r  tens_digit_reg[1]_i_48/O
                         net (fo=1, routed)           0.000    26.882    tens_digit_reg[1]_i_48_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.414 r  tens_digit_reg[1]_i_28/CO[3]
                         net (fo=2, routed)           1.402    28.816    L4/geqOp9_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.152    28.968 r  tens_digit_reg[1]_i_26/O
                         net (fo=22, routed)          1.640    30.608    P[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.348    30.956 r  hundreds_digit2_reg[1]_i_100/O
                         net (fo=2, routed)           1.166    32.123    hundreds_digit2_reg[1]_i_100_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124    32.247 r  hundreds_digit2_reg[1]_i_104/O
                         net (fo=1, routed)           0.000    32.247    hundreds_digit2_reg[1]_i_104_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.645 r  hundreds_digit2_reg[1]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.645    hundreds_digit2_reg[1]_i_77_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.867 f  hundreds_digit2_reg[1]_i_123/O[0]
                         net (fo=5, routed)           1.270    34.136    hundreds_digit2_reg[1]_i_123_n_7
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.299    34.435 r  tens_digit_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    34.435    tens_digit_reg[1]_i_76_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.985 r  tens_digit_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           1.031    36.016    L4/geqOp12_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.124    36.140 r  tens_digit_reg[1]_i_27/O
                         net (fo=24, routed)          1.547    37.687    P[2]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124    37.811 r  hundreds_digit2_reg[1]_i_43/O
                         net (fo=2, routed)           0.818    38.629    hundreds_digit2_reg[1]_i_43_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.124    38.753 r  hundreds_digit2_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    38.753    hundreds_digit2_reg[1]_i_47_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.154 r  hundreds_digit2_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.154    hundreds_digit2_reg[1]_i_15_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.488 f  hundreds_digit2_reg[1]_i_89/O[1]
                         net (fo=5, routed)           0.676    40.163    hundreds_digit2_reg[1]_i_89_n_6
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.303    40.466 r  hundreds_digit2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000    40.466    hundreds_digit2_reg[1]_i_86_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.999 r  hundreds_digit2_reg[1]_i_60/CO[3]
                         net (fo=15, routed)          0.928    41.928    L4/geqOp15_in
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124    42.052 r  hundreds_digit2_reg[1]_i_38/O
                         net (fo=1, routed)           0.195    42.247    P[1]
    SLICE_X0Y89          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    42.889 r  hundreds_digit2_reg[1]_i_14/O[3]
                         net (fo=7, routed)           1.270    44.158    hundreds_digit2_reg[1]_i_14_n_4
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.306    44.464 r  hundreds_digit2_reg[1]_i_73/O
                         net (fo=1, routed)           0.000    44.464    hundreds_digit2_reg[1]_i_73_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.014 r  hundreds_digit2_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.014    hundreds_digit2_reg[1]_i_29_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.128 r  hundreds_digit2_reg[1]_i_13/CO[3]
                         net (fo=2, routed)           1.267    46.395    L4/geqOp18_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.152    46.547 r  hundreds_digit2_reg[1]_i_4/O
                         net (fo=27, routed)          0.540    47.087    P[0]
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.326    47.413 r  hundreds_digit2_reg[1]_i_88/O
                         net (fo=2, routed)           0.886    48.299    Rest1[7]
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.124    48.423 r  hundreds_digit2_reg[1]_i_66/O
                         net (fo=1, routed)           0.000    48.423    hundreds_digit2_reg[1]_i_66_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.936 r  hundreds_digit2_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.936    hundreds_digit2_reg[1]_i_21_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.190 r  hundreds_digit2_reg[1]_i_6/CO[0]
                         net (fo=2, routed)           0.857    50.048    hundreds_digit2_reg[1]_i_6_n_3
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.395    50.443 r  hundreds_digit2_reg[0]_i_1/O
                         net (fo=1, routed)           0.701    51.144    hundreds_digit2_reg[0]_i_1_n_0
    SLICE_X9Y90          LDCE                                         r  hundreds_digit2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_dec_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tens_digit2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.130ns  (logic 15.914ns (31.125%)  route 35.216ns (68.875%))
  Logic Levels:           53  (CARRY4=22 FDPE=1 LUT2=11 LUT3=2 LUT4=6 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDPE                         0.000     0.000 r  num2_dec_reg[2]/C
    SLICE_X3Y77          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  num2_dec_reg[2]/Q
                         net (fo=55, routed)          3.293     3.749    Number2[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.873 r  hundreds_digit_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.873    hundreds_digit_reg[1]_i_34_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.386 f  hundreds_digit_reg[1]_i_15/CO[3]
                         net (fo=2, routed)           0.880     5.266    L4/geqOp
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.124     5.390 r  hundreds_digit_reg[1]_i_7/O
                         net (fo=29, routed)          1.488     6.878    hundreds_digit_reg[1]_i_7_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  hundreds_digit_reg[1]_i_84/O
                         net (fo=1, routed)           0.000     7.002    hundreds_digit_reg[1]_i_84_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.582 r  hundreds_digit_reg[1]_i_66/O[2]
                         net (fo=6, routed)           1.125     8.707    L4/r[7]
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.302     9.009 r  hundreds_digit_reg[1]_i_55/O
                         net (fo=1, routed)           0.000     9.009    hundreds_digit_reg[1]_i_55_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.541 r  hundreds_digit_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.969    10.510    L4/geqOp0_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.634 r  hundreds_digit_reg[1]_i_29/O
                         net (fo=24, routed)          1.012    11.646    P[6]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124    11.770 r  tens_digit_reg[1]_i_159/O
                         net (fo=2, routed)           0.579    12.349    tens_digit_reg[1]_i_159_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  tens_digit_reg[1]_i_163/O
                         net (fo=1, routed)           0.000    12.473    tens_digit_reg[1]_i_163_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.874 r  tens_digit_reg[1]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.874    tens_digit_reg[1]_i_99_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.208 r  tens_digit_reg[1]_i_98/O[1]
                         net (fo=6, routed)           0.853    14.061    tens_digit_reg[1]_i_98_n_6
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.303    14.364 r  tens_digit_reg[1]_i_56/O
                         net (fo=1, routed)           0.000    14.364    tens_digit_reg[1]_i_56_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.897 r  tens_digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           1.120    16.017    L4/geqOp3_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.148    16.165 r  tens_digit_reg[1]_i_23/O
                         net (fo=24, routed)          1.497    17.662    P[5]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.328    17.990 r  tens_digit_reg[1]_i_112/O
                         net (fo=2, routed)           0.995    18.985    tens_digit_reg[1]_i_112_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124    19.109 r  tens_digit_reg[1]_i_116/O
                         net (fo=1, routed)           0.000    19.109    tens_digit_reg[1]_i_116_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.510 r  tens_digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.510    tens_digit_reg[1]_i_68_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.732 r  tens_digit_reg[1]_i_67/O[0]
                         net (fo=6, routed)           0.986    20.718    tens_digit_reg[1]_i_67_n_7
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299    21.017 r  tens_digit_reg[1]_i_37/O
                         net (fo=1, routed)           0.000    21.017    tens_digit_reg[1]_i_37_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.567 r  tens_digit_reg[1]_i_25/CO[3]
                         net (fo=3, routed)           0.936    22.503    L4/geqOp6_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    22.627 r  tens_digit_reg[1]_i_24/O
                         net (fo=21, routed)          0.686    23.314    P[4]
    SLICE_X5Y80          LUT5 (Prop_lut5_I3_O)        0.124    23.438 r  tens_digit_reg[1]_i_141/O
                         net (fo=2, routed)           1.217    24.654    tens_digit_reg[1]_i_141_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124    24.778 r  tens_digit_reg[1]_i_145/O
                         net (fo=1, routed)           0.000    24.778    tens_digit_reg[1]_i_145_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.421 r  tens_digit_reg[1]_i_88/O[3]
                         net (fo=6, routed)           1.154    26.575    tens_digit_reg[1]_i_88_n_4
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.307    26.882 r  tens_digit_reg[1]_i_48/O
                         net (fo=1, routed)           0.000    26.882    tens_digit_reg[1]_i_48_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.414 r  tens_digit_reg[1]_i_28/CO[3]
                         net (fo=2, routed)           1.402    28.816    L4/geqOp9_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.152    28.968 r  tens_digit_reg[1]_i_26/O
                         net (fo=22, routed)          1.640    30.608    P[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.348    30.956 r  hundreds_digit2_reg[1]_i_100/O
                         net (fo=2, routed)           1.166    32.123    hundreds_digit2_reg[1]_i_100_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124    32.247 r  hundreds_digit2_reg[1]_i_104/O
                         net (fo=1, routed)           0.000    32.247    hundreds_digit2_reg[1]_i_104_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.645 r  hundreds_digit2_reg[1]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.645    hundreds_digit2_reg[1]_i_77_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.867 f  hundreds_digit2_reg[1]_i_123/O[0]
                         net (fo=5, routed)           1.270    34.136    hundreds_digit2_reg[1]_i_123_n_7
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.299    34.435 r  tens_digit_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    34.435    tens_digit_reg[1]_i_76_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.985 r  tens_digit_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           1.031    36.016    L4/geqOp12_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.124    36.140 r  tens_digit_reg[1]_i_27/O
                         net (fo=24, routed)          1.547    37.687    P[2]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124    37.811 r  hundreds_digit2_reg[1]_i_43/O
                         net (fo=2, routed)           0.818    38.629    hundreds_digit2_reg[1]_i_43_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.124    38.753 r  hundreds_digit2_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    38.753    hundreds_digit2_reg[1]_i_47_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.154 r  hundreds_digit2_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.154    hundreds_digit2_reg[1]_i_15_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.488 f  hundreds_digit2_reg[1]_i_89/O[1]
                         net (fo=5, routed)           0.676    40.163    hundreds_digit2_reg[1]_i_89_n_6
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.303    40.466 r  hundreds_digit2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000    40.466    hundreds_digit2_reg[1]_i_86_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.999 r  hundreds_digit2_reg[1]_i_60/CO[3]
                         net (fo=15, routed)          0.928    41.928    L4/geqOp15_in
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124    42.052 r  hundreds_digit2_reg[1]_i_38/O
                         net (fo=1, routed)           0.195    42.247    P[1]
    SLICE_X0Y89          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    42.889 r  hundreds_digit2_reg[1]_i_14/O[3]
                         net (fo=7, routed)           1.270    44.158    hundreds_digit2_reg[1]_i_14_n_4
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.306    44.464 r  hundreds_digit2_reg[1]_i_73/O
                         net (fo=1, routed)           0.000    44.464    hundreds_digit2_reg[1]_i_73_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.014 r  hundreds_digit2_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.014    hundreds_digit2_reg[1]_i_29_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.128 r  hundreds_digit2_reg[1]_i_13/CO[3]
                         net (fo=2, routed)           1.267    46.395    L4/geqOp18_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.152    46.547 r  hundreds_digit2_reg[1]_i_4/O
                         net (fo=27, routed)          1.130    47.677    P[0]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.326    48.003 r  units_digit2_reg[0]_i_6/O
                         net (fo=1, routed)           0.000    48.003    units_digit2_reg[0]_i_6_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.379 r  units_digit2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.379    units_digit2_reg[0]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.618 r  tens_digit2_reg[3]_i_2/O[2]
                         net (fo=10, routed)          1.306    49.924    tens_digit2_reg[3]_i_2_n_5
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.301    50.225 r  tens_digit2_reg[0]_i_2/O
                         net (fo=1, routed)           0.444    50.669    tens_digit2_reg[0]_i_2_n_0
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.124    50.793 r  tens_digit2_reg[0]_i_1/O
                         net (fo=1, routed)           0.337    51.130    tens_digit2_reg[0]_i_1_n_0
    SLICE_X4Y93          LDCE                                         r  tens_digit2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_dec_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hundreds_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.887ns  (logic 18.372ns (36.104%)  route 32.515ns (63.896%))
  Logic Levels:           57  (CARRY4=30 FDPE=1 LUT1=1 LUT2=7 LUT3=5 LUT4=4 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDPE                         0.000     0.000 r  num1_dec_reg[1]/C
    SLICE_X5Y79          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  num1_dec_reg[1]/Q
                         net (fo=40, routed)          3.089     3.545    Number1[1]
    SLICE_X4Y95          LUT4 (Prop_lut4_I2_O)        0.124     3.669 r  zecidemii_digit_reg[1]_i_115/O
                         net (fo=1, routed)           0.000     3.669    zecidemii_digit_reg[1]_i_115_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.249 r  zecidemii_digit_reg[1]_i_95/O[2]
                         net (fo=2, routed)           0.586     4.836    zecidemii_digit_reg[1]_i_95_n_5
    SLICE_X5Y95          LUT3 (Prop_lut3_I0_O)        0.302     5.138 r  zecidemii_digit_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     5.138    zecidemii_digit_reg[1]_i_99_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.539 r  zecidemii_digit_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     5.539    zecidemii_digit_reg[1]_i_85_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.873 r  zecidemii_digit_reg[1]_i_84/O[1]
                         net (fo=2, routed)           0.804     6.677    zecidemii_digit_reg[1]_i_84_n_6
    SLICE_X6Y94          LUT3 (Prop_lut3_I0_O)        0.303     6.980 r  zecidemii_digit_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     6.980    zecidemii_digit_reg[1]_i_86_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     7.230 r  zecidemii_digit_reg[1]_i_74/O[2]
                         net (fo=1, routed)           0.600     7.830    zecidemii_digit_reg[1]_i_74_n_5
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     8.532 r  zecidemii_digit_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.532    zecidemii_digit_reg[1]_i_49_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.866 r  zecidemii_digit_reg[1]_i_48/O[1]
                         net (fo=1, routed)           0.490     9.357    zecidemii_digit_reg[1]_i_48_n_6
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.058 r  zecidemii_digit_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.058    zecidemii_digit_reg[1]_i_26_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.280 r  zecidemii_digit_reg[1]_i_25/O[0]
                         net (fo=1, routed)           1.282    11.562    zecidemii_digit_reg[1]_i_25_n_7
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    12.091 r  zecidemii_digit_reg[1]_i_7/O[1]
                         net (fo=11, routed)          1.264    13.355    PRODUCT[13]
    SLICE_X10Y85         LUT2 (Prop_lut2_I1_O)        0.306    13.661 r  thousend_digit_reg[0]_i_147/O
                         net (fo=1, routed)           0.000    13.661    thousend_digit_reg[0]_i_147_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.194 r  thousend_digit_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.194    thousend_digit_reg[0]_i_82_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.413 r  thousend_digit_reg[0]_i_126/O[0]
                         net (fo=5, routed)           0.986    15.399    thousend_digit_reg[0]_i_126_n_7
    SLICE_X9Y85          LUT2 (Prop_lut2_I1_O)        0.295    15.694 r  thousend_digit_reg[0]_i_142/O
                         net (fo=1, routed)           0.000    15.694    thousend_digit_reg[0]_i_142_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.274 r  thousend_digit_reg[0]_i_81/O[2]
                         net (fo=1, routed)           0.582    16.856    thousend_digit_reg[0]_i_81_n_5
    SLICE_X11Y84         LUT2 (Prop_lut2_I1_O)        0.302    17.158 r  thousend_digit_reg[0]_i_36/O
                         net (fo=1, routed)           0.000    17.158    thousend_digit_reg[0]_i_36_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.559 r  thousend_digit_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.559    thousend_digit_reg[0]_i_16_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.893 r  thousend_digit_reg[0]_i_29/O[1]
                         net (fo=19, routed)          1.476    19.369    thousend_digit_reg[0]_i_29_n_6
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877    20.246 r  thousend_digit_reg[0]_i_17/CO[2]
                         net (fo=92, routed)          1.095    21.341    thousend_digit_reg[0]_i_17_n_1
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.310    21.651 r  thousend_digit_reg[0]_i_13/O
                         net (fo=17, routed)          0.809    22.460    p_0_in[10]
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    22.584 r  thousend_digit_reg[0]_i_115/O
                         net (fo=10, routed)          1.330    23.914    thousend_digit_reg[0]_i_115_n_0
    SLICE_X15Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.038 r  hundreds_digit_reg[3]_i_173/O
                         net (fo=1, routed)           0.000    24.038    hundreds_digit_reg[3]_i_173_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.390 r  hundreds_digit_reg[3]_i_132/O[3]
                         net (fo=2, routed)           0.810    25.200    hundreds_digit_reg[3]_i_132_n_4
    SLICE_X13Y82         LUT5 (Prop_lut5_I4_O)        0.306    25.506 r  hundreds_digit_reg[3]_i_133/O
                         net (fo=1, routed)           0.000    25.506    hundreds_digit_reg[3]_i_133_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.907 r  hundreds_digit_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.907    hundreds_digit_reg[3]_i_92_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.129 r  hundreds_digit_reg[3]_i_91/O[0]
                         net (fo=1, routed)           0.803    26.932    hundreds_digit_reg[3]_i_91_n_7
    SLICE_X12Y80         LUT4 (Prop_lut4_I0_O)        0.299    27.231 r  hundreds_digit_reg[3]_i_69/O
                         net (fo=1, routed)           0.000    27.231    hundreds_digit_reg[3]_i_69_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    27.481 f  hundreds_digit_reg[3]_i_36/O[2]
                         net (fo=11, routed)          0.866    28.347    hundreds_digit_reg[3]_i_36_n_5
    SLICE_X14Y78         LUT4 (Prop_lut4_I0_O)        0.301    28.648 r  tens_digit_reg[3]_i_23/O
                         net (fo=9, routed)           0.791    29.439    tens_digit_reg[3]_i_23_n_0
    SLICE_X12Y81         LUT5 (Prop_lut5_I3_O)        0.124    29.563 r  tens_digit_reg[3]_i_10/O
                         net (fo=10, routed)          0.760    30.323    tens_digit_reg[3]_i_10_n_0
    SLICE_X15Y79         LUT2 (Prop_lut2_I0_O)        0.124    30.447 r  hundreds_digit_reg[3]_i_65/O
                         net (fo=1, routed)           0.000    30.447    hundreds_digit_reg[3]_i_65_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.997 r  hundreds_digit_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.997    hundreds_digit_reg[3]_i_32_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.331 r  hundreds_digit_reg[3]_i_16/O[1]
                         net (fo=35, routed)          1.466    32.797    hundreds_digit_reg[3]_i_16_n_6
    SLICE_X15Y75         LUT2 (Prop_lut2_I0_O)        0.303    33.100 r  hundreds_digit_reg[3]_i_53/O
                         net (fo=2, routed)           0.882    33.981    hundreds_digit_reg[3]_i_53_n_0
    SLICE_X14Y75         LUT3 (Prop_lut3_I0_O)        0.124    34.105 r  hundreds_digit_reg[3]_i_56/O
                         net (fo=1, routed)           0.000    34.105    hundreds_digit_reg[3]_i_56_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.485 r  hundreds_digit_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.485    hundreds_digit_reg[3]_i_23_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.602 r  hundreds_digit_reg[3]_i_15/CO[3]
                         net (fo=24, routed)          2.027    36.629    hundreds_digit_reg[3]_i_15_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I4_O)        0.124    36.753 r  hundreds_digit_reg[3]_i_8/O
                         net (fo=26, routed)          1.241    37.994    hundreds_digit_reg[3]_i_8_n_0
    SLICE_X30Y78         LUT2 (Prop_lut2_I0_O)        0.124    38.118 r  hundreds_digit_reg[3]_i_193/O
                         net (fo=1, routed)           0.000    38.118    hundreds_digit_reg[3]_i_193_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.631 r  hundreds_digit_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    38.631    hundreds_digit_reg[3]_i_156_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.788 f  hundreds_digit_reg[3]_i_103/CO[1]
                         net (fo=49, routed)          1.151    39.939    hundreds_digit_reg[3]_i_103_n_2
    SLICE_X33Y84         LUT3 (Prop_lut3_I2_O)        0.332    40.271 r  hundreds_digit_reg[3]_i_107/O
                         net (fo=2, routed)           0.882    41.152    hundreds_digit_reg[3]_i_107_n_0
    SLICE_X32Y84         LUT4 (Prop_lut4_I0_O)        0.124    41.276 r  hundreds_digit_reg[3]_i_110/O
                         net (fo=1, routed)           0.000    41.276    hundreds_digit_reg[3]_i_110_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.677 r  hundreds_digit_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    41.677    hundreds_digit_reg[3]_i_81_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.916 r  hundreds_digit_reg[3]_i_85/O[2]
                         net (fo=4, routed)           0.850    42.766    hundreds_digit_reg[3]_i_85_n_5
    SLICE_X30Y85         LUT5 (Prop_lut5_I4_O)        0.302    43.068 r  hundreds_digit_reg[3]_i_47/O
                         net (fo=2, routed)           1.119    44.187    hundreds_digit_reg[3]_i_47_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124    44.311 r  hundreds_digit_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    44.311    hundreds_digit_reg[3]_i_50_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.891 r  hundreds_digit_reg[3]_i_20/O[2]
                         net (fo=1, routed)           0.819    45.710    hundreds_digit_reg[3]_i_20_n_5
    SLICE_X29Y85         LUT2 (Prop_lut2_I1_O)        0.302    46.012 r  hundreds_digit_reg[3]_i_21/O
                         net (fo=1, routed)           0.000    46.012    hundreds_digit_reg[3]_i_21_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    46.260 f  hundreds_digit_reg[3]_i_13/O[2]
                         net (fo=1, routed)           0.651    46.912    hundreds_digit_reg[3]_i_13_n_5
    SLICE_X28Y86         LUT1 (Prop_lut1_I0_O)        0.302    47.214 r  hundreds_digit_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    47.214    hundreds_digit_reg[3]_i_4_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.461 r  hundreds_digit_reg[3]_i_2/O[0]
                         net (fo=3, routed)           1.174    48.635    hundreds_digit_reg[3]_i_2_n_7
    SLICE_X14Y86         LUT6 (Prop_lut6_I2_O)        0.299    48.934 r  hundreds_digit_reg[1]_i_2/O
                         net (fo=1, routed)           1.159    50.093    hundreds_digit_reg[1]_i_2_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I0_O)        0.124    50.217 r  hundreds_digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.670    50.887    hundreds_digit_reg[1]_i_1_n_0
    SLICE_X8Y94          LDCE                                         r  hundreds_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_dec_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tens_digit2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.442ns  (logic 15.790ns (31.303%)  route 34.652ns (68.697%))
  Logic Levels:           52  (CARRY4=22 FDPE=1 LUT2=11 LUT3=1 LUT4=6 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDPE                         0.000     0.000 r  num2_dec_reg[2]/C
    SLICE_X3Y77          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  num2_dec_reg[2]/Q
                         net (fo=55, routed)          3.293     3.749    Number2[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.873 r  hundreds_digit_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.873    hundreds_digit_reg[1]_i_34_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.386 f  hundreds_digit_reg[1]_i_15/CO[3]
                         net (fo=2, routed)           0.880     5.266    L4/geqOp
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.124     5.390 r  hundreds_digit_reg[1]_i_7/O
                         net (fo=29, routed)          1.488     6.878    hundreds_digit_reg[1]_i_7_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I1_O)        0.124     7.002 r  hundreds_digit_reg[1]_i_84/O
                         net (fo=1, routed)           0.000     7.002    hundreds_digit_reg[1]_i_84_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.582 r  hundreds_digit_reg[1]_i_66/O[2]
                         net (fo=6, routed)           1.125     8.707    L4/r[7]
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.302     9.009 r  hundreds_digit_reg[1]_i_55/O
                         net (fo=1, routed)           0.000     9.009    hundreds_digit_reg[1]_i_55_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.541 r  hundreds_digit_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.969    10.510    L4/geqOp0_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.634 r  hundreds_digit_reg[1]_i_29/O
                         net (fo=24, routed)          1.012    11.646    P[6]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124    11.770 r  tens_digit_reg[1]_i_159/O
                         net (fo=2, routed)           0.579    12.349    tens_digit_reg[1]_i_159_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  tens_digit_reg[1]_i_163/O
                         net (fo=1, routed)           0.000    12.473    tens_digit_reg[1]_i_163_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.874 r  tens_digit_reg[1]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.874    tens_digit_reg[1]_i_99_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.208 r  tens_digit_reg[1]_i_98/O[1]
                         net (fo=6, routed)           0.853    14.061    tens_digit_reg[1]_i_98_n_6
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.303    14.364 r  tens_digit_reg[1]_i_56/O
                         net (fo=1, routed)           0.000    14.364    tens_digit_reg[1]_i_56_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.897 r  tens_digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           1.120    16.017    L4/geqOp3_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.148    16.165 r  tens_digit_reg[1]_i_23/O
                         net (fo=24, routed)          1.497    17.662    P[5]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.328    17.990 r  tens_digit_reg[1]_i_112/O
                         net (fo=2, routed)           0.995    18.985    tens_digit_reg[1]_i_112_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124    19.109 r  tens_digit_reg[1]_i_116/O
                         net (fo=1, routed)           0.000    19.109    tens_digit_reg[1]_i_116_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.510 r  tens_digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.510    tens_digit_reg[1]_i_68_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.732 r  tens_digit_reg[1]_i_67/O[0]
                         net (fo=6, routed)           0.986    20.718    tens_digit_reg[1]_i_67_n_7
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.299    21.017 r  tens_digit_reg[1]_i_37/O
                         net (fo=1, routed)           0.000    21.017    tens_digit_reg[1]_i_37_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.567 r  tens_digit_reg[1]_i_25/CO[3]
                         net (fo=3, routed)           0.936    22.503    L4/geqOp6_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.124    22.627 r  tens_digit_reg[1]_i_24/O
                         net (fo=21, routed)          0.686    23.314    P[4]
    SLICE_X5Y80          LUT5 (Prop_lut5_I3_O)        0.124    23.438 r  tens_digit_reg[1]_i_141/O
                         net (fo=2, routed)           1.217    24.654    tens_digit_reg[1]_i_141_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124    24.778 r  tens_digit_reg[1]_i_145/O
                         net (fo=1, routed)           0.000    24.778    tens_digit_reg[1]_i_145_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.421 r  tens_digit_reg[1]_i_88/O[3]
                         net (fo=6, routed)           1.154    26.575    tens_digit_reg[1]_i_88_n_4
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.307    26.882 r  tens_digit_reg[1]_i_48/O
                         net (fo=1, routed)           0.000    26.882    tens_digit_reg[1]_i_48_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.414 r  tens_digit_reg[1]_i_28/CO[3]
                         net (fo=2, routed)           1.402    28.816    L4/geqOp9_in
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.152    28.968 r  tens_digit_reg[1]_i_26/O
                         net (fo=22, routed)          1.640    30.608    P[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.348    30.956 r  hundreds_digit2_reg[1]_i_100/O
                         net (fo=2, routed)           1.166    32.123    hundreds_digit2_reg[1]_i_100_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124    32.247 r  hundreds_digit2_reg[1]_i_104/O
                         net (fo=1, routed)           0.000    32.247    hundreds_digit2_reg[1]_i_104_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.645 r  hundreds_digit2_reg[1]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.645    hundreds_digit2_reg[1]_i_77_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.867 f  hundreds_digit2_reg[1]_i_123/O[0]
                         net (fo=5, routed)           1.270    34.136    hundreds_digit2_reg[1]_i_123_n_7
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.299    34.435 r  tens_digit_reg[1]_i_76/O
                         net (fo=1, routed)           0.000    34.435    tens_digit_reg[1]_i_76_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.985 r  tens_digit_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           1.031    36.016    L4/geqOp12_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.124    36.140 r  tens_digit_reg[1]_i_27/O
                         net (fo=24, routed)          1.547    37.687    P[2]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124    37.811 r  hundreds_digit2_reg[1]_i_43/O
                         net (fo=2, routed)           0.818    38.629    hundreds_digit2_reg[1]_i_43_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.124    38.753 r  hundreds_digit2_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    38.753    hundreds_digit2_reg[1]_i_47_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.154 r  hundreds_digit2_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.154    hundreds_digit2_reg[1]_i_15_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.488 f  hundreds_digit2_reg[1]_i_89/O[1]
                         net (fo=5, routed)           0.676    40.163    hundreds_digit2_reg[1]_i_89_n_6
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.303    40.466 r  hundreds_digit2_reg[1]_i_86/O
                         net (fo=1, routed)           0.000    40.466    hundreds_digit2_reg[1]_i_86_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.999 r  hundreds_digit2_reg[1]_i_60/CO[3]
                         net (fo=15, routed)          0.928    41.928    L4/geqOp15_in
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124    42.052 r  hundreds_digit2_reg[1]_i_38/O
                         net (fo=1, routed)           0.195    42.247    P[1]
    SLICE_X0Y89          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    42.889 r  hundreds_digit2_reg[1]_i_14/O[3]
                         net (fo=7, routed)           1.270    44.158    hundreds_digit2_reg[1]_i_14_n_4
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.306    44.464 r  hundreds_digit2_reg[1]_i_73/O
                         net (fo=1, routed)           0.000    44.464    hundreds_digit2_reg[1]_i_73_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.014 r  hundreds_digit2_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.014    hundreds_digit2_reg[1]_i_29_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.128 r  hundreds_digit2_reg[1]_i_13/CO[3]
                         net (fo=2, routed)           1.267    46.395    L4/geqOp18_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.152    46.547 r  hundreds_digit2_reg[1]_i_4/O
                         net (fo=27, routed)          1.130    47.677    P[0]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.326    48.003 r  units_digit2_reg[0]_i_6/O
                         net (fo=1, routed)           0.000    48.003    units_digit2_reg[0]_i_6_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.379 r  units_digit2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.379    units_digit2_reg[0]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.618 r  tens_digit2_reg[3]_i_2/O[2]
                         net (fo=10, routed)          1.144    49.762    tens_digit2_reg[3]_i_2_n_5
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.301    50.063 r  tens_digit2_reg[3]_i_1/O
                         net (fo=1, routed)           0.379    50.442    tens_digit2_reg[3]_i_1_n_0
    SLICE_X6Y92          LDCE                                         r  tens_digit2_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L5/refresh_counter2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            L5/LED_activating_counter_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.610%)  route 0.198ns (58.390%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE                         0.000     0.000 r  L5/refresh_counter2_reg[1]/C
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  L5/refresh_counter2_reg[1]/Q
                         net (fo=3, routed)           0.198     0.339    L5/refresh_counter2_reg[1]
    SLICE_X6Y97          FDPE                                         r  L5/LED_activating_counter_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L5/LED_activating_counter_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            L5/Anode_Activate_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.190ns (53.589%)  route 0.165ns (46.411%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE                         0.000     0.000 r  L5/LED_activating_counter_reg[3]_C/C
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  L5/LED_activating_counter_reg[3]_C/Q
                         net (fo=4, routed)           0.165     0.306    L5/LED_activating_counter_reg[3]_C_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I2_O)        0.049     0.355 r  L5/Anode_Activate_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.355    L5/Anode_Activate_reg[7]_i_1_n_0
    SLICE_X4Y98          LDCE                                         r  L5/Anode_Activate_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_digit2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            num2_dec_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.984%)  route 0.179ns (49.016%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE                         0.000     0.000 r  count_digit2_reg[0]/C
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_digit2_reg[0]/Q
                         net (fo=17, routed)          0.179     0.320    count_digit2_reg_n_0_[0]
    SLICE_X3Y77          LUT5 (Prop_lut5_I1_O)        0.045     0.365 r  num2_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    num2_dec[2]_i_1_n_0
    SLICE_X3Y77          FDPE                                         r  num2_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L5/refresh_counter2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            L5/refresh_counter2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE                         0.000     0.000 r  L5/refresh_counter2_reg[3]/C
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  L5/refresh_counter2_reg[3]/Q
                         net (fo=3, routed)           0.118     0.259    L5/refresh_counter2_reg[3]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  L5/refresh_counter2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.367    L5/refresh_counter2_reg[0]_i_2_n_4
    SLICE_X3Y97          FDRE                                         r  L5/refresh_counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_digit1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_digit1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE                         0.000     0.000 r  count_digit1_reg[0]/C
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_digit1_reg[0]/Q
                         net (fo=12, routed)          0.185     0.326    count_digit1_reg_n_0_[0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.042     0.368 r  count_digit1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.368    count_digit1[1]_i_1_n_0
    SLICE_X4Y77          FDCE                                         r  count_digit1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_digit1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_digit1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE                         0.000     0.000 r  count_digit1_reg[0]/C
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_digit1_reg[0]/Q
                         net (fo=12, routed)          0.185     0.326    count_digit1_reg_n_0_[0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.045     0.371 r  count_digit1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    count_digit1[0]_i_1_n_0
    SLICE_X4Y77          FDCE                                         r  count_digit1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_digit1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            num1_dec_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.932%)  route 0.187ns (50.068%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE                         0.000     0.000 r  count_digit1_reg[0]/C
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_digit1_reg[0]/Q
                         net (fo=12, routed)          0.187     0.328    count_digit1_reg_n_0_[0]
    SLICE_X5Y79          LUT6 (Prop_lut6_I4_O)        0.045     0.373 r  num1_dec[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    p_1_in[1]
    SLICE_X5Y79          FDPE                                         r  num1_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L5/refresh_counter2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            L5/refresh_counter2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE                         0.000     0.000 r  L5/refresh_counter2_reg[2]/C
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  L5/refresh_counter2_reg[2]/Q
                         net (fo=3, routed)           0.122     0.263    L5/refresh_counter2_reg[2]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  L5/refresh_counter2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.374    L5/refresh_counter2_reg[0]_i_2_n_5
    SLICE_X3Y97          FDRE                                         r  L5/refresh_counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Register2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            num1_dec_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.223ns (59.676%)  route 0.151ns (40.324%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          LDCE                         0.000     0.000 r  Register2_reg[0]/G
    SLICE_X6Y79          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Register2_reg[0]/Q
                         net (fo=8, routed)           0.151     0.329    Register2_reg_n_0_[0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.045     0.374 r  num1_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     0.374    p_1_in[0]
    SLICE_X5Y78          FDPE                                         r  num1_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L5/refresh_counter2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            L5/LED_activating_counter_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.141ns (37.631%)  route 0.234ns (62.369%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE                         0.000     0.000 r  L5/refresh_counter2_reg[2]/C
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  L5/refresh_counter2_reg[2]/Q
                         net (fo=3, routed)           0.234     0.375    L5/refresh_counter2_reg[2]
    SLICE_X1Y96          FDPE                                         r  L5/LED_activating_counter_reg[2]_P/D
  -------------------------------------------------------------------    -------------------





