// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toplevel_os_sift_down (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        open_set_size,
        open_set_heap_f_score_V_address0,
        open_set_heap_f_score_V_ce0,
        open_set_heap_f_score_V_we0,
        open_set_heap_f_score_V_d0,
        open_set_heap_f_score_V_q0,
        open_set_heap_g_score_V_address0,
        open_set_heap_g_score_V_ce0,
        open_set_heap_g_score_V_we0,
        open_set_heap_g_score_V_d0,
        open_set_heap_g_score_V_q0,
        open_set_heap_x_V_address0,
        open_set_heap_x_V_ce0,
        open_set_heap_x_V_we0,
        open_set_heap_x_V_d0,
        open_set_heap_x_V_q0,
        open_set_heap_y_V_address0,
        open_set_heap_y_V_ce0,
        open_set_heap_y_V_we0,
        open_set_heap_y_V_d0,
        open_set_heap_y_V_q0
);

parameter    ap_ST_fsm_state1 = 72'd1;
parameter    ap_ST_fsm_state2 = 72'd2;
parameter    ap_ST_fsm_state3 = 72'd4;
parameter    ap_ST_fsm_state4 = 72'd8;
parameter    ap_ST_fsm_state5 = 72'd16;
parameter    ap_ST_fsm_state6 = 72'd32;
parameter    ap_ST_fsm_state7 = 72'd64;
parameter    ap_ST_fsm_state8 = 72'd128;
parameter    ap_ST_fsm_state9 = 72'd256;
parameter    ap_ST_fsm_state10 = 72'd512;
parameter    ap_ST_fsm_state11 = 72'd1024;
parameter    ap_ST_fsm_state12 = 72'd2048;
parameter    ap_ST_fsm_state13 = 72'd4096;
parameter    ap_ST_fsm_state14 = 72'd8192;
parameter    ap_ST_fsm_state15 = 72'd16384;
parameter    ap_ST_fsm_state16 = 72'd32768;
parameter    ap_ST_fsm_state17 = 72'd65536;
parameter    ap_ST_fsm_state18 = 72'd131072;
parameter    ap_ST_fsm_state19 = 72'd262144;
parameter    ap_ST_fsm_state20 = 72'd524288;
parameter    ap_ST_fsm_state21 = 72'd1048576;
parameter    ap_ST_fsm_state22 = 72'd2097152;
parameter    ap_ST_fsm_state23 = 72'd4194304;
parameter    ap_ST_fsm_state24 = 72'd8388608;
parameter    ap_ST_fsm_state25 = 72'd16777216;
parameter    ap_ST_fsm_state26 = 72'd33554432;
parameter    ap_ST_fsm_state27 = 72'd67108864;
parameter    ap_ST_fsm_state28 = 72'd134217728;
parameter    ap_ST_fsm_state29 = 72'd268435456;
parameter    ap_ST_fsm_state30 = 72'd536870912;
parameter    ap_ST_fsm_state31 = 72'd1073741824;
parameter    ap_ST_fsm_state32 = 72'd2147483648;
parameter    ap_ST_fsm_state33 = 72'd4294967296;
parameter    ap_ST_fsm_state34 = 72'd8589934592;
parameter    ap_ST_fsm_state35 = 72'd17179869184;
parameter    ap_ST_fsm_state36 = 72'd34359738368;
parameter    ap_ST_fsm_state37 = 72'd68719476736;
parameter    ap_ST_fsm_state38 = 72'd137438953472;
parameter    ap_ST_fsm_state39 = 72'd274877906944;
parameter    ap_ST_fsm_state40 = 72'd549755813888;
parameter    ap_ST_fsm_state41 = 72'd1099511627776;
parameter    ap_ST_fsm_state42 = 72'd2199023255552;
parameter    ap_ST_fsm_state43 = 72'd4398046511104;
parameter    ap_ST_fsm_state44 = 72'd8796093022208;
parameter    ap_ST_fsm_state45 = 72'd17592186044416;
parameter    ap_ST_fsm_state46 = 72'd35184372088832;
parameter    ap_ST_fsm_state47 = 72'd70368744177664;
parameter    ap_ST_fsm_state48 = 72'd140737488355328;
parameter    ap_ST_fsm_state49 = 72'd281474976710656;
parameter    ap_ST_fsm_state50 = 72'd562949953421312;
parameter    ap_ST_fsm_state51 = 72'd1125899906842624;
parameter    ap_ST_fsm_state52 = 72'd2251799813685248;
parameter    ap_ST_fsm_state53 = 72'd4503599627370496;
parameter    ap_ST_fsm_state54 = 72'd9007199254740992;
parameter    ap_ST_fsm_state55 = 72'd18014398509481984;
parameter    ap_ST_fsm_state56 = 72'd36028797018963968;
parameter    ap_ST_fsm_state57 = 72'd72057594037927936;
parameter    ap_ST_fsm_state58 = 72'd144115188075855872;
parameter    ap_ST_fsm_state59 = 72'd288230376151711744;
parameter    ap_ST_fsm_state60 = 72'd576460752303423488;
parameter    ap_ST_fsm_state61 = 72'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 72'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 72'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 72'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 72'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 72'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 72'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 72'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 72'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 72'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 72'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 72'd2361183241434822606848;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] open_set_size;
output  [10:0] open_set_heap_f_score_V_address0;
output   open_set_heap_f_score_V_ce0;
output   open_set_heap_f_score_V_we0;
output  [10:0] open_set_heap_f_score_V_d0;
input  [10:0] open_set_heap_f_score_V_q0;
output  [10:0] open_set_heap_g_score_V_address0;
output   open_set_heap_g_score_V_ce0;
output   open_set_heap_g_score_V_we0;
output  [10:0] open_set_heap_g_score_V_d0;
input  [10:0] open_set_heap_g_score_V_q0;
output  [10:0] open_set_heap_x_V_address0;
output   open_set_heap_x_V_ce0;
output   open_set_heap_x_V_we0;
output  [8:0] open_set_heap_x_V_d0;
input  [8:0] open_set_heap_x_V_q0;
output  [10:0] open_set_heap_y_V_address0;
output   open_set_heap_y_V_ce0;
output   open_set_heap_y_V_we0;
output  [8:0] open_set_heap_y_V_d0;
input  [8:0] open_set_heap_y_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] open_set_heap_f_score_V_address0;
reg open_set_heap_f_score_V_ce0;
reg open_set_heap_f_score_V_we0;
reg[10:0] open_set_heap_f_score_V_d0;
reg[10:0] open_set_heap_g_score_V_address0;
reg open_set_heap_g_score_V_ce0;
reg open_set_heap_g_score_V_we0;
reg[10:0] open_set_heap_g_score_V_d0;
reg[10:0] open_set_heap_x_V_address0;
reg open_set_heap_x_V_ce0;
reg open_set_heap_x_V_we0;
reg[8:0] open_set_heap_x_V_d0;
reg[10:0] open_set_heap_y_V_address0;
reg open_set_heap_y_V_ce0;
reg open_set_heap_y_V_we0;
reg[8:0] open_set_heap_y_V_d0;

(* fsm_encoding = "none" *) reg   [71:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [10:0] reg_2462;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state66;
reg   [10:0] reg_2468;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state9;
reg   [0:0] icmp_ln878_17_reg_4326;
wire    ap_CS_fsm_state13;
reg   [0:0] icmp_ln878_19_reg_4390;
wire    ap_CS_fsm_state17;
reg   [0:0] icmp_ln878_21_reg_4489;
wire    ap_CS_fsm_state21;
reg   [0:0] icmp_ln878_23_reg_4579;
wire    ap_CS_fsm_state25;
reg   [0:0] icmp_ln878_26_reg_4678;
wire    ap_CS_fsm_state29;
reg   [0:0] icmp_ln878_29_reg_4772;
wire    ap_CS_fsm_state33;
reg   [0:0] icmp_ln878_31_reg_4871;
wire    ap_CS_fsm_state37;
reg   [0:0] icmp_ln878_33_reg_4959;
wire    ap_CS_fsm_state41;
reg   [0:0] icmp_ln878_35_reg_5058;
wire    ap_CS_fsm_state45;
reg   [0:0] icmp_ln878_37_reg_5152;
wire    ap_CS_fsm_state49;
reg   [0:0] icmp_ln878_39_reg_5246;
wire    ap_CS_fsm_state53;
reg   [0:0] icmp_ln878_41_reg_5340;
wire    ap_CS_fsm_state57;
reg   [0:0] icmp_ln878_43_reg_5434;
wire    ap_CS_fsm_state61;
reg   [0:0] icmp_ln878_45_reg_5528;
wire    ap_CS_fsm_state65;
reg   [0:0] icmp_ln878_47_reg_5622;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [10:0] node_f_score_V_reg_4058;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln168_fu_2522_p2;
reg   [0:0] icmp_ln168_reg_4248;
wire   [0:0] icmp_ln169_fu_2528_p2;
reg   [0:0] icmp_ln169_reg_4253;
reg   [10:0] node_g_score_V_reg_4258;
wire    ap_CS_fsm_state8;
reg   [8:0] node_x_V_reg_4263;
reg   [8:0] node_y_V_reg_4268;
wire   [0:0] icmp_ln878_17_fu_2564_p2;
wire   [0:0] and_ln172_fu_2558_p2;
wire   [2:0] shl_ln_fu_2570_p3;
reg   [2:0] shl_ln_reg_4330;
wire   [2:0] or_ln163_fu_2578_p2;
reg   [2:0] or_ln163_reg_4335;
wire   [63:0] zext_ln168_fu_2584_p1;
reg   [63:0] zext_ln168_reg_4341;
wire   [2:0] add_ln164_fu_2589_p2;
reg   [2:0] add_ln164_reg_4353;
wire   [63:0] zext_ln169_fu_2594_p1;
reg   [63:0] zext_ln169_reg_4359;
wire   [0:0] icmp_ln168_1_fu_2605_p2;
reg   [0:0] icmp_ln168_1_reg_4371;
wire   [0:0] icmp_ln169_1_fu_2610_p2;
reg   [0:0] icmp_ln169_1_reg_4376;
wire   [10:0] zext_ln139_fu_2615_p1;
reg   [10:0] zext_ln139_reg_4381;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln878_19_fu_2649_p2;
wire   [0:0] and_ln172_1_fu_2643_p2;
wire   [3:0] shl_ln163_1_fu_2655_p3;
reg   [3:0] shl_ln163_1_reg_4424;
wire   [3:0] or_ln163_1_fu_2663_p2;
reg   [3:0] or_ln163_1_reg_4429;
wire   [63:0] zext_ln168_1_fu_2669_p1;
reg   [63:0] zext_ln168_1_reg_4435;
wire   [4:0] add_ln164_1_fu_2677_p2;
reg   [4:0] add_ln164_1_reg_4447;
wire   [63:0] zext_ln169_1_fu_2683_p1;
reg   [63:0] zext_ln169_1_reg_4453;
wire   [0:0] icmp_ln168_2_fu_2694_p2;
reg   [0:0] icmp_ln168_2_reg_4465;
wire   [0:0] icmp_ln169_2_fu_2699_p2;
reg   [0:0] icmp_ln169_2_reg_4470;
wire   [10:0] zext_ln139_1_fu_2704_p1;
reg   [10:0] zext_ln139_1_reg_4475;
wire    ap_CS_fsm_state16;
wire   [4:0] zext_ln164_2_fu_2708_p1;
reg   [4:0] zext_ln164_2_reg_4481;
wire   [0:0] icmp_ln878_21_fu_2741_p2;
wire   [0:0] and_ln172_2_fu_2735_p2;
wire   [5:0] or_ln163_2_fu_2755_p2;
reg   [5:0] or_ln163_2_reg_4523;
wire   [5:0] add_ln164_2_fu_2761_p2;
reg   [5:0] add_ln164_2_reg_4529;
wire   [63:0] zext_ln168_2_fu_2767_p1;
reg   [63:0] zext_ln168_2_reg_4536;
wire   [63:0] zext_ln169_2_fu_2772_p1;
reg   [63:0] zext_ln169_2_reg_4548;
wire   [0:0] icmp_ln168_3_fu_2782_p2;
reg   [0:0] icmp_ln168_3_reg_4560;
wire   [0:0] icmp_ln169_3_fu_2787_p2;
reg   [0:0] icmp_ln169_3_reg_4565;
wire   [10:0] zext_ln139_2_fu_2792_p1;
reg   [10:0] zext_ln139_2_reg_4570;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln878_23_fu_2826_p2;
wire   [0:0] and_ln172_3_fu_2820_p2;
wire   [6:0] shl_ln163_3_fu_2832_p3;
reg   [6:0] shl_ln163_3_reg_4613;
wire   [6:0] or_ln163_3_fu_2840_p2;
reg   [6:0] or_ln163_3_reg_4618;
wire   [63:0] zext_ln168_3_fu_2846_p1;
reg   [63:0] zext_ln168_3_reg_4624;
wire   [7:0] add_ln164_3_fu_2854_p2;
reg   [7:0] add_ln164_3_reg_4636;
wire   [63:0] zext_ln169_3_fu_2860_p1;
reg   [63:0] zext_ln169_3_reg_4642;
wire   [0:0] icmp_ln168_4_fu_2871_p2;
reg   [0:0] icmp_ln168_4_reg_4654;
wire   [0:0] icmp_ln169_4_fu_2876_p2;
reg   [0:0] icmp_ln169_4_reg_4659;
wire   [10:0] zext_ln139_3_fu_2881_p1;
reg   [10:0] zext_ln139_3_reg_4664;
wire    ap_CS_fsm_state24;
wire   [7:0] zext_ln164_5_fu_2885_p1;
reg   [7:0] zext_ln164_5_reg_4670;
wire   [0:0] icmp_ln878_26_fu_2918_p2;
wire   [0:0] and_ln172_4_fu_2912_p2;
wire   [8:0] shl_ln163_4_fu_2924_p3;
reg   [8:0] shl_ln163_4_reg_4712;
wire   [8:0] or_ln163_4_fu_2932_p2;
reg   [8:0] or_ln163_4_reg_4717;
wire   [63:0] zext_ln168_4_fu_2938_p1;
reg   [63:0] zext_ln168_4_reg_4723;
wire   [8:0] add_ln164_4_fu_2943_p2;
reg   [8:0] add_ln164_4_reg_4735;
wire   [63:0] zext_ln169_4_fu_2948_p1;
reg   [63:0] zext_ln169_4_reg_4741;
wire   [0:0] icmp_ln168_5_fu_2959_p2;
reg   [0:0] icmp_ln168_5_reg_4753;
wire   [0:0] icmp_ln169_5_fu_2964_p2;
reg   [0:0] icmp_ln169_5_reg_4758;
wire   [10:0] zext_ln139_4_fu_2969_p1;
reg   [10:0] zext_ln139_4_reg_4763;
wire    ap_CS_fsm_state28;
wire   [0:0] icmp_ln878_29_fu_3003_p2;
wire   [0:0] and_ln172_5_fu_2997_p2;
wire   [9:0] shl_ln163_5_fu_3009_p3;
reg   [9:0] shl_ln163_5_reg_4806;
wire   [9:0] or_ln163_5_fu_3017_p2;
reg   [9:0] or_ln163_5_reg_4811;
wire   [63:0] zext_ln168_5_fu_3023_p1;
reg   [63:0] zext_ln168_5_reg_4817;
wire   [10:0] add_ln164_5_fu_3031_p2;
reg   [10:0] add_ln164_5_reg_4829;
wire   [63:0] zext_ln169_5_fu_3037_p1;
reg   [63:0] zext_ln169_5_reg_4835;
wire   [0:0] icmp_ln168_6_fu_3048_p2;
reg   [0:0] icmp_ln168_6_reg_4847;
wire   [0:0] icmp_ln169_6_fu_3053_p2;
reg   [0:0] icmp_ln169_6_reg_4852;
wire   [10:0] zext_ln139_5_fu_3058_p1;
reg   [10:0] zext_ln139_5_reg_4857;
wire    ap_CS_fsm_state32;
wire   [10:0] zext_ln164_8_fu_3062_p1;
reg   [10:0] zext_ln164_8_reg_4863;
wire   [0:0] icmp_ln878_31_fu_3095_p2;
wire   [0:0] and_ln172_6_fu_3089_p2;
wire   [11:0] shl_ln163_6_fu_3101_p3;
reg   [11:0] shl_ln163_6_reg_4905;
wire   [11:0] or_ln163_6_fu_3109_p2;
reg   [11:0] or_ln163_6_reg_4910;
wire   [63:0] zext_ln168_6_fu_3115_p1;
reg   [63:0] zext_ln168_6_reg_4916;
wire   [11:0] add_ln164_6_fu_3120_p2;
reg   [11:0] add_ln164_6_reg_4928;
wire   [63:0] zext_ln169_6_fu_3125_p1;
reg   [63:0] zext_ln169_6_reg_4934;
wire   [0:0] icmp_ln168_7_fu_3136_p2;
reg   [0:0] icmp_ln168_7_reg_4946;
wire   [0:0] icmp_ln169_7_fu_3141_p2;
reg   [0:0] icmp_ln169_7_reg_4951;
wire   [0:0] icmp_ln878_33_fu_3176_p2;
wire    ap_CS_fsm_state36;
wire   [0:0] and_ln172_7_fu_3170_p2;
wire   [10:0] trunc_ln139_fu_3182_p1;
reg   [10:0] trunc_ln139_reg_4993;
wire   [12:0] shl_ln163_7_fu_3186_p3;
reg   [12:0] shl_ln163_7_reg_4999;
wire   [12:0] or_ln163_7_fu_3194_p2;
reg   [12:0] or_ln163_7_reg_5004;
wire   [63:0] zext_ln168_7_fu_3200_p1;
reg   [63:0] zext_ln168_7_reg_5010;
wire   [13:0] add_ln164_7_fu_3208_p2;
reg   [13:0] add_ln164_7_reg_5022;
wire   [63:0] zext_ln169_7_fu_3214_p1;
reg   [63:0] zext_ln169_7_reg_5028;
wire   [0:0] icmp_ln168_8_fu_3225_p2;
reg   [0:0] icmp_ln168_8_reg_5040;
wire   [0:0] icmp_ln169_8_fu_3230_p2;
reg   [0:0] icmp_ln169_8_reg_5045;
wire   [13:0] zext_ln164_11_fu_3235_p1;
reg   [13:0] zext_ln164_11_reg_5050;
wire    ap_CS_fsm_state40;
wire   [0:0] icmp_ln878_35_fu_3268_p2;
wire   [0:0] and_ln172_8_fu_3262_p2;
wire   [10:0] trunc_ln139_1_fu_3274_p1;
reg   [10:0] trunc_ln139_1_reg_5092;
wire   [14:0] shl_ln163_8_fu_3278_p3;
reg   [14:0] shl_ln163_8_reg_5098;
wire   [14:0] or_ln163_8_fu_3286_p2;
reg   [14:0] or_ln163_8_reg_5103;
wire   [63:0] zext_ln168_8_fu_3292_p1;
reg   [63:0] zext_ln168_8_reg_5109;
wire   [14:0] add_ln164_8_fu_3297_p2;
reg   [14:0] add_ln164_8_reg_5121;
wire   [63:0] zext_ln169_8_fu_3302_p1;
reg   [63:0] zext_ln169_8_reg_5127;
wire   [0:0] icmp_ln168_9_fu_3313_p2;
reg   [0:0] icmp_ln168_9_reg_5139;
wire   [0:0] icmp_ln169_9_fu_3318_p2;
reg   [0:0] icmp_ln169_9_reg_5144;
wire   [0:0] icmp_ln878_37_fu_3353_p2;
wire    ap_CS_fsm_state44;
wire   [0:0] and_ln172_9_fu_3347_p2;
wire   [10:0] trunc_ln139_2_fu_3359_p1;
reg   [10:0] trunc_ln139_2_reg_5186;
wire   [15:0] shl_ln163_9_fu_3363_p3;
reg   [15:0] shl_ln163_9_reg_5192;
wire   [15:0] or_ln163_9_fu_3371_p2;
reg   [15:0] or_ln163_9_reg_5197;
wire   [63:0] zext_ln168_9_fu_3377_p1;
reg   [63:0] zext_ln168_9_reg_5203;
wire   [15:0] add_ln164_9_fu_3382_p2;
reg   [15:0] add_ln164_9_reg_5215;
wire   [63:0] zext_ln169_9_fu_3387_p1;
reg   [63:0] zext_ln169_9_reg_5221;
wire   [0:0] icmp_ln168_10_fu_3392_p2;
reg   [0:0] icmp_ln168_10_reg_5233;
wire   [0:0] icmp_ln169_10_fu_3396_p2;
reg   [0:0] icmp_ln169_10_reg_5238;
wire   [0:0] icmp_ln878_39_fu_3430_p2;
wire    ap_CS_fsm_state48;
wire   [0:0] and_ln172_10_fu_3424_p2;
wire   [10:0] trunc_ln139_3_fu_3436_p1;
reg   [10:0] trunc_ln139_3_reg_5280;
wire   [15:0] shl_ln163_fu_3440_p2;
reg   [15:0] shl_ln163_reg_5286;
wire   [15:0] or_ln163_10_fu_3446_p2;
reg   [15:0] or_ln163_10_reg_5291;
wire   [63:0] zext_ln168_10_fu_3452_p1;
reg   [63:0] zext_ln168_10_reg_5297;
wire   [15:0] add_ln164_10_fu_3457_p2;
reg   [15:0] add_ln164_10_reg_5309;
wire   [63:0] zext_ln169_10_fu_3462_p1;
reg   [63:0] zext_ln169_10_reg_5315;
wire   [0:0] icmp_ln168_11_fu_3467_p2;
reg   [0:0] icmp_ln168_11_reg_5327;
wire   [0:0] icmp_ln169_11_fu_3471_p2;
reg   [0:0] icmp_ln169_11_reg_5332;
wire   [0:0] icmp_ln878_41_fu_3505_p2;
wire    ap_CS_fsm_state52;
wire   [0:0] and_ln172_11_fu_3499_p2;
wire   [10:0] trunc_ln139_4_fu_3511_p1;
reg   [10:0] trunc_ln139_4_reg_5374;
wire   [15:0] shl_ln163_10_fu_3515_p2;
reg   [15:0] shl_ln163_10_reg_5380;
wire   [15:0] or_ln163_11_fu_3521_p2;
reg   [15:0] or_ln163_11_reg_5385;
wire   [63:0] zext_ln168_11_fu_3527_p1;
reg   [63:0] zext_ln168_11_reg_5391;
wire   [15:0] add_ln164_11_fu_3532_p2;
reg   [15:0] add_ln164_11_reg_5403;
wire   [63:0] zext_ln169_11_fu_3537_p1;
reg   [63:0] zext_ln169_11_reg_5409;
wire   [0:0] icmp_ln168_12_fu_3542_p2;
reg   [0:0] icmp_ln168_12_reg_5421;
wire   [0:0] icmp_ln169_12_fu_3546_p2;
reg   [0:0] icmp_ln169_12_reg_5426;
wire   [0:0] icmp_ln878_43_fu_3580_p2;
wire    ap_CS_fsm_state56;
wire   [0:0] and_ln172_12_fu_3574_p2;
wire   [10:0] trunc_ln139_5_fu_3586_p1;
reg   [10:0] trunc_ln139_5_reg_5468;
wire   [15:0] shl_ln163_11_fu_3590_p2;
reg   [15:0] shl_ln163_11_reg_5474;
wire   [15:0] or_ln163_12_fu_3596_p2;
reg   [15:0] or_ln163_12_reg_5479;
wire   [63:0] zext_ln168_12_fu_3602_p1;
reg   [63:0] zext_ln168_12_reg_5485;
wire   [15:0] add_ln164_12_fu_3607_p2;
reg   [15:0] add_ln164_12_reg_5497;
wire   [63:0] zext_ln169_12_fu_3612_p1;
reg   [63:0] zext_ln169_12_reg_5503;
wire   [0:0] icmp_ln168_13_fu_3617_p2;
reg   [0:0] icmp_ln168_13_reg_5515;
wire   [0:0] icmp_ln169_13_fu_3621_p2;
reg   [0:0] icmp_ln169_13_reg_5520;
wire   [0:0] icmp_ln878_45_fu_3655_p2;
wire    ap_CS_fsm_state60;
wire   [0:0] and_ln172_13_fu_3649_p2;
wire   [10:0] trunc_ln139_6_fu_3661_p1;
reg   [10:0] trunc_ln139_6_reg_5562;
wire   [15:0] shl_ln163_12_fu_3665_p2;
reg   [15:0] shl_ln163_12_reg_5568;
wire   [15:0] or_ln163_13_fu_3671_p2;
reg   [15:0] or_ln163_13_reg_5573;
wire   [63:0] zext_ln168_13_fu_3677_p1;
reg   [63:0] zext_ln168_13_reg_5579;
wire   [15:0] add_ln164_13_fu_3682_p2;
reg   [15:0] add_ln164_13_reg_5591;
wire   [63:0] zext_ln169_13_fu_3687_p1;
reg   [63:0] zext_ln169_13_reg_5597;
wire   [0:0] icmp_ln168_14_fu_3692_p2;
reg   [0:0] icmp_ln168_14_reg_5609;
wire   [0:0] icmp_ln169_14_fu_3696_p2;
reg   [0:0] icmp_ln169_14_reg_5614;
wire   [0:0] icmp_ln878_47_fu_3730_p2;
wire    ap_CS_fsm_state64;
wire   [0:0] and_ln172_14_fu_3724_p2;
wire   [10:0] trunc_ln139_7_fu_3736_p1;
reg   [10:0] trunc_ln139_7_reg_5656;
wire   [15:0] or_ln163_14_fu_3746_p2;
reg   [15:0] or_ln163_14_reg_5662;
wire   [15:0] add_ln164_14_fu_3752_p2;
reg   [15:0] add_ln164_14_reg_5668;
wire   [63:0] zext_ln168_14_fu_3758_p1;
reg   [63:0] zext_ln168_14_reg_5675;
wire   [0:0] icmp_ln168_15_fu_3763_p2;
reg   [0:0] icmp_ln168_15_reg_5687;
wire   [0:0] icmp_ln169_15_fu_3767_p2;
reg   [0:0] icmp_ln169_15_reg_5692;
wire   [63:0] zext_ln169_14_fu_3771_p1;
reg   [63:0] zext_ln169_14_reg_5697;
wire   [0:0] icmp_ln878_49_fu_3805_p2;
reg   [0:0] icmp_ln878_49_reg_5712;
wire    ap_CS_fsm_state68;
wire   [0:0] and_ln172_15_fu_3799_p2;
wire   [10:0] trunc_ln168_fu_3811_p1;
wire    ap_CS_fsm_state69;
wire   [0:0] icmp_ln194_fu_3815_p2;
reg   [0:0] icmp_ln194_reg_5751;
wire    ap_CS_fsm_state70;
wire   [4:0] i_17_fu_3821_p2;
reg   [4:0] i_17_reg_5755;
wire    ap_CS_fsm_state71;
wire   [0:0] icmp_ln195_fu_3827_p2;
reg   [3:0] moves_node_f_score_V_address0;
reg    moves_node_f_score_V_ce0;
reg    moves_node_f_score_V_we0;
reg   [10:0] moves_node_f_score_V_d0;
wire   [10:0] moves_node_f_score_V_q0;
reg   [3:0] moves_node_f_score_V_address1;
reg    moves_node_f_score_V_ce1;
reg    moves_node_f_score_V_we1;
reg   [10:0] moves_node_f_score_V_d1;
reg   [3:0] moves_node_g_score_V_address0;
reg    moves_node_g_score_V_ce0;
reg    moves_node_g_score_V_we0;
reg   [10:0] moves_node_g_score_V_d0;
wire   [10:0] moves_node_g_score_V_q0;
reg   [3:0] moves_node_g_score_V_address1;
reg    moves_node_g_score_V_ce1;
reg    moves_node_g_score_V_we1;
reg   [10:0] moves_node_g_score_V_d1;
reg   [3:0] moves_node_x_V_address0;
reg    moves_node_x_V_ce0;
reg    moves_node_x_V_we0;
reg   [8:0] moves_node_x_V_d0;
wire   [8:0] moves_node_x_V_q0;
reg   [3:0] moves_node_x_V_address1;
reg    moves_node_x_V_ce1;
reg    moves_node_x_V_we1;
reg   [8:0] moves_node_x_V_d1;
reg   [3:0] moves_node_y_V_address0;
reg    moves_node_y_V_ce0;
reg    moves_node_y_V_we0;
reg   [8:0] moves_node_y_V_d0;
wire   [8:0] moves_node_y_V_q0;
reg   [3:0] moves_node_y_V_address1;
reg    moves_node_y_V_ce1;
reg    moves_node_y_V_we1;
reg   [8:0] moves_node_y_V_d1;
reg   [3:0] moves_target_address0;
reg    moves_target_ce0;
reg    moves_target_we0;
reg   [10:0] moves_target_d0;
wire   [10:0] moves_target_q0;
reg   [3:0] moves_target_address1;
reg    moves_target_ce1;
reg    moves_target_we1;
reg   [10:0] moves_target_d1;
reg   [1:0] ap_phi_mux_current_1_0_phi_fu_2021_p4;
reg   [1:0] current_1_0_reg_2018;
reg   [8:0] storemerge_0_reg_2030;
reg   [2:0] ap_phi_mux_current_1_1_phi_fu_2043_p4;
reg   [2:0] current_1_1_reg_2040;
reg   [8:0] storemerge_1_reg_2050;
reg   [4:0] ap_phi_mux_current_1_2_phi_fu_2063_p4;
reg   [4:0] current_1_2_reg_2060;
reg   [8:0] storemerge_2_reg_2070;
reg   [5:0] ap_phi_mux_current_1_3_phi_fu_2083_p4;
reg   [5:0] current_1_3_reg_2080;
reg   [8:0] storemerge_3_reg_2090;
reg   [7:0] ap_phi_mux_current_1_4_phi_fu_2103_p4;
reg   [7:0] current_1_4_reg_2100;
reg   [8:0] storemerge_4_reg_2110;
reg   [8:0] ap_phi_mux_current_1_5_phi_fu_2123_p4;
reg   [8:0] current_1_5_reg_2120;
reg   [8:0] storemerge_5_reg_2130;
reg   [10:0] ap_phi_mux_current_1_6_phi_fu_2144_p4;
reg   [10:0] current_1_6_reg_2140;
reg   [8:0] storemerge_6_reg_2151;
reg   [11:0] ap_phi_mux_current_1_7_phi_fu_2164_p4;
reg   [8:0] storemerge_7_reg_2170;
reg   [13:0] ap_phi_mux_current_1_8_phi_fu_2183_p4;
reg   [8:0] storemerge_8_reg_2189;
reg   [14:0] ap_phi_mux_current_1_9_phi_fu_2202_p4;
reg   [8:0] storemerge_9_reg_2208;
reg   [15:0] ap_phi_mux_current_1_10_in_in_phi_fu_2221_p4;
reg   [8:0] storemerge_10_reg_2227;
reg   [15:0] ap_phi_mux_current_1_11_in_in_phi_fu_2240_p4;
reg   [8:0] storemerge_11_reg_2246;
reg   [15:0] ap_phi_mux_current_1_12_in_in_phi_fu_2259_p4;
reg   [8:0] storemerge_12_reg_2265;
reg   [15:0] ap_phi_mux_current_1_13_in_in_phi_fu_2278_p4;
reg   [8:0] storemerge_13_reg_2284;
reg   [15:0] ap_phi_mux_current_1_14_in_in_phi_fu_2297_p4;
reg   [8:0] storemerge_14_reg_2303;
reg   [15:0] ap_phi_mux_current_1_15_in_in_phi_fu_2328_p4;
reg   [10:0] current7_reg_2334;
reg   [4:0] move_count_0299_reg_2377;
reg   [4:0] i_reg_2451;
wire    ap_CS_fsm_state72;
wire   [63:0] zext_ln197_fu_3833_p1;
wire   [63:0] zext_ln199_fu_3842_p1;
wire   [63:0] zext_ln197_1_fu_3850_p1;
wire   [14:0] tmp_fu_2512_p4;
wire   [10:0] select_ln168_fu_2534_p3;
wire   [10:0] select_ln169_fu_2541_p3;
wire   [0:0] icmp_ln878_fu_2548_p2;
wire   [0:0] icmp_ln878_16_fu_2553_p2;
wire   [15:0] zext_ln164_fu_2599_p1;
wire   [15:0] zext_ln168_15_fu_2602_p1;
wire   [10:0] select_ln168_1_fu_2619_p3;
wire   [10:0] select_ln169_1_fu_2626_p3;
wire   [0:0] icmp_ln878_1_fu_2633_p2;
wire   [0:0] icmp_ln878_18_fu_2638_p2;
wire   [4:0] zext_ln163_fu_2674_p1;
wire   [15:0] zext_ln164_1_fu_2688_p1;
wire   [15:0] zext_ln168_16_fu_2691_p1;
wire   [10:0] select_ln168_2_fu_2711_p3;
wire   [10:0] select_ln169_2_fu_2718_p3;
wire   [0:0] icmp_ln878_2_fu_2725_p2;
wire   [0:0] icmp_ln878_20_fu_2730_p2;
wire   [5:0] shl_ln163_2_fu_2747_p3;
wire   [15:0] zext_ln164_3_fu_2776_p1;
wire   [15:0] zext_ln168_17_fu_2779_p1;
wire   [10:0] select_ln168_3_fu_2796_p3;
wire   [10:0] select_ln169_3_fu_2803_p3;
wire   [0:0] icmp_ln878_3_fu_2810_p2;
wire   [0:0] icmp_ln878_22_fu_2815_p2;
wire   [7:0] zext_ln163_1_fu_2851_p1;
wire   [15:0] zext_ln164_4_fu_2865_p1;
wire   [15:0] zext_ln168_18_fu_2868_p1;
wire   [10:0] select_ln168_4_fu_2888_p3;
wire   [10:0] select_ln169_4_fu_2895_p3;
wire   [0:0] icmp_ln878_24_fu_2902_p2;
wire   [0:0] icmp_ln878_25_fu_2907_p2;
wire   [15:0] zext_ln164_6_fu_2953_p1;
wire   [15:0] zext_ln168_19_fu_2956_p1;
wire   [10:0] select_ln168_5_fu_2973_p3;
wire   [10:0] select_ln169_5_fu_2980_p3;
wire   [0:0] icmp_ln878_27_fu_2987_p2;
wire   [0:0] icmp_ln878_28_fu_2992_p2;
wire   [10:0] zext_ln163_2_fu_3028_p1;
wire   [15:0] zext_ln164_7_fu_3042_p1;
wire   [15:0] zext_ln168_20_fu_3045_p1;
wire   [10:0] select_ln168_6_fu_3065_p3;
wire   [10:0] select_ln169_6_fu_3072_p3;
wire   [0:0] icmp_ln878_6_fu_3079_p2;
wire   [0:0] icmp_ln878_30_fu_3084_p2;
wire   [15:0] zext_ln164_9_fu_3130_p1;
wire   [15:0] zext_ln168_21_fu_3133_p1;
wire   [10:0] select_ln168_7_fu_3146_p3;
wire   [10:0] select_ln169_7_fu_3153_p3;
wire   [0:0] icmp_ln878_7_fu_3160_p2;
wire   [0:0] icmp_ln878_32_fu_3165_p2;
wire   [13:0] zext_ln163_3_fu_3205_p1;
wire   [15:0] zext_ln164_10_fu_3219_p1;
wire   [15:0] zext_ln168_22_fu_3222_p1;
wire   [10:0] select_ln168_8_fu_3238_p3;
wire   [10:0] select_ln169_8_fu_3245_p3;
wire   [0:0] icmp_ln878_8_fu_3252_p2;
wire   [0:0] icmp_ln878_34_fu_3257_p2;
wire   [15:0] zext_ln164_12_fu_3307_p1;
wire   [15:0] zext_ln168_23_fu_3310_p1;
wire   [10:0] select_ln168_9_fu_3323_p3;
wire   [10:0] select_ln169_9_fu_3330_p3;
wire   [0:0] icmp_ln878_9_fu_3337_p2;
wire   [0:0] icmp_ln878_36_fu_3342_p2;
wire   [10:0] select_ln168_10_fu_3400_p3;
wire   [10:0] select_ln169_10_fu_3407_p3;
wire   [0:0] icmp_ln878_10_fu_3414_p2;
wire   [0:0] icmp_ln878_38_fu_3419_p2;
wire   [10:0] select_ln168_11_fu_3475_p3;
wire   [10:0] select_ln169_11_fu_3482_p3;
wire   [0:0] icmp_ln878_11_fu_3489_p2;
wire   [0:0] icmp_ln878_40_fu_3494_p2;
wire   [10:0] select_ln168_12_fu_3550_p3;
wire   [10:0] select_ln169_12_fu_3557_p3;
wire   [0:0] icmp_ln878_12_fu_3564_p2;
wire   [0:0] icmp_ln878_42_fu_3569_p2;
wire   [10:0] select_ln168_13_fu_3625_p3;
wire   [10:0] select_ln169_13_fu_3632_p3;
wire   [0:0] icmp_ln878_13_fu_3639_p2;
wire   [0:0] icmp_ln878_44_fu_3644_p2;
wire   [10:0] select_ln168_14_fu_3700_p3;
wire   [10:0] select_ln169_14_fu_3707_p3;
wire   [0:0] icmp_ln878_14_fu_3714_p2;
wire   [0:0] icmp_ln878_46_fu_3719_p2;
wire   [15:0] shl_ln163_13_fu_3740_p2;
wire   [10:0] select_ln168_15_fu_3775_p3;
wire   [10:0] select_ln169_15_fu_3782_p3;
wire   [0:0] icmp_ln878_15_fu_3789_p2;
wire   [0:0] icmp_ln878_48_fu_3794_p2;
reg   [71:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 72'd1;
end

toplevel_os_sift_down_moves_node_f_score_V #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
moves_node_f_score_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(moves_node_f_score_V_address0),
    .ce0(moves_node_f_score_V_ce0),
    .we0(moves_node_f_score_V_we0),
    .d0(moves_node_f_score_V_d0),
    .q0(moves_node_f_score_V_q0),
    .address1(moves_node_f_score_V_address1),
    .ce1(moves_node_f_score_V_ce1),
    .we1(moves_node_f_score_V_we1),
    .d1(moves_node_f_score_V_d1)
);

toplevel_os_sift_down_moves_node_f_score_V #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
moves_node_g_score_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(moves_node_g_score_V_address0),
    .ce0(moves_node_g_score_V_ce0),
    .we0(moves_node_g_score_V_we0),
    .d0(moves_node_g_score_V_d0),
    .q0(moves_node_g_score_V_q0),
    .address1(moves_node_g_score_V_address1),
    .ce1(moves_node_g_score_V_ce1),
    .we1(moves_node_g_score_V_we1),
    .d1(moves_node_g_score_V_d1)
);

toplevel_os_sift_down_moves_node_x_V #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
moves_node_x_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(moves_node_x_V_address0),
    .ce0(moves_node_x_V_ce0),
    .we0(moves_node_x_V_we0),
    .d0(moves_node_x_V_d0),
    .q0(moves_node_x_V_q0),
    .address1(moves_node_x_V_address1),
    .ce1(moves_node_x_V_ce1),
    .we1(moves_node_x_V_we1),
    .d1(moves_node_x_V_d1)
);

toplevel_os_sift_down_moves_node_x_V #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
moves_node_y_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(moves_node_y_V_address0),
    .ce0(moves_node_y_V_ce0),
    .we0(moves_node_y_V_we0),
    .d0(moves_node_y_V_d0),
    .q0(moves_node_y_V_q0),
    .address1(moves_node_y_V_address1),
    .ce1(moves_node_y_V_ce1),
    .we1(moves_node_y_V_we1),
    .d1(moves_node_y_V_d1)
);

toplevel_os_sift_down_moves_node_f_score_V #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
moves_target_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(moves_target_address0),
    .ce0(moves_target_ce0),
    .we0(moves_target_we0),
    .d0(moves_target_d0),
    .q0(moves_target_q0),
    .address1(moves_target_address1),
    .ce1(moves_target_ce1),
    .we1(moves_target_we1),
    .d1(moves_target_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68))) begin
        current7_reg_2334 <= trunc_ln139_7_reg_5656;
    end else if (((1'd1 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64))) begin
        current7_reg_2334 <= trunc_ln139_6_reg_5562;
    end else if (((1'd1 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60))) begin
        current7_reg_2334 <= trunc_ln139_5_reg_5468;
    end else if (((1'd1 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56))) begin
        current7_reg_2334 <= trunc_ln139_4_reg_5374;
    end else if (((1'd1 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52))) begin
        current7_reg_2334 <= trunc_ln139_3_reg_5280;
    end else if (((1'd1 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48))) begin
        current7_reg_2334 <= trunc_ln139_2_reg_5186;
    end else if (((1'd1 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44))) begin
        current7_reg_2334 <= trunc_ln139_1_reg_5092;
    end else if (((1'd1 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40))) begin
        current7_reg_2334 <= trunc_ln139_reg_4993;
    end else if (((1'd1 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36))) begin
        current7_reg_2334 <= current_1_6_reg_2140;
    end else if (((1'd1 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32))) begin
        current7_reg_2334 <= zext_ln139_5_fu_3058_p1;
    end else if (((1'd1 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28))) begin
        current7_reg_2334 <= zext_ln139_4_fu_2969_p1;
    end else if (((1'd1 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24))) begin
        current7_reg_2334 <= zext_ln139_3_fu_2881_p1;
    end else if (((1'd1 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20))) begin
        current7_reg_2334 <= zext_ln139_2_fu_2792_p1;
    end else if (((1'd1 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        current7_reg_2334 <= zext_ln139_1_fu_2704_p1;
    end else if (((1'd1 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        current7_reg_2334 <= zext_ln139_fu_2615_p1;
    end else if (((1'd1 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        current7_reg_2334 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        current7_reg_2334 <= trunc_ln168_fu_3811_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        if ((icmp_ln878_17_reg_4326 == 1'd0)) begin
            current_1_0_reg_2018 <= 2'd2;
        end else if ((icmp_ln878_17_reg_4326 == 1'd1)) begin
            current_1_0_reg_2018 <= 2'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        if ((icmp_ln878_19_reg_4390 == 1'd0)) begin
            current_1_1_reg_2040 <= add_ln164_reg_4353;
        end else if ((icmp_ln878_19_reg_4390 == 1'd1)) begin
            current_1_1_reg_2040 <= or_ln163_reg_4335;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        if ((icmp_ln878_21_reg_4489 == 1'd0)) begin
            current_1_2_reg_2060 <= add_ln164_1_reg_4447;
        end else if ((icmp_ln878_21_reg_4489 == 1'd1)) begin
            current_1_2_reg_2060 <= zext_ln164_2_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        if ((icmp_ln878_23_reg_4579 == 1'd0)) begin
            current_1_3_reg_2080 <= add_ln164_2_reg_4529;
        end else if ((icmp_ln878_23_reg_4579 == 1'd1)) begin
            current_1_3_reg_2080 <= or_ln163_2_reg_4523;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((icmp_ln878_26_reg_4678 == 1'd0)) begin
            current_1_4_reg_2100 <= add_ln164_3_reg_4636;
        end else if ((icmp_ln878_26_reg_4678 == 1'd1)) begin
            current_1_4_reg_2100 <= zext_ln164_5_reg_4670;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        if ((icmp_ln878_29_reg_4772 == 1'd0)) begin
            current_1_5_reg_2120 <= add_ln164_4_reg_4735;
        end else if ((icmp_ln878_29_reg_4772 == 1'd1)) begin
            current_1_5_reg_2120 <= or_ln163_4_reg_4717;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln878_31_reg_4871 == 1'd0)) begin
            current_1_6_reg_2140 <= add_ln164_5_reg_4829;
        end else if ((icmp_ln878_31_reg_4871 == 1'd1)) begin
            current_1_6_reg_2140 <= zext_ln164_8_reg_4863;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state70) & (icmp_ln194_fu_3815_p2 == 1'd0))) begin
        i_reg_2451 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        i_reg_2451 <= i_17_reg_5755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68))) begin
        move_count_0299_reg_2377 <= 5'd15;
    end else if (((1'd1 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64))) begin
        move_count_0299_reg_2377 <= 5'd14;
    end else if (((1'd1 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60))) begin
        move_count_0299_reg_2377 <= 5'd13;
    end else if (((1'd1 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56))) begin
        move_count_0299_reg_2377 <= 5'd12;
    end else if (((1'd1 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52))) begin
        move_count_0299_reg_2377 <= 5'd11;
    end else if (((1'd1 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48))) begin
        move_count_0299_reg_2377 <= 5'd10;
    end else if (((1'd1 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44))) begin
        move_count_0299_reg_2377 <= 5'd9;
    end else if (((1'd1 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40))) begin
        move_count_0299_reg_2377 <= 5'd8;
    end else if (((1'd1 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36))) begin
        move_count_0299_reg_2377 <= 5'd7;
    end else if (((1'd1 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32))) begin
        move_count_0299_reg_2377 <= 5'd6;
    end else if (((1'd1 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28))) begin
        move_count_0299_reg_2377 <= 5'd5;
    end else if (((1'd1 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24))) begin
        move_count_0299_reg_2377 <= 5'd4;
    end else if (((1'd1 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20))) begin
        move_count_0299_reg_2377 <= 5'd3;
    end else if (((1'd1 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        move_count_0299_reg_2377 <= 5'd2;
    end else if (((1'd1 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        move_count_0299_reg_2377 <= 5'd1;
    end else if (((1'd1 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        move_count_0299_reg_2377 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        move_count_0299_reg_2377 <= 5'd16;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        add_ln164_10_reg_5309[15 : 1] <= add_ln164_10_fu_3457_p2[15 : 1];
        zext_ln169_10_reg_5315[15 : 1] <= zext_ln169_10_fu_3462_p1[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        add_ln164_11_reg_5403[15 : 1] <= add_ln164_11_fu_3532_p2[15 : 1];
        zext_ln169_11_reg_5409[15 : 1] <= zext_ln169_11_fu_3537_p1[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        add_ln164_12_reg_5497[15 : 1] <= add_ln164_12_fu_3607_p2[15 : 1];
        zext_ln169_12_reg_5503[15 : 1] <= zext_ln169_12_fu_3612_p1[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        add_ln164_13_reg_5591[15 : 1] <= add_ln164_13_fu_3682_p2[15 : 1];
        zext_ln169_13_reg_5597[15 : 1] <= zext_ln169_13_fu_3687_p1[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        add_ln164_14_reg_5668[15 : 1] <= add_ln164_14_fu_3752_p2[15 : 1];
        or_ln163_14_reg_5662[15 : 1] <= or_ln163_14_fu_3746_p2[15 : 1];
        trunc_ln139_7_reg_5656 <= trunc_ln139_7_fu_3736_p1;
        zext_ln168_14_reg_5675[15 : 1] <= zext_ln168_14_fu_3758_p1[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln164_1_reg_4447[4 : 1] <= add_ln164_1_fu_2677_p2[4 : 1];
        zext_ln169_1_reg_4453[4 : 1] <= zext_ln169_1_fu_2683_p1[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln164_2_reg_4529[5 : 1] <= add_ln164_2_fu_2761_p2[5 : 1];
        or_ln163_2_reg_4523[5 : 1] <= or_ln163_2_fu_2755_p2[5 : 1];
        zext_ln168_2_reg_4536[5 : 1] <= zext_ln168_2_fu_2767_p1[5 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln164_3_reg_4636[7 : 1] <= add_ln164_3_fu_2854_p2[7 : 1];
        zext_ln169_3_reg_4642[7 : 1] <= zext_ln169_3_fu_2860_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln164_4_reg_4735[8 : 1] <= add_ln164_4_fu_2943_p2[8 : 1];
        zext_ln169_4_reg_4741[8 : 1] <= zext_ln169_4_fu_2948_p1[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln164_5_reg_4829[10 : 1] <= add_ln164_5_fu_3031_p2[10 : 1];
        zext_ln169_5_reg_4835[10 : 1] <= zext_ln169_5_fu_3037_p1[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        add_ln164_6_reg_4928[11 : 1] <= add_ln164_6_fu_3120_p2[11 : 1];
        zext_ln169_6_reg_4934[11 : 1] <= zext_ln169_6_fu_3125_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        add_ln164_7_reg_5022[13 : 1] <= add_ln164_7_fu_3208_p2[13 : 1];
        zext_ln169_7_reg_5028[13 : 1] <= zext_ln169_7_fu_3214_p1[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        add_ln164_8_reg_5121[14 : 1] <= add_ln164_8_fu_3297_p2[14 : 1];
        zext_ln169_8_reg_5127[14 : 1] <= zext_ln169_8_fu_3302_p1[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        add_ln164_9_reg_5215[15 : 1] <= add_ln164_9_fu_3382_p2[15 : 1];
        zext_ln169_9_reg_5221[15 : 1] <= zext_ln169_9_fu_3387_p1[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln164_reg_4353[2 : 1] <= add_ln164_fu_2589_p2[2 : 1];
        zext_ln169_reg_4359[2 : 1] <= zext_ln169_fu_2594_p1[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state71) & (icmp_ln194_reg_5751 == 1'd0))) begin
        i_17_reg_5755 <= i_17_fu_3821_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        icmp_ln168_10_reg_5233 <= icmp_ln168_10_fu_3392_p2;
        icmp_ln169_10_reg_5238 <= icmp_ln169_10_fu_3396_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        icmp_ln168_11_reg_5327 <= icmp_ln168_11_fu_3467_p2;
        icmp_ln169_11_reg_5332 <= icmp_ln169_11_fu_3471_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        icmp_ln168_12_reg_5421 <= icmp_ln168_12_fu_3542_p2;
        icmp_ln169_12_reg_5426 <= icmp_ln169_12_fu_3546_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        icmp_ln168_13_reg_5515 <= icmp_ln168_13_fu_3617_p2;
        icmp_ln169_13_reg_5520 <= icmp_ln169_13_fu_3621_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        icmp_ln168_14_reg_5609 <= icmp_ln168_14_fu_3692_p2;
        icmp_ln169_14_reg_5614 <= icmp_ln169_14_fu_3696_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        icmp_ln168_15_reg_5687 <= icmp_ln168_15_fu_3763_p2;
        icmp_ln169_15_reg_5692 <= icmp_ln169_15_fu_3767_p2;
        zext_ln169_14_reg_5697[15 : 1] <= zext_ln169_14_fu_3771_p1[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        icmp_ln168_1_reg_4371 <= icmp_ln168_1_fu_2605_p2;
        icmp_ln169_1_reg_4376 <= icmp_ln169_1_fu_2610_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        icmp_ln168_2_reg_4465 <= icmp_ln168_2_fu_2694_p2;
        icmp_ln169_2_reg_4470 <= icmp_ln169_2_fu_2699_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        icmp_ln168_3_reg_4560 <= icmp_ln168_3_fu_2782_p2;
        icmp_ln169_3_reg_4565 <= icmp_ln169_3_fu_2787_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        icmp_ln168_4_reg_4654 <= icmp_ln168_4_fu_2871_p2;
        icmp_ln169_4_reg_4659 <= icmp_ln169_4_fu_2876_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        icmp_ln168_5_reg_4753 <= icmp_ln168_5_fu_2959_p2;
        icmp_ln169_5_reg_4758 <= icmp_ln169_5_fu_2964_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        icmp_ln168_6_reg_4847 <= icmp_ln168_6_fu_3048_p2;
        icmp_ln169_6_reg_4852 <= icmp_ln169_6_fu_3053_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        icmp_ln168_7_reg_4946 <= icmp_ln168_7_fu_3136_p2;
        icmp_ln169_7_reg_4951 <= icmp_ln169_7_fu_3141_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        icmp_ln168_8_reg_5040 <= icmp_ln168_8_fu_3225_p2;
        icmp_ln169_8_reg_5045 <= icmp_ln169_8_fu_3230_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        icmp_ln168_9_reg_5139 <= icmp_ln168_9_fu_3313_p2;
        icmp_ln169_9_reg_5144 <= icmp_ln169_9_fu_3318_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln168_reg_4248 <= icmp_ln168_fu_2522_p2;
        icmp_ln169_reg_4253 <= icmp_ln169_fu_2528_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        icmp_ln194_reg_5751 <= icmp_ln194_fu_3815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        icmp_ln878_17_reg_4326 <= icmp_ln878_17_fu_2564_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        icmp_ln878_19_reg_4390 <= icmp_ln878_19_fu_2649_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln878_21_reg_4489 <= icmp_ln878_21_fu_2741_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln878_23_reg_4579 <= icmp_ln878_23_fu_2826_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24))) begin
        icmp_ln878_26_reg_4678 <= icmp_ln878_26_fu_2918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28))) begin
        icmp_ln878_29_reg_4772 <= icmp_ln878_29_fu_3003_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32))) begin
        icmp_ln878_31_reg_4871 <= icmp_ln878_31_fu_3095_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36))) begin
        icmp_ln878_33_reg_4959 <= icmp_ln878_33_fu_3176_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40))) begin
        icmp_ln878_35_reg_5058 <= icmp_ln878_35_fu_3268_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44))) begin
        icmp_ln878_37_reg_5152 <= icmp_ln878_37_fu_3353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48))) begin
        icmp_ln878_39_reg_5246 <= icmp_ln878_39_fu_3430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52))) begin
        icmp_ln878_41_reg_5340 <= icmp_ln878_41_fu_3505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56))) begin
        icmp_ln878_43_reg_5434 <= icmp_ln878_43_fu_3580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60))) begin
        icmp_ln878_45_reg_5528 <= icmp_ln878_45_fu_3655_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64))) begin
        icmp_ln878_47_reg_5622 <= icmp_ln878_47_fu_3730_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68))) begin
        icmp_ln878_49_reg_5712 <= icmp_ln878_49_fu_3805_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        node_f_score_V_reg_4058 <= open_set_heap_f_score_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        node_g_score_V_reg_4258 <= open_set_heap_g_score_V_q0;
        node_x_V_reg_4263 <= open_set_heap_x_V_q0;
        node_y_V_reg_4268 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        or_ln163_10_reg_5291[15 : 1] <= or_ln163_10_fu_3446_p2[15 : 1];
        shl_ln163_reg_5286[15 : 1] <= shl_ln163_fu_3440_p2[15 : 1];
        trunc_ln139_3_reg_5280 <= trunc_ln139_3_fu_3436_p1;
        zext_ln168_10_reg_5297[15 : 1] <= zext_ln168_10_fu_3452_p1[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        or_ln163_11_reg_5385[15 : 1] <= or_ln163_11_fu_3521_p2[15 : 1];
        shl_ln163_10_reg_5380[15 : 1] <= shl_ln163_10_fu_3515_p2[15 : 1];
        trunc_ln139_4_reg_5374 <= trunc_ln139_4_fu_3511_p1;
        zext_ln168_11_reg_5391[15 : 1] <= zext_ln168_11_fu_3527_p1[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        or_ln163_12_reg_5479[15 : 1] <= or_ln163_12_fu_3596_p2[15 : 1];
        shl_ln163_11_reg_5474[15 : 1] <= shl_ln163_11_fu_3590_p2[15 : 1];
        trunc_ln139_5_reg_5468 <= trunc_ln139_5_fu_3586_p1;
        zext_ln168_12_reg_5485[15 : 1] <= zext_ln168_12_fu_3602_p1[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        or_ln163_13_reg_5573[15 : 1] <= or_ln163_13_fu_3671_p2[15 : 1];
        shl_ln163_12_reg_5568[15 : 1] <= shl_ln163_12_fu_3665_p2[15 : 1];
        trunc_ln139_6_reg_5562 <= trunc_ln139_6_fu_3661_p1;
        zext_ln168_13_reg_5579[15 : 1] <= zext_ln168_13_fu_3677_p1[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        or_ln163_1_reg_4429[3 : 1] <= or_ln163_1_fu_2663_p2[3 : 1];
        shl_ln163_1_reg_4424[3 : 1] <= shl_ln163_1_fu_2655_p3[3 : 1];
        zext_ln168_1_reg_4435[3 : 1] <= zext_ln168_1_fu_2669_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        or_ln163_3_reg_4618[6 : 1] <= or_ln163_3_fu_2840_p2[6 : 1];
        shl_ln163_3_reg_4613[6 : 1] <= shl_ln163_3_fu_2832_p3[6 : 1];
        zext_ln168_3_reg_4624[6 : 1] <= zext_ln168_3_fu_2846_p1[6 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        or_ln163_4_reg_4717[8 : 1] <= or_ln163_4_fu_2932_p2[8 : 1];
        shl_ln163_4_reg_4712[8 : 1] <= shl_ln163_4_fu_2924_p3[8 : 1];
        zext_ln168_4_reg_4723[8 : 1] <= zext_ln168_4_fu_2938_p1[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        or_ln163_5_reg_4811[9 : 1] <= or_ln163_5_fu_3017_p2[9 : 1];
        shl_ln163_5_reg_4806[9 : 1] <= shl_ln163_5_fu_3009_p3[9 : 1];
        zext_ln168_5_reg_4817[9 : 1] <= zext_ln168_5_fu_3023_p1[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        or_ln163_6_reg_4910[11 : 1] <= or_ln163_6_fu_3109_p2[11 : 1];
        shl_ln163_6_reg_4905[11 : 1] <= shl_ln163_6_fu_3101_p3[11 : 1];
        zext_ln168_6_reg_4916[11 : 1] <= zext_ln168_6_fu_3115_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        or_ln163_7_reg_5004[12 : 1] <= or_ln163_7_fu_3194_p2[12 : 1];
        shl_ln163_7_reg_4999[12 : 1] <= shl_ln163_7_fu_3186_p3[12 : 1];
        trunc_ln139_reg_4993 <= trunc_ln139_fu_3182_p1;
        zext_ln168_7_reg_5010[12 : 1] <= zext_ln168_7_fu_3200_p1[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        or_ln163_8_reg_5103[14 : 1] <= or_ln163_8_fu_3286_p2[14 : 1];
        shl_ln163_8_reg_5098[14 : 1] <= shl_ln163_8_fu_3278_p3[14 : 1];
        trunc_ln139_1_reg_5092 <= trunc_ln139_1_fu_3274_p1;
        zext_ln168_8_reg_5109[14 : 1] <= zext_ln168_8_fu_3292_p1[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        or_ln163_9_reg_5197[15 : 1] <= or_ln163_9_fu_3371_p2[15 : 1];
        shl_ln163_9_reg_5192[15 : 1] <= shl_ln163_9_fu_3363_p3[15 : 1];
        trunc_ln139_2_reg_5186 <= trunc_ln139_2_fu_3359_p1;
        zext_ln168_9_reg_5203[15 : 1] <= zext_ln168_9_fu_3377_p1[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        or_ln163_reg_4335[2 : 1] <= or_ln163_fu_2578_p2[2 : 1];
        shl_ln_reg_4330[2 : 1] <= shl_ln_fu_2570_p3[2 : 1];
        zext_ln168_reg_4341[2 : 1] <= zext_ln168_fu_2584_p1[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_2462 <= open_set_heap_f_score_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_2468 <= open_set_heap_f_score_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_17_reg_4326 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln878_17_reg_4326 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        storemerge_0_reg_2030 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_39_reg_5246 == 1'd1) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_39_reg_5246 == 1'd0) & (1'b1 == ap_CS_fsm_state49)))) begin
        storemerge_10_reg_2227 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_41_reg_5340 == 1'd1) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_41_reg_5340 == 1'd0) & (1'b1 == ap_CS_fsm_state53)))) begin
        storemerge_11_reg_2246 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_43_reg_5434 == 1'd1) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_43_reg_5434 == 1'd0) & (1'b1 == ap_CS_fsm_state57)))) begin
        storemerge_12_reg_2265 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_45_reg_5528 == 1'd1) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_45_reg_5528 == 1'd0) & (1'b1 == ap_CS_fsm_state61)))) begin
        storemerge_13_reg_2284 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_47_reg_5622 == 1'd1) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_47_reg_5622 == 1'd0) & (1'b1 == ap_CS_fsm_state65)))) begin
        storemerge_14_reg_2303 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_19_reg_4390 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln878_19_reg_4390 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        storemerge_1_reg_2050 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_21_reg_4489 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_21_reg_4489 == 1'd0) & (1'b1 == ap_CS_fsm_state17)))) begin
        storemerge_2_reg_2070 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_23_reg_4579 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_23_reg_4579 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        storemerge_3_reg_2090 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_26_reg_4678 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_26_reg_4678 == 1'd0) & (1'b1 == ap_CS_fsm_state25)))) begin
        storemerge_4_reg_2110 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_29_reg_4772 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_29_reg_4772 == 1'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        storemerge_5_reg_2130 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_31_reg_4871 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_31_reg_4871 == 1'd0) & (1'b1 == ap_CS_fsm_state33)))) begin
        storemerge_6_reg_2151 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_33_reg_4959 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_33_reg_4959 == 1'd0) & (1'b1 == ap_CS_fsm_state37)))) begin
        storemerge_7_reg_2170 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_35_reg_5058 == 1'd1) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_35_reg_5058 == 1'd0) & (1'b1 == ap_CS_fsm_state41)))) begin
        storemerge_8_reg_2189 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln878_37_reg_5152 == 1'd1) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_37_reg_5152 == 1'd0) & (1'b1 == ap_CS_fsm_state45)))) begin
        storemerge_9_reg_2208 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        zext_ln139_1_reg_4475[2 : 0] <= zext_ln139_1_fu_2704_p1[2 : 0];
        zext_ln164_2_reg_4481[3 : 1] <= zext_ln164_2_fu_2708_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        zext_ln139_2_reg_4570[4 : 0] <= zext_ln139_2_fu_2792_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        zext_ln139_3_reg_4664[5 : 0] <= zext_ln139_3_fu_2881_p1[5 : 0];
        zext_ln164_5_reg_4670[6 : 1] <= zext_ln164_5_fu_2885_p1[6 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        zext_ln139_4_reg_4763[7 : 0] <= zext_ln139_4_fu_2969_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        zext_ln139_5_reg_4857[8 : 0] <= zext_ln139_5_fu_3058_p1[8 : 0];
        zext_ln164_8_reg_4863[9 : 1] <= zext_ln164_8_fu_3062_p1[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        zext_ln139_reg_4381[1 : 0] <= zext_ln139_fu_2615_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        zext_ln164_11_reg_5050[12 : 1] <= zext_ln164_11_fu_3235_p1[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        zext_ln169_2_reg_4548[5 : 1] <= zext_ln169_2_fu_2772_p1[5 : 1];
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state71) & ((icmp_ln195_fu_3827_p2 == 1'd1) | (icmp_ln194_reg_5751 == 1'd1))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        if ((icmp_ln878_17_reg_4326 == 1'd0)) begin
            ap_phi_mux_current_1_0_phi_fu_2021_p4 = 2'd2;
        end else if ((icmp_ln878_17_reg_4326 == 1'd1)) begin
            ap_phi_mux_current_1_0_phi_fu_2021_p4 = 2'd1;
        end else begin
            ap_phi_mux_current_1_0_phi_fu_2021_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_0_phi_fu_2021_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        if ((icmp_ln878_39_reg_5246 == 1'd0)) begin
            ap_phi_mux_current_1_10_in_in_phi_fu_2221_p4 = add_ln164_9_reg_5215;
        end else if ((icmp_ln878_39_reg_5246 == 1'd1)) begin
            ap_phi_mux_current_1_10_in_in_phi_fu_2221_p4 = or_ln163_9_reg_5197;
        end else begin
            ap_phi_mux_current_1_10_in_in_phi_fu_2221_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_10_in_in_phi_fu_2221_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        if ((icmp_ln878_41_reg_5340 == 1'd0)) begin
            ap_phi_mux_current_1_11_in_in_phi_fu_2240_p4 = add_ln164_10_reg_5309;
        end else if ((icmp_ln878_41_reg_5340 == 1'd1)) begin
            ap_phi_mux_current_1_11_in_in_phi_fu_2240_p4 = or_ln163_10_reg_5291;
        end else begin
            ap_phi_mux_current_1_11_in_in_phi_fu_2240_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_11_in_in_phi_fu_2240_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        if ((icmp_ln878_43_reg_5434 == 1'd0)) begin
            ap_phi_mux_current_1_12_in_in_phi_fu_2259_p4 = add_ln164_11_reg_5403;
        end else if ((icmp_ln878_43_reg_5434 == 1'd1)) begin
            ap_phi_mux_current_1_12_in_in_phi_fu_2259_p4 = or_ln163_11_reg_5385;
        end else begin
            ap_phi_mux_current_1_12_in_in_phi_fu_2259_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_12_in_in_phi_fu_2259_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        if ((icmp_ln878_45_reg_5528 == 1'd0)) begin
            ap_phi_mux_current_1_13_in_in_phi_fu_2278_p4 = add_ln164_12_reg_5497;
        end else if ((icmp_ln878_45_reg_5528 == 1'd1)) begin
            ap_phi_mux_current_1_13_in_in_phi_fu_2278_p4 = or_ln163_12_reg_5479;
        end else begin
            ap_phi_mux_current_1_13_in_in_phi_fu_2278_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_13_in_in_phi_fu_2278_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        if ((icmp_ln878_47_reg_5622 == 1'd0)) begin
            ap_phi_mux_current_1_14_in_in_phi_fu_2297_p4 = add_ln164_13_reg_5591;
        end else if ((icmp_ln878_47_reg_5622 == 1'd1)) begin
            ap_phi_mux_current_1_14_in_in_phi_fu_2297_p4 = or_ln163_13_reg_5573;
        end else begin
            ap_phi_mux_current_1_14_in_in_phi_fu_2297_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_14_in_in_phi_fu_2297_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        if ((icmp_ln878_49_reg_5712 == 1'd0)) begin
            ap_phi_mux_current_1_15_in_in_phi_fu_2328_p4 = add_ln164_14_reg_5668;
        end else if ((icmp_ln878_49_reg_5712 == 1'd1)) begin
            ap_phi_mux_current_1_15_in_in_phi_fu_2328_p4 = or_ln163_14_reg_5662;
        end else begin
            ap_phi_mux_current_1_15_in_in_phi_fu_2328_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_15_in_in_phi_fu_2328_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        if ((icmp_ln878_19_reg_4390 == 1'd0)) begin
            ap_phi_mux_current_1_1_phi_fu_2043_p4 = add_ln164_reg_4353;
        end else if ((icmp_ln878_19_reg_4390 == 1'd1)) begin
            ap_phi_mux_current_1_1_phi_fu_2043_p4 = or_ln163_reg_4335;
        end else begin
            ap_phi_mux_current_1_1_phi_fu_2043_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_1_phi_fu_2043_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        if ((icmp_ln878_21_reg_4489 == 1'd0)) begin
            ap_phi_mux_current_1_2_phi_fu_2063_p4 = add_ln164_1_reg_4447;
        end else if ((icmp_ln878_21_reg_4489 == 1'd1)) begin
            ap_phi_mux_current_1_2_phi_fu_2063_p4 = zext_ln164_2_reg_4481;
        end else begin
            ap_phi_mux_current_1_2_phi_fu_2063_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_2_phi_fu_2063_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        if ((icmp_ln878_23_reg_4579 == 1'd0)) begin
            ap_phi_mux_current_1_3_phi_fu_2083_p4 = add_ln164_2_reg_4529;
        end else if ((icmp_ln878_23_reg_4579 == 1'd1)) begin
            ap_phi_mux_current_1_3_phi_fu_2083_p4 = or_ln163_2_reg_4523;
        end else begin
            ap_phi_mux_current_1_3_phi_fu_2083_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_3_phi_fu_2083_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((icmp_ln878_26_reg_4678 == 1'd0)) begin
            ap_phi_mux_current_1_4_phi_fu_2103_p4 = add_ln164_3_reg_4636;
        end else if ((icmp_ln878_26_reg_4678 == 1'd1)) begin
            ap_phi_mux_current_1_4_phi_fu_2103_p4 = zext_ln164_5_reg_4670;
        end else begin
            ap_phi_mux_current_1_4_phi_fu_2103_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_4_phi_fu_2103_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        if ((icmp_ln878_29_reg_4772 == 1'd0)) begin
            ap_phi_mux_current_1_5_phi_fu_2123_p4 = add_ln164_4_reg_4735;
        end else if ((icmp_ln878_29_reg_4772 == 1'd1)) begin
            ap_phi_mux_current_1_5_phi_fu_2123_p4 = or_ln163_4_reg_4717;
        end else begin
            ap_phi_mux_current_1_5_phi_fu_2123_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_5_phi_fu_2123_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln878_31_reg_4871 == 1'd0)) begin
            ap_phi_mux_current_1_6_phi_fu_2144_p4 = add_ln164_5_reg_4829;
        end else if ((icmp_ln878_31_reg_4871 == 1'd1)) begin
            ap_phi_mux_current_1_6_phi_fu_2144_p4 = zext_ln164_8_reg_4863;
        end else begin
            ap_phi_mux_current_1_6_phi_fu_2144_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_6_phi_fu_2144_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        if ((icmp_ln878_33_reg_4959 == 1'd0)) begin
            ap_phi_mux_current_1_7_phi_fu_2164_p4 = add_ln164_6_reg_4928;
        end else if ((icmp_ln878_33_reg_4959 == 1'd1)) begin
            ap_phi_mux_current_1_7_phi_fu_2164_p4 = or_ln163_6_reg_4910;
        end else begin
            ap_phi_mux_current_1_7_phi_fu_2164_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_7_phi_fu_2164_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        if ((icmp_ln878_35_reg_5058 == 1'd0)) begin
            ap_phi_mux_current_1_8_phi_fu_2183_p4 = add_ln164_7_reg_5022;
        end else if ((icmp_ln878_35_reg_5058 == 1'd1)) begin
            ap_phi_mux_current_1_8_phi_fu_2183_p4 = zext_ln164_11_reg_5050;
        end else begin
            ap_phi_mux_current_1_8_phi_fu_2183_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_8_phi_fu_2183_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        if ((icmp_ln878_37_reg_5152 == 1'd0)) begin
            ap_phi_mux_current_1_9_phi_fu_2202_p4 = add_ln164_8_reg_5121;
        end else if ((icmp_ln878_37_reg_5152 == 1'd1)) begin
            ap_phi_mux_current_1_9_phi_fu_2202_p4 = or_ln163_8_reg_5103;
        end else begin
            ap_phi_mux_current_1_9_phi_fu_2202_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_current_1_9_phi_fu_2202_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) & ((icmp_ln195_fu_3827_p2 == 1'd1) | (icmp_ln194_reg_5751 == 1'd1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        moves_node_f_score_V_address0 = zext_ln197_fu_3833_p1;
    end else if ((((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd1)) | ((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd0)))) begin
        moves_node_f_score_V_address0 = 64'd14;
    end else if ((((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd1)) | ((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd0)))) begin
        moves_node_f_score_V_address0 = 64'd12;
    end else if ((((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd1)) | ((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd0)))) begin
        moves_node_f_score_V_address0 = 64'd10;
    end else if ((((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd1)) | ((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd0)))) begin
        moves_node_f_score_V_address0 = 64'd8;
    end else if ((((icmp_ln878_31_fu_3095_p2 == 1'd1) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32)) | ((icmp_ln878_31_fu_3095_p2 == 1'd0) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32)))) begin
        moves_node_f_score_V_address0 = 64'd6;
    end else if ((((icmp_ln878_26_fu_2918_p2 == 1'd1) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln878_26_fu_2918_p2 == 1'd0) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24)))) begin
        moves_node_f_score_V_address0 = 64'd4;
    end else if ((((icmp_ln878_21_fu_2741_p2 == 1'd1) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_21_fu_2741_p2 == 1'd0) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16)))) begin
        moves_node_f_score_V_address0 = 64'd2;
    end else if ((((icmp_ln878_17_reg_4326 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln878_17_reg_4326 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        moves_node_f_score_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        moves_node_f_score_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        moves_node_f_score_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        moves_node_f_score_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        moves_node_f_score_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        moves_node_f_score_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        moves_node_f_score_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        moves_node_f_score_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        moves_node_f_score_V_address0 = 64'd1;
    end else begin
        moves_node_f_score_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd1)) | ((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd0)))) begin
        moves_node_f_score_V_address1 = 64'd15;
    end else if ((((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd1)) | ((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd0)))) begin
        moves_node_f_score_V_address1 = 64'd13;
    end else if ((((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd1)) | ((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd0)))) begin
        moves_node_f_score_V_address1 = 64'd11;
    end else if ((((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd1)) | ((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd0)))) begin
        moves_node_f_score_V_address1 = 64'd9;
    end else if ((((icmp_ln878_33_fu_3176_p2 == 1'd1) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36)) | ((icmp_ln878_33_fu_3176_p2 == 1'd0) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36)))) begin
        moves_node_f_score_V_address1 = 64'd7;
    end else if ((((icmp_ln878_29_fu_3003_p2 == 1'd1) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28)) | ((icmp_ln878_29_fu_3003_p2 == 1'd0) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28)))) begin
        moves_node_f_score_V_address1 = 64'd5;
    end else if ((((icmp_ln878_23_fu_2826_p2 == 1'd1) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln878_23_fu_2826_p2 == 1'd0) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20)))) begin
        moves_node_f_score_V_address1 = 64'd3;
    end else if ((((icmp_ln878_19_fu_2649_p2 == 1'd1) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12)) | ((icmp_ln878_19_fu_2649_p2 == 1'd0) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12)))) begin
        moves_node_f_score_V_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        moves_node_f_score_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        moves_node_f_score_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        moves_node_f_score_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        moves_node_f_score_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        moves_node_f_score_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        moves_node_f_score_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        moves_node_f_score_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        moves_node_f_score_V_address1 = 64'd0;
    end else begin
        moves_node_f_score_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state6) | ((icmp_ln878_31_fu_3095_p2 == 1'd1) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32)) | ((icmp_ln878_31_fu_3095_p2 == 1'd0) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32)) | ((icmp_ln878_26_fu_2918_p2 == 1'd1) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln878_26_fu_2918_p2 == 1'd0) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln878_21_fu_2741_p2 == 1'd1) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_21_fu_2741_p2 == 1'd0) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_17_reg_4326 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln878_17_reg_4326 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd1)) | ((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd0)) | ((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd1)) | ((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd0)) | ((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd1)) | ((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd0)) | ((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd1)) | ((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd0)))) begin
        moves_node_f_score_V_ce0 = 1'b1;
    end else begin
        moves_node_f_score_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((icmp_ln878_29_fu_3003_p2 == 1'd1) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28)) | ((icmp_ln878_29_fu_3003_p2 == 1'd0) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28)) | ((icmp_ln878_23_fu_2826_p2 == 1'd1) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln878_23_fu_2826_p2 == 1'd0) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln878_19_fu_2649_p2 == 1'd1) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12)) | ((icmp_ln878_19_fu_2649_p2 == 1'd0) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd1)) | ((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd0)) | ((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd1)) | ((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd0)) | ((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd1)) | ((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd0)) | ((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd1)) | ((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd0)) | ((icmp_ln878_33_fu_3176_p2 == 1'd1) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36)) | ((icmp_ln878_33_fu_3176_p2 == 1'd0) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36)))) begin
        moves_node_f_score_V_ce1 = 1'b1;
    end else begin
        moves_node_f_score_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln878_31_fu_3095_p2 == 1'd1) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32)) | ((icmp_ln878_26_fu_2918_p2 == 1'd1) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln878_21_fu_2741_p2 == 1'd1) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_17_reg_4326 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd1)) | ((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd1)) | ((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd1)) | ((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd1)))) begin
        moves_node_f_score_V_d0 = reg_2462;
    end else if ((((icmp_ln878_31_fu_3095_p2 == 1'd0) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32)) | ((icmp_ln878_26_fu_2918_p2 == 1'd0) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln878_21_fu_2741_p2 == 1'd0) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_17_reg_4326 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd0)) | ((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd0)) | ((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd0)) | ((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd0)))) begin
        moves_node_f_score_V_d0 = reg_2468;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        moves_node_f_score_V_d0 = 11'd0;
    end else begin
        moves_node_f_score_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_29_fu_3003_p2 == 1'd1) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28)) | ((icmp_ln878_23_fu_2826_p2 == 1'd1) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln878_19_fu_2649_p2 == 1'd1) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12)) | ((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd1)) | ((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd1)) | ((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd1)) | ((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd1)) | ((icmp_ln878_33_fu_3176_p2 == 1'd1) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36)))) begin
        moves_node_f_score_V_d1 = reg_2462;
    end else if ((((icmp_ln878_29_fu_3003_p2 == 1'd0) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28)) | ((icmp_ln878_23_fu_2826_p2 == 1'd0) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln878_19_fu_2649_p2 == 1'd0) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12)) | ((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd0)) | ((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd0)) | ((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd0)) | ((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd0)) | ((icmp_ln878_33_fu_3176_p2 == 1'd0) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36)))) begin
        moves_node_f_score_V_d1 = reg_2468;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        moves_node_f_score_V_d1 = 11'd0;
    end else begin
        moves_node_f_score_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((icmp_ln878_31_fu_3095_p2 == 1'd1) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32)) | ((icmp_ln878_31_fu_3095_p2 == 1'd0) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32)) | ((icmp_ln878_26_fu_2918_p2 == 1'd1) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln878_26_fu_2918_p2 == 1'd0) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln878_21_fu_2741_p2 == 1'd1) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_21_fu_2741_p2 == 1'd0) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_17_reg_4326 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln878_17_reg_4326 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd1)) | ((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd0)) | ((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd1)) | ((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd0)) | ((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd1)) | ((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd0)) | ((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd1)) | ((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd0)))) begin
        moves_node_f_score_V_we0 = 1'b1;
    end else begin
        moves_node_f_score_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((icmp_ln878_29_fu_3003_p2 == 1'd1) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28)) | ((icmp_ln878_29_fu_3003_p2 == 1'd0) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28)) | ((icmp_ln878_23_fu_2826_p2 == 1'd1) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln878_23_fu_2826_p2 == 1'd0) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln878_19_fu_2649_p2 == 1'd1) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12)) | ((icmp_ln878_19_fu_2649_p2 == 1'd0) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd1)) | ((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd0)) | ((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd1)) | ((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd0)) | ((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd1)) | ((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd0)) | ((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd1)) | ((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd0)) | ((icmp_ln878_33_fu_3176_p2 == 1'd1) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36)) | ((icmp_ln878_33_fu_3176_p2 == 1'd0) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36)))) begin
        moves_node_f_score_V_we1 = 1'b1;
    end else begin
        moves_node_f_score_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        moves_node_g_score_V_address0 = zext_ln197_fu_3833_p1;
    end else if ((((icmp_ln878_47_reg_5622 == 1'd1) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_47_reg_5622 == 1'd0) & (1'b1 == ap_CS_fsm_state65)))) begin
        moves_node_g_score_V_address0 = 64'd14;
    end else if ((((icmp_ln878_43_reg_5434 == 1'd1) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_43_reg_5434 == 1'd0) & (1'b1 == ap_CS_fsm_state57)))) begin
        moves_node_g_score_V_address0 = 64'd12;
    end else if ((((icmp_ln878_39_reg_5246 == 1'd1) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_39_reg_5246 == 1'd0) & (1'b1 == ap_CS_fsm_state49)))) begin
        moves_node_g_score_V_address0 = 64'd10;
    end else if ((((icmp_ln878_35_reg_5058 == 1'd1) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_35_reg_5058 == 1'd0) & (1'b1 == ap_CS_fsm_state41)))) begin
        moves_node_g_score_V_address0 = 64'd8;
    end else if ((((icmp_ln878_31_reg_4871 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_31_reg_4871 == 1'd0) & (1'b1 == ap_CS_fsm_state33)))) begin
        moves_node_g_score_V_address0 = 64'd6;
    end else if ((((icmp_ln878_26_reg_4678 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_26_reg_4678 == 1'd0) & (1'b1 == ap_CS_fsm_state25)))) begin
        moves_node_g_score_V_address0 = 64'd4;
    end else if ((((icmp_ln878_21_reg_4489 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_21_reg_4489 == 1'd0) & (1'b1 == ap_CS_fsm_state17)))) begin
        moves_node_g_score_V_address0 = 64'd2;
    end else if ((((icmp_ln878_17_reg_4326 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln878_17_reg_4326 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        moves_node_g_score_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        moves_node_g_score_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        moves_node_g_score_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        moves_node_g_score_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        moves_node_g_score_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        moves_node_g_score_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        moves_node_g_score_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        moves_node_g_score_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        moves_node_g_score_V_address0 = 64'd1;
    end else begin
        moves_node_g_score_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd0)) | ((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd1)))) begin
        moves_node_g_score_V_address1 = 64'd15;
    end else if ((((icmp_ln878_45_reg_5528 == 1'd1) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_45_reg_5528 == 1'd0) & (1'b1 == ap_CS_fsm_state61)))) begin
        moves_node_g_score_V_address1 = 64'd13;
    end else if ((((icmp_ln878_41_reg_5340 == 1'd1) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_41_reg_5340 == 1'd0) & (1'b1 == ap_CS_fsm_state53)))) begin
        moves_node_g_score_V_address1 = 64'd11;
    end else if ((((icmp_ln878_37_reg_5152 == 1'd1) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_37_reg_5152 == 1'd0) & (1'b1 == ap_CS_fsm_state45)))) begin
        moves_node_g_score_V_address1 = 64'd9;
    end else if ((((icmp_ln878_33_reg_4959 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_33_reg_4959 == 1'd0) & (1'b1 == ap_CS_fsm_state37)))) begin
        moves_node_g_score_V_address1 = 64'd7;
    end else if ((((icmp_ln878_29_reg_4772 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_29_reg_4772 == 1'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        moves_node_g_score_V_address1 = 64'd5;
    end else if ((((icmp_ln878_23_reg_4579 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_23_reg_4579 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        moves_node_g_score_V_address1 = 64'd3;
    end else if ((((icmp_ln878_19_reg_4390 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln878_19_reg_4390 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        moves_node_g_score_V_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        moves_node_g_score_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        moves_node_g_score_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        moves_node_g_score_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        moves_node_g_score_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        moves_node_g_score_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        moves_node_g_score_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        moves_node_g_score_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        moves_node_g_score_V_address1 = 64'd0;
    end else begin
        moves_node_g_score_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state6) | ((icmp_ln878_47_reg_5622 == 1'd1) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_47_reg_5622 == 1'd0) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_43_reg_5434 == 1'd1) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_43_reg_5434 == 1'd0) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_39_reg_5246 == 1'd1) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_39_reg_5246 == 1'd0) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_35_reg_5058 == 1'd1) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_35_reg_5058 == 1'd0) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_31_reg_4871 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_31_reg_4871 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_26_reg_4678 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_26_reg_4678 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_21_reg_4489 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_21_reg_4489 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_17_reg_4326 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln878_17_reg_4326 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        moves_node_g_score_V_ce0 = 1'b1;
    end else begin
        moves_node_g_score_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((icmp_ln878_45_reg_5528 == 1'd1) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_45_reg_5528 == 1'd0) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_41_reg_5340 == 1'd1) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_41_reg_5340 == 1'd0) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_37_reg_5152 == 1'd1) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_37_reg_5152 == 1'd0) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_33_reg_4959 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_33_reg_4959 == 1'd0) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_29_reg_4772 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_29_reg_4772 == 1'd0) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_23_reg_4579 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_23_reg_4579 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_19_reg_4390 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln878_19_reg_4390 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd0)) | ((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd1)))) begin
        moves_node_g_score_V_ce1 = 1'b1;
    end else begin
        moves_node_g_score_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln878_47_reg_5622 == 1'd1) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_47_reg_5622 == 1'd0) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_43_reg_5434 == 1'd1) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_43_reg_5434 == 1'd0) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_39_reg_5246 == 1'd1) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_39_reg_5246 == 1'd0) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_35_reg_5058 == 1'd1) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_35_reg_5058 == 1'd0) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_31_reg_4871 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_31_reg_4871 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_26_reg_4678 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_26_reg_4678 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_21_reg_4489 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_21_reg_4489 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_17_reg_4326 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln878_17_reg_4326 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        moves_node_g_score_V_d0 = open_set_heap_g_score_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        moves_node_g_score_V_d0 = 11'd0;
    end else begin
        moves_node_g_score_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_45_reg_5528 == 1'd1) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_45_reg_5528 == 1'd0) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_41_reg_5340 == 1'd1) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_41_reg_5340 == 1'd0) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_37_reg_5152 == 1'd1) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_37_reg_5152 == 1'd0) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_33_reg_4959 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_33_reg_4959 == 1'd0) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_29_reg_4772 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_29_reg_4772 == 1'd0) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_23_reg_4579 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_23_reg_4579 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_19_reg_4390 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln878_19_reg_4390 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd0)) | ((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd1)))) begin
        moves_node_g_score_V_d1 = open_set_heap_g_score_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        moves_node_g_score_V_d1 = 11'd0;
    end else begin
        moves_node_g_score_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((icmp_ln878_47_reg_5622 == 1'd1) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_47_reg_5622 == 1'd0) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_43_reg_5434 == 1'd1) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_43_reg_5434 == 1'd0) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_39_reg_5246 == 1'd1) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_39_reg_5246 == 1'd0) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_35_reg_5058 == 1'd1) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_35_reg_5058 == 1'd0) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_31_reg_4871 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_31_reg_4871 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_26_reg_4678 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_26_reg_4678 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_21_reg_4489 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_21_reg_4489 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_17_reg_4326 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln878_17_reg_4326 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        moves_node_g_score_V_we0 = 1'b1;
    end else begin
        moves_node_g_score_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((icmp_ln878_45_reg_5528 == 1'd1) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_45_reg_5528 == 1'd0) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_41_reg_5340 == 1'd1) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_41_reg_5340 == 1'd0) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_37_reg_5152 == 1'd1) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_37_reg_5152 == 1'd0) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_33_reg_4959 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_33_reg_4959 == 1'd0) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_29_reg_4772 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_29_reg_4772 == 1'd0) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_23_reg_4579 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_23_reg_4579 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_19_reg_4390 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln878_19_reg_4390 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd0)) | ((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd1)))) begin
        moves_node_g_score_V_we1 = 1'b1;
    end else begin
        moves_node_g_score_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        moves_node_x_V_address0 = zext_ln197_fu_3833_p1;
    end else if ((((icmp_ln878_47_reg_5622 == 1'd1) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_47_reg_5622 == 1'd0) & (1'b1 == ap_CS_fsm_state65)))) begin
        moves_node_x_V_address0 = 64'd14;
    end else if ((((icmp_ln878_43_reg_5434 == 1'd1) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_43_reg_5434 == 1'd0) & (1'b1 == ap_CS_fsm_state57)))) begin
        moves_node_x_V_address0 = 64'd12;
    end else if ((((icmp_ln878_39_reg_5246 == 1'd1) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_39_reg_5246 == 1'd0) & (1'b1 == ap_CS_fsm_state49)))) begin
        moves_node_x_V_address0 = 64'd10;
    end else if ((((icmp_ln878_35_reg_5058 == 1'd1) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_35_reg_5058 == 1'd0) & (1'b1 == ap_CS_fsm_state41)))) begin
        moves_node_x_V_address0 = 64'd8;
    end else if ((((icmp_ln878_31_reg_4871 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_31_reg_4871 == 1'd0) & (1'b1 == ap_CS_fsm_state33)))) begin
        moves_node_x_V_address0 = 64'd6;
    end else if ((((icmp_ln878_26_reg_4678 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_26_reg_4678 == 1'd0) & (1'b1 == ap_CS_fsm_state25)))) begin
        moves_node_x_V_address0 = 64'd4;
    end else if ((((icmp_ln878_21_reg_4489 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_21_reg_4489 == 1'd0) & (1'b1 == ap_CS_fsm_state17)))) begin
        moves_node_x_V_address0 = 64'd2;
    end else if ((((icmp_ln878_17_reg_4326 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln878_17_reg_4326 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        moves_node_x_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        moves_node_x_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        moves_node_x_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        moves_node_x_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        moves_node_x_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        moves_node_x_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        moves_node_x_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        moves_node_x_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        moves_node_x_V_address0 = 64'd1;
    end else begin
        moves_node_x_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd0)) | ((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd1)))) begin
        moves_node_x_V_address1 = 64'd15;
    end else if ((((icmp_ln878_45_reg_5528 == 1'd1) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_45_reg_5528 == 1'd0) & (1'b1 == ap_CS_fsm_state61)))) begin
        moves_node_x_V_address1 = 64'd13;
    end else if ((((icmp_ln878_41_reg_5340 == 1'd1) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_41_reg_5340 == 1'd0) & (1'b1 == ap_CS_fsm_state53)))) begin
        moves_node_x_V_address1 = 64'd11;
    end else if ((((icmp_ln878_37_reg_5152 == 1'd1) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_37_reg_5152 == 1'd0) & (1'b1 == ap_CS_fsm_state45)))) begin
        moves_node_x_V_address1 = 64'd9;
    end else if ((((icmp_ln878_33_reg_4959 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_33_reg_4959 == 1'd0) & (1'b1 == ap_CS_fsm_state37)))) begin
        moves_node_x_V_address1 = 64'd7;
    end else if ((((icmp_ln878_29_reg_4772 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_29_reg_4772 == 1'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        moves_node_x_V_address1 = 64'd5;
    end else if ((((icmp_ln878_23_reg_4579 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_23_reg_4579 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        moves_node_x_V_address1 = 64'd3;
    end else if ((((icmp_ln878_19_reg_4390 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln878_19_reg_4390 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        moves_node_x_V_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        moves_node_x_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        moves_node_x_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        moves_node_x_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        moves_node_x_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        moves_node_x_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        moves_node_x_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        moves_node_x_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        moves_node_x_V_address1 = 64'd0;
    end else begin
        moves_node_x_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state6) | ((icmp_ln878_47_reg_5622 == 1'd1) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_47_reg_5622 == 1'd0) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_43_reg_5434 == 1'd1) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_43_reg_5434 == 1'd0) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_39_reg_5246 == 1'd1) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_39_reg_5246 == 1'd0) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_35_reg_5058 == 1'd1) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_35_reg_5058 == 1'd0) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_31_reg_4871 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_31_reg_4871 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_26_reg_4678 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_26_reg_4678 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_21_reg_4489 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_21_reg_4489 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_17_reg_4326 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln878_17_reg_4326 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        moves_node_x_V_ce0 = 1'b1;
    end else begin
        moves_node_x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((icmp_ln878_45_reg_5528 == 1'd1) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_45_reg_5528 == 1'd0) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_41_reg_5340 == 1'd1) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_41_reg_5340 == 1'd0) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_37_reg_5152 == 1'd1) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_37_reg_5152 == 1'd0) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_33_reg_4959 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_33_reg_4959 == 1'd0) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_29_reg_4772 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_29_reg_4772 == 1'd0) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_23_reg_4579 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_23_reg_4579 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_19_reg_4390 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln878_19_reg_4390 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd0)) | ((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd1)))) begin
        moves_node_x_V_ce1 = 1'b1;
    end else begin
        moves_node_x_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln878_47_reg_5622 == 1'd1) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_47_reg_5622 == 1'd0) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_43_reg_5434 == 1'd1) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_43_reg_5434 == 1'd0) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_39_reg_5246 == 1'd1) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_39_reg_5246 == 1'd0) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_35_reg_5058 == 1'd1) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_35_reg_5058 == 1'd0) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_31_reg_4871 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_31_reg_4871 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_26_reg_4678 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_26_reg_4678 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_21_reg_4489 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_21_reg_4489 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_17_reg_4326 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln878_17_reg_4326 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        moves_node_x_V_d0 = open_set_heap_x_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        moves_node_x_V_d0 = 9'd0;
    end else begin
        moves_node_x_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_45_reg_5528 == 1'd1) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_45_reg_5528 == 1'd0) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_41_reg_5340 == 1'd1) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_41_reg_5340 == 1'd0) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_37_reg_5152 == 1'd1) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_37_reg_5152 == 1'd0) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_33_reg_4959 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_33_reg_4959 == 1'd0) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_29_reg_4772 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_29_reg_4772 == 1'd0) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_23_reg_4579 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_23_reg_4579 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_19_reg_4390 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln878_19_reg_4390 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd0)) | ((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd1)))) begin
        moves_node_x_V_d1 = open_set_heap_x_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        moves_node_x_V_d1 = 9'd0;
    end else begin
        moves_node_x_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((icmp_ln878_47_reg_5622 == 1'd1) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_47_reg_5622 == 1'd0) & (1'b1 == ap_CS_fsm_state65)) | ((icmp_ln878_43_reg_5434 == 1'd1) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_43_reg_5434 == 1'd0) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln878_39_reg_5246 == 1'd1) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_39_reg_5246 == 1'd0) & (1'b1 == ap_CS_fsm_state49)) | ((icmp_ln878_35_reg_5058 == 1'd1) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_35_reg_5058 == 1'd0) & (1'b1 == ap_CS_fsm_state41)) | ((icmp_ln878_31_reg_4871 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_31_reg_4871 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln878_26_reg_4678 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_26_reg_4678 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_21_reg_4489 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_21_reg_4489 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_17_reg_4326 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln878_17_reg_4326 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        moves_node_x_V_we0 = 1'b1;
    end else begin
        moves_node_x_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((icmp_ln878_45_reg_5528 == 1'd1) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_45_reg_5528 == 1'd0) & (1'b1 == ap_CS_fsm_state61)) | ((icmp_ln878_41_reg_5340 == 1'd1) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_41_reg_5340 == 1'd0) & (1'b1 == ap_CS_fsm_state53)) | ((icmp_ln878_37_reg_5152 == 1'd1) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_37_reg_5152 == 1'd0) & (1'b1 == ap_CS_fsm_state45)) | ((icmp_ln878_33_reg_4959 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_33_reg_4959 == 1'd0) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_29_reg_4772 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_29_reg_4772 == 1'd0) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_23_reg_4579 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_23_reg_4579 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln878_19_reg_4390 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln878_19_reg_4390 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd0)) | ((1'b1 == ap_CS_fsm_state69) & (icmp_ln878_49_reg_5712 == 1'd1)))) begin
        moves_node_x_V_we1 = 1'b1;
    end else begin
        moves_node_x_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        moves_node_y_V_address0 = zext_ln197_fu_3833_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        moves_node_y_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        moves_node_y_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        moves_node_y_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        moves_node_y_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        moves_node_y_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        moves_node_y_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        moves_node_y_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        moves_node_y_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        moves_node_y_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        moves_node_y_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        moves_node_y_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        moves_node_y_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        moves_node_y_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        moves_node_y_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        moves_node_y_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        moves_node_y_V_address0 = 64'd1;
    end else begin
        moves_node_y_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        moves_node_y_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        moves_node_y_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        moves_node_y_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        moves_node_y_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        moves_node_y_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        moves_node_y_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        moves_node_y_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        moves_node_y_V_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        moves_node_y_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        moves_node_y_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        moves_node_y_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        moves_node_y_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        moves_node_y_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        moves_node_y_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        moves_node_y_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        moves_node_y_V_address1 = 64'd0;
    end else begin
        moves_node_y_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        moves_node_y_V_ce0 = 1'b1;
    end else begin
        moves_node_y_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state6) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        moves_node_y_V_ce1 = 1'b1;
    end else begin
        moves_node_y_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        moves_node_y_V_d0 = storemerge_14_reg_2303;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        moves_node_y_V_d0 = storemerge_12_reg_2265;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        moves_node_y_V_d0 = storemerge_10_reg_2227;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        moves_node_y_V_d0 = storemerge_8_reg_2189;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        moves_node_y_V_d0 = storemerge_6_reg_2151;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        moves_node_y_V_d0 = storemerge_4_reg_2110;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        moves_node_y_V_d0 = storemerge_2_reg_2070;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        moves_node_y_V_d0 = storemerge_0_reg_2030;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        moves_node_y_V_d0 = 9'd0;
    end else begin
        moves_node_y_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        moves_node_y_V_d1 = open_set_heap_y_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        moves_node_y_V_d1 = storemerge_13_reg_2284;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        moves_node_y_V_d1 = storemerge_11_reg_2246;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        moves_node_y_V_d1 = storemerge_9_reg_2208;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        moves_node_y_V_d1 = storemerge_7_reg_2170;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        moves_node_y_V_d1 = storemerge_5_reg_2130;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        moves_node_y_V_d1 = storemerge_3_reg_2090;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        moves_node_y_V_d1 = storemerge_1_reg_2050;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        moves_node_y_V_d1 = 9'd0;
    end else begin
        moves_node_y_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        moves_node_y_V_we0 = 1'b1;
    end else begin
        moves_node_y_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state6) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        moves_node_y_V_we1 = 1'b1;
    end else begin
        moves_node_y_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        moves_target_address0 = zext_ln197_fu_3833_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        moves_target_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        moves_target_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        moves_target_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        moves_target_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        moves_target_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        moves_target_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        moves_target_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        moves_target_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        moves_target_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        moves_target_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        moves_target_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        moves_target_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        moves_target_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        moves_target_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        moves_target_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        moves_target_address0 = 64'd1;
    end else begin
        moves_target_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        moves_target_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        moves_target_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        moves_target_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        moves_target_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        moves_target_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        moves_target_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        moves_target_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        moves_target_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        moves_target_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        moves_target_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        moves_target_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        moves_target_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        moves_target_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        moves_target_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        moves_target_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        moves_target_address1 = 64'd0;
    end else begin
        moves_target_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state6) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        moves_target_ce0 = 1'b1;
    end else begin
        moves_target_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state6) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        moves_target_ce1 = 1'b1;
    end else begin
        moves_target_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        moves_target_d0 = trunc_ln139_6_reg_5562;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        moves_target_d0 = trunc_ln139_4_reg_5374;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        moves_target_d0 = trunc_ln139_2_reg_5186;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        moves_target_d0 = trunc_ln139_reg_4993;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        moves_target_d0 = zext_ln139_5_reg_4857;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        moves_target_d0 = zext_ln139_3_reg_4664;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        moves_target_d0 = zext_ln139_1_reg_4475;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        moves_target_d0 = 11'd0;
    end else begin
        moves_target_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        moves_target_d1 = trunc_ln139_7_reg_5656;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        moves_target_d1 = trunc_ln139_5_reg_5468;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        moves_target_d1 = trunc_ln139_3_reg_5280;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        moves_target_d1 = trunc_ln139_1_reg_5092;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        moves_target_d1 = current_1_6_reg_2140;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        moves_target_d1 = zext_ln139_4_reg_4763;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        moves_target_d1 = zext_ln139_2_reg_4570;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        moves_target_d1 = zext_ln139_reg_4381;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        moves_target_d1 = 11'd0;
    end else begin
        moves_target_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        moves_target_we0 = 1'b1;
    end else begin
        moves_target_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state6) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        moves_target_we1 = 1'b1;
    end else begin
        moves_target_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        open_set_heap_f_score_V_address0 = zext_ln197_1_fu_3850_p1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        open_set_heap_f_score_V_address0 = zext_ln199_fu_3842_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_14_fu_3771_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_14_fu_3758_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_13_fu_3687_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_13_fu_3677_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_12_fu_3612_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_12_fu_3602_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_11_fu_3537_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_11_fu_3527_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_10_fu_3462_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_10_fu_3452_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_9_fu_3387_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_9_fu_3377_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_8_fu_3302_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_8_fu_3292_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_7_fu_3214_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_7_fu_3200_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_6_fu_3125_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_6_fu_3115_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_5_fu_3037_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_5_fu_3023_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_4_fu_2948_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_4_fu_2938_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_3_fu_2860_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_3_fu_2846_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_2_fu_2772_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_2_fu_2767_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_1_fu_2683_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_1_fu_2669_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        open_set_heap_f_score_V_address0 = zext_ln169_fu_2594_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        open_set_heap_f_score_V_address0 = zext_ln168_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        open_set_heap_f_score_V_address0 = 11'd2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        open_set_heap_f_score_V_address0 = 11'd1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        open_set_heap_f_score_V_address0 = 11'd0;
    end else begin
        open_set_heap_f_score_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        open_set_heap_f_score_V_ce0 = 1'b1;
    end else begin
        open_set_heap_f_score_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        open_set_heap_f_score_V_d0 = moves_node_f_score_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        open_set_heap_f_score_V_d0 = node_f_score_V_reg_4058;
    end else begin
        open_set_heap_f_score_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state72) | ((1'b1 == ap_CS_fsm_state71) & (icmp_ln195_fu_3827_p2 == 1'd1) & (icmp_ln194_reg_5751 == 1'd0)))) begin
        open_set_heap_f_score_V_we0 = 1'b1;
    end else begin
        open_set_heap_f_score_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        open_set_heap_g_score_V_address0 = zext_ln197_1_fu_3850_p1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        open_set_heap_g_score_V_address0 = zext_ln199_fu_3842_p1;
    end else if (((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd1))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_14_reg_5675;
    end else if (((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd0))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_14_reg_5697;
    end else if (((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd1))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_13_reg_5579;
    end else if (((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd0))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_13_reg_5597;
    end else if (((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd1))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_12_reg_5485;
    end else if (((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd0))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_12_reg_5503;
    end else if (((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd1))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_11_reg_5391;
    end else if (((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd0))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_11_reg_5409;
    end else if (((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd1))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_10_reg_5297;
    end else if (((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd0))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_10_reg_5315;
    end else if (((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd1))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_9_reg_5203;
    end else if (((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd0))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_9_reg_5221;
    end else if (((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd1))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_8_reg_5109;
    end else if (((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd0))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_8_reg_5127;
    end else if (((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd1))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_7_reg_5010;
    end else if (((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd0))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_7_reg_5028;
    end else if (((icmp_ln878_33_fu_3176_p2 == 1'd1) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_6_reg_4916;
    end else if (((icmp_ln878_33_fu_3176_p2 == 1'd0) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_6_reg_4934;
    end else if (((icmp_ln878_31_fu_3095_p2 == 1'd1) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_5_reg_4817;
    end else if (((icmp_ln878_31_fu_3095_p2 == 1'd0) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_5_reg_4835;
    end else if (((icmp_ln878_29_fu_3003_p2 == 1'd1) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_4_reg_4723;
    end else if (((icmp_ln878_29_fu_3003_p2 == 1'd0) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_4_reg_4741;
    end else if (((icmp_ln878_26_fu_2918_p2 == 1'd1) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_3_reg_4624;
    end else if (((icmp_ln878_26_fu_2918_p2 == 1'd0) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_3_reg_4642;
    end else if (((icmp_ln878_23_fu_2826_p2 == 1'd1) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_2_reg_4536;
    end else if (((icmp_ln878_23_fu_2826_p2 == 1'd0) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_2_reg_4548;
    end else if (((icmp_ln878_21_fu_2741_p2 == 1'd1) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_1_reg_4435;
    end else if (((icmp_ln878_21_fu_2741_p2 == 1'd0) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_1_reg_4453;
    end else if (((icmp_ln878_19_fu_2649_p2 == 1'd1) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        open_set_heap_g_score_V_address0 = zext_ln168_reg_4341;
    end else if (((icmp_ln878_19_fu_2649_p2 == 1'd0) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        open_set_heap_g_score_V_address0 = zext_ln169_reg_4359;
    end else if (((icmp_ln878_17_fu_2564_p2 == 1'd1) & (1'd0 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        open_set_heap_g_score_V_address0 = 11'd1;
    end else if (((icmp_ln878_17_fu_2564_p2 == 1'd0) & (1'd0 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        open_set_heap_g_score_V_address0 = 11'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        open_set_heap_g_score_V_address0 = 11'd0;
    end else begin
        open_set_heap_g_score_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | ((icmp_ln878_31_fu_3095_p2 == 1'd1) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32)) | ((icmp_ln878_31_fu_3095_p2 == 1'd0) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32)) | ((icmp_ln878_29_fu_3003_p2 == 1'd1) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28)) | ((icmp_ln878_29_fu_3003_p2 == 1'd0) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28)) | ((icmp_ln878_26_fu_2918_p2 == 1'd1) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln878_26_fu_2918_p2 == 1'd0) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln878_23_fu_2826_p2 == 1'd1) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln878_23_fu_2826_p2 == 1'd0) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln878_21_fu_2741_p2 == 1'd1) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_21_fu_2741_p2 == 1'd0) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_19_fu_2649_p2 == 1'd1) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12)) | ((icmp_ln878_19_fu_2649_p2 == 1'd0) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12)) | ((icmp_ln878_17_fu_2564_p2 == 1'd1) & (1'd0 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln878_17_fu_2564_p2 == 1'd0) & (1'd0 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8)) | ((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd1)) | ((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd0)) | ((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd1)) | ((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd0)) | ((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd1)) | ((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd0)) | ((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd1)) | ((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd0)) | ((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd1)) | ((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd0)) | ((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd1)) | ((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd0)) | ((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd1)) | ((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd0)) | ((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd1)) | ((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd0)) | ((icmp_ln878_33_fu_3176_p2 == 1'd1) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36)) | ((icmp_ln878_33_fu_3176_p2 == 1'd0) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36)))) begin
        open_set_heap_g_score_V_ce0 = 1'b1;
    end else begin
        open_set_heap_g_score_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        open_set_heap_g_score_V_d0 = moves_node_g_score_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        open_set_heap_g_score_V_d0 = node_g_score_V_reg_4258;
    end else begin
        open_set_heap_g_score_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state72) | ((1'b1 == ap_CS_fsm_state71) & (icmp_ln195_fu_3827_p2 == 1'd1) & (icmp_ln194_reg_5751 == 1'd0)))) begin
        open_set_heap_g_score_V_we0 = 1'b1;
    end else begin
        open_set_heap_g_score_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        open_set_heap_x_V_address0 = zext_ln197_1_fu_3850_p1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        open_set_heap_x_V_address0 = zext_ln199_fu_3842_p1;
    end else if (((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd1))) begin
        open_set_heap_x_V_address0 = zext_ln168_14_reg_5675;
    end else if (((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd0))) begin
        open_set_heap_x_V_address0 = zext_ln169_14_reg_5697;
    end else if (((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd1))) begin
        open_set_heap_x_V_address0 = zext_ln168_13_reg_5579;
    end else if (((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd0))) begin
        open_set_heap_x_V_address0 = zext_ln169_13_reg_5597;
    end else if (((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd1))) begin
        open_set_heap_x_V_address0 = zext_ln168_12_reg_5485;
    end else if (((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd0))) begin
        open_set_heap_x_V_address0 = zext_ln169_12_reg_5503;
    end else if (((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd1))) begin
        open_set_heap_x_V_address0 = zext_ln168_11_reg_5391;
    end else if (((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd0))) begin
        open_set_heap_x_V_address0 = zext_ln169_11_reg_5409;
    end else if (((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd1))) begin
        open_set_heap_x_V_address0 = zext_ln168_10_reg_5297;
    end else if (((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd0))) begin
        open_set_heap_x_V_address0 = zext_ln169_10_reg_5315;
    end else if (((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd1))) begin
        open_set_heap_x_V_address0 = zext_ln168_9_reg_5203;
    end else if (((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd0))) begin
        open_set_heap_x_V_address0 = zext_ln169_9_reg_5221;
    end else if (((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd1))) begin
        open_set_heap_x_V_address0 = zext_ln168_8_reg_5109;
    end else if (((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd0))) begin
        open_set_heap_x_V_address0 = zext_ln169_8_reg_5127;
    end else if (((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd1))) begin
        open_set_heap_x_V_address0 = zext_ln168_7_reg_5010;
    end else if (((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd0))) begin
        open_set_heap_x_V_address0 = zext_ln169_7_reg_5028;
    end else if (((icmp_ln878_33_fu_3176_p2 == 1'd1) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_x_V_address0 = zext_ln168_6_reg_4916;
    end else if (((icmp_ln878_33_fu_3176_p2 == 1'd0) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_x_V_address0 = zext_ln169_6_reg_4934;
    end else if (((icmp_ln878_31_fu_3095_p2 == 1'd1) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32))) begin
        open_set_heap_x_V_address0 = zext_ln168_5_reg_4817;
    end else if (((icmp_ln878_31_fu_3095_p2 == 1'd0) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32))) begin
        open_set_heap_x_V_address0 = zext_ln169_5_reg_4835;
    end else if (((icmp_ln878_29_fu_3003_p2 == 1'd1) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28))) begin
        open_set_heap_x_V_address0 = zext_ln168_4_reg_4723;
    end else if (((icmp_ln878_29_fu_3003_p2 == 1'd0) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28))) begin
        open_set_heap_x_V_address0 = zext_ln169_4_reg_4741;
    end else if (((icmp_ln878_26_fu_2918_p2 == 1'd1) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24))) begin
        open_set_heap_x_V_address0 = zext_ln168_3_reg_4624;
    end else if (((icmp_ln878_26_fu_2918_p2 == 1'd0) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24))) begin
        open_set_heap_x_V_address0 = zext_ln169_3_reg_4642;
    end else if (((icmp_ln878_23_fu_2826_p2 == 1'd1) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20))) begin
        open_set_heap_x_V_address0 = zext_ln168_2_reg_4536;
    end else if (((icmp_ln878_23_fu_2826_p2 == 1'd0) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20))) begin
        open_set_heap_x_V_address0 = zext_ln169_2_reg_4548;
    end else if (((icmp_ln878_21_fu_2741_p2 == 1'd1) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        open_set_heap_x_V_address0 = zext_ln168_1_reg_4435;
    end else if (((icmp_ln878_21_fu_2741_p2 == 1'd0) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        open_set_heap_x_V_address0 = zext_ln169_1_reg_4453;
    end else if (((icmp_ln878_19_fu_2649_p2 == 1'd1) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        open_set_heap_x_V_address0 = zext_ln168_reg_4341;
    end else if (((icmp_ln878_19_fu_2649_p2 == 1'd0) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        open_set_heap_x_V_address0 = zext_ln169_reg_4359;
    end else if (((icmp_ln878_17_fu_2564_p2 == 1'd1) & (1'd0 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        open_set_heap_x_V_address0 = 11'd1;
    end else if (((icmp_ln878_17_fu_2564_p2 == 1'd0) & (1'd0 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        open_set_heap_x_V_address0 = 11'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        open_set_heap_x_V_address0 = 11'd0;
    end else begin
        open_set_heap_x_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | ((icmp_ln878_31_fu_3095_p2 == 1'd1) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32)) | ((icmp_ln878_31_fu_3095_p2 == 1'd0) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32)) | ((icmp_ln878_29_fu_3003_p2 == 1'd1) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28)) | ((icmp_ln878_29_fu_3003_p2 == 1'd0) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28)) | ((icmp_ln878_26_fu_2918_p2 == 1'd1) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln878_26_fu_2918_p2 == 1'd0) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln878_23_fu_2826_p2 == 1'd1) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln878_23_fu_2826_p2 == 1'd0) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln878_21_fu_2741_p2 == 1'd1) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_21_fu_2741_p2 == 1'd0) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_19_fu_2649_p2 == 1'd1) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12)) | ((icmp_ln878_19_fu_2649_p2 == 1'd0) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12)) | ((icmp_ln878_17_fu_2564_p2 == 1'd1) & (1'd0 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln878_17_fu_2564_p2 == 1'd0) & (1'd0 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8)) | ((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd1)) | ((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd0)) | ((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd1)) | ((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd0)) | ((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd1)) | ((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd0)) | ((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd1)) | ((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd0)) | ((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd1)) | ((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd0)) | ((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd1)) | ((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd0)) | ((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd1)) | ((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd0)) | ((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd1)) | ((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd0)) | ((icmp_ln878_33_fu_3176_p2 == 1'd1) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36)) | ((icmp_ln878_33_fu_3176_p2 == 1'd0) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36)))) begin
        open_set_heap_x_V_ce0 = 1'b1;
    end else begin
        open_set_heap_x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        open_set_heap_x_V_d0 = moves_node_x_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        open_set_heap_x_V_d0 = node_x_V_reg_4263;
    end else begin
        open_set_heap_x_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state72) | ((1'b1 == ap_CS_fsm_state71) & (icmp_ln195_fu_3827_p2 == 1'd1) & (icmp_ln194_reg_5751 == 1'd0)))) begin
        open_set_heap_x_V_we0 = 1'b1;
    end else begin
        open_set_heap_x_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        open_set_heap_y_V_address0 = zext_ln197_1_fu_3850_p1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        open_set_heap_y_V_address0 = zext_ln199_fu_3842_p1;
    end else if (((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd1))) begin
        open_set_heap_y_V_address0 = zext_ln168_14_reg_5675;
    end else if (((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd0))) begin
        open_set_heap_y_V_address0 = zext_ln169_14_reg_5697;
    end else if (((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd1))) begin
        open_set_heap_y_V_address0 = zext_ln168_13_reg_5579;
    end else if (((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd0))) begin
        open_set_heap_y_V_address0 = zext_ln169_13_reg_5597;
    end else if (((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd1))) begin
        open_set_heap_y_V_address0 = zext_ln168_12_reg_5485;
    end else if (((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd0))) begin
        open_set_heap_y_V_address0 = zext_ln169_12_reg_5503;
    end else if (((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd1))) begin
        open_set_heap_y_V_address0 = zext_ln168_11_reg_5391;
    end else if (((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd0))) begin
        open_set_heap_y_V_address0 = zext_ln169_11_reg_5409;
    end else if (((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd1))) begin
        open_set_heap_y_V_address0 = zext_ln168_10_reg_5297;
    end else if (((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd0))) begin
        open_set_heap_y_V_address0 = zext_ln169_10_reg_5315;
    end else if (((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd1))) begin
        open_set_heap_y_V_address0 = zext_ln168_9_reg_5203;
    end else if (((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd0))) begin
        open_set_heap_y_V_address0 = zext_ln169_9_reg_5221;
    end else if (((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd1))) begin
        open_set_heap_y_V_address0 = zext_ln168_8_reg_5109;
    end else if (((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd0))) begin
        open_set_heap_y_V_address0 = zext_ln169_8_reg_5127;
    end else if (((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd1))) begin
        open_set_heap_y_V_address0 = zext_ln168_7_reg_5010;
    end else if (((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd0))) begin
        open_set_heap_y_V_address0 = zext_ln169_7_reg_5028;
    end else if (((icmp_ln878_33_fu_3176_p2 == 1'd1) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_y_V_address0 = zext_ln168_6_reg_4916;
    end else if (((icmp_ln878_33_fu_3176_p2 == 1'd0) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_y_V_address0 = zext_ln169_6_reg_4934;
    end else if (((icmp_ln878_31_fu_3095_p2 == 1'd1) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32))) begin
        open_set_heap_y_V_address0 = zext_ln168_5_reg_4817;
    end else if (((icmp_ln878_31_fu_3095_p2 == 1'd0) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32))) begin
        open_set_heap_y_V_address0 = zext_ln169_5_reg_4835;
    end else if (((icmp_ln878_29_fu_3003_p2 == 1'd1) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28))) begin
        open_set_heap_y_V_address0 = zext_ln168_4_reg_4723;
    end else if (((icmp_ln878_29_fu_3003_p2 == 1'd0) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28))) begin
        open_set_heap_y_V_address0 = zext_ln169_4_reg_4741;
    end else if (((icmp_ln878_26_fu_2918_p2 == 1'd1) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24))) begin
        open_set_heap_y_V_address0 = zext_ln168_3_reg_4624;
    end else if (((icmp_ln878_26_fu_2918_p2 == 1'd0) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24))) begin
        open_set_heap_y_V_address0 = zext_ln169_3_reg_4642;
    end else if (((icmp_ln878_23_fu_2826_p2 == 1'd1) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20))) begin
        open_set_heap_y_V_address0 = zext_ln168_2_reg_4536;
    end else if (((icmp_ln878_23_fu_2826_p2 == 1'd0) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20))) begin
        open_set_heap_y_V_address0 = zext_ln169_2_reg_4548;
    end else if (((icmp_ln878_21_fu_2741_p2 == 1'd1) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        open_set_heap_y_V_address0 = zext_ln168_1_reg_4435;
    end else if (((icmp_ln878_21_fu_2741_p2 == 1'd0) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16))) begin
        open_set_heap_y_V_address0 = zext_ln169_1_reg_4453;
    end else if (((icmp_ln878_19_fu_2649_p2 == 1'd1) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        open_set_heap_y_V_address0 = zext_ln168_reg_4341;
    end else if (((icmp_ln878_19_fu_2649_p2 == 1'd0) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        open_set_heap_y_V_address0 = zext_ln169_reg_4359;
    end else if (((icmp_ln878_17_fu_2564_p2 == 1'd1) & (1'd0 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        open_set_heap_y_V_address0 = 11'd1;
    end else if (((icmp_ln878_17_fu_2564_p2 == 1'd0) & (1'd0 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        open_set_heap_y_V_address0 = 11'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        open_set_heap_y_V_address0 = 11'd0;
    end else begin
        open_set_heap_y_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | ((icmp_ln878_31_fu_3095_p2 == 1'd1) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32)) | ((icmp_ln878_31_fu_3095_p2 == 1'd0) & (1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32)) | ((icmp_ln878_29_fu_3003_p2 == 1'd1) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28)) | ((icmp_ln878_29_fu_3003_p2 == 1'd0) & (1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28)) | ((icmp_ln878_26_fu_2918_p2 == 1'd1) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln878_26_fu_2918_p2 == 1'd0) & (1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln878_23_fu_2826_p2 == 1'd1) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln878_23_fu_2826_p2 == 1'd0) & (1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln878_21_fu_2741_p2 == 1'd1) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_21_fu_2741_p2 == 1'd0) & (1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_19_fu_2649_p2 == 1'd1) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12)) | ((icmp_ln878_19_fu_2649_p2 == 1'd0) & (1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12)) | ((icmp_ln878_17_fu_2564_p2 == 1'd1) & (1'd0 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln878_17_fu_2564_p2 == 1'd0) & (1'd0 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8)) | ((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd1)) | ((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln878_49_fu_3805_p2 == 1'd0)) | ((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd1)) | ((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64) & (icmp_ln878_47_fu_3730_p2 == 1'd0)) | ((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd1)) | ((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60) & (icmp_ln878_45_fu_3655_p2 == 1'd0)) | ((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd1)) | ((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56) & (icmp_ln878_43_fu_3580_p2 == 1'd0)) | ((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd1)) | ((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52) & (icmp_ln878_41_fu_3505_p2 == 1'd0)) | ((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd1)) | ((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48) & (icmp_ln878_39_fu_3430_p2 == 1'd0)) | ((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd1)) | ((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln878_37_fu_3353_p2 == 1'd0)) | ((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd1)) | ((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40) & (icmp_ln878_35_fu_3268_p2 == 1'd0)) | ((icmp_ln878_33_fu_3176_p2 == 1'd1) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36)) | ((icmp_ln878_33_fu_3176_p2 == 1'd0) & (1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36)))) begin
        open_set_heap_y_V_ce0 = 1'b1;
    end else begin
        open_set_heap_y_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        open_set_heap_y_V_d0 = moves_node_y_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        open_set_heap_y_V_d0 = node_y_V_reg_4268;
    end else begin
        open_set_heap_y_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state72) | ((1'b1 == ap_CS_fsm_state71) & (icmp_ln195_fu_3827_p2 == 1'd1) & (icmp_ln194_reg_5751 == 1'd0)))) begin
        open_set_heap_y_V_we0 = 1'b1;
    end else begin
        open_set_heap_y_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'd0 == and_ln172_fu_2558_p2) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'd0 == and_ln172_1_fu_2643_p2) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'd0 == and_ln172_2_fu_2735_p2) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((1'd0 == and_ln172_3_fu_2820_p2) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'd0 == and_ln172_4_fu_2912_p2) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'd0 == and_ln172_5_fu_2997_p2) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((1'd0 == and_ln172_6_fu_3089_p2) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((1'd0 == and_ln172_7_fu_3170_p2) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((1'd0 == and_ln172_8_fu_3262_p2) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((1'd0 == and_ln172_9_fu_3347_p2) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((1'd0 == and_ln172_10_fu_3424_p2) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((1'd0 == and_ln172_11_fu_3499_p2) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((1'd0 == and_ln172_12_fu_3574_p2) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            if (((1'd0 == and_ln172_13_fu_3649_p2) & (1'b1 == ap_CS_fsm_state60))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            if (((1'd0 == and_ln172_14_fu_3724_p2) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            if (((1'd0 == and_ln172_15_fu_3799_p2) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            if (((1'b1 == ap_CS_fsm_state71) & ((icmp_ln195_fu_3827_p2 == 1'd1) | (icmp_ln194_reg_5751 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln164_10_fu_3457_p2 = (shl_ln163_reg_5286 + 16'd2);

assign add_ln164_11_fu_3532_p2 = (shl_ln163_10_reg_5380 + 16'd2);

assign add_ln164_12_fu_3607_p2 = (shl_ln163_11_reg_5474 + 16'd2);

assign add_ln164_13_fu_3682_p2 = (shl_ln163_12_reg_5568 + 16'd2);

assign add_ln164_14_fu_3752_p2 = (shl_ln163_13_fu_3740_p2 + 16'd2);

assign add_ln164_1_fu_2677_p2 = (zext_ln163_fu_2674_p1 + 5'd2);

assign add_ln164_2_fu_2761_p2 = (shl_ln163_2_fu_2747_p3 + 6'd2);

assign add_ln164_3_fu_2854_p2 = (zext_ln163_1_fu_2851_p1 + 8'd2);

assign add_ln164_4_fu_2943_p2 = (shl_ln163_4_reg_4712 + 9'd2);

assign add_ln164_5_fu_3031_p2 = (zext_ln163_2_fu_3028_p1 + 11'd2);

assign add_ln164_6_fu_3120_p2 = (shl_ln163_6_reg_4905 + 12'd2);

assign add_ln164_7_fu_3208_p2 = (zext_ln163_3_fu_3205_p1 + 14'd2);

assign add_ln164_8_fu_3297_p2 = (shl_ln163_8_reg_5098 + 15'd2);

assign add_ln164_9_fu_3382_p2 = (shl_ln163_9_reg_5192 + 16'd2);

assign add_ln164_fu_2589_p2 = (shl_ln_reg_4330 + 3'd2);

assign and_ln172_10_fu_3424_p2 = (icmp_ln878_38_fu_3419_p2 & icmp_ln878_10_fu_3414_p2);

assign and_ln172_11_fu_3499_p2 = (icmp_ln878_40_fu_3494_p2 & icmp_ln878_11_fu_3489_p2);

assign and_ln172_12_fu_3574_p2 = (icmp_ln878_42_fu_3569_p2 & icmp_ln878_12_fu_3564_p2);

assign and_ln172_13_fu_3649_p2 = (icmp_ln878_44_fu_3644_p2 & icmp_ln878_13_fu_3639_p2);

assign and_ln172_14_fu_3724_p2 = (icmp_ln878_46_fu_3719_p2 & icmp_ln878_14_fu_3714_p2);

assign and_ln172_15_fu_3799_p2 = (icmp_ln878_48_fu_3794_p2 & icmp_ln878_15_fu_3789_p2);

assign and_ln172_1_fu_2643_p2 = (icmp_ln878_1_fu_2633_p2 & icmp_ln878_18_fu_2638_p2);

assign and_ln172_2_fu_2735_p2 = (icmp_ln878_2_fu_2725_p2 & icmp_ln878_20_fu_2730_p2);

assign and_ln172_3_fu_2820_p2 = (icmp_ln878_3_fu_2810_p2 & icmp_ln878_22_fu_2815_p2);

assign and_ln172_4_fu_2912_p2 = (icmp_ln878_25_fu_2907_p2 & icmp_ln878_24_fu_2902_p2);

assign and_ln172_5_fu_2997_p2 = (icmp_ln878_28_fu_2992_p2 & icmp_ln878_27_fu_2987_p2);

assign and_ln172_6_fu_3089_p2 = (icmp_ln878_6_fu_3079_p2 & icmp_ln878_30_fu_3084_p2);

assign and_ln172_7_fu_3170_p2 = (icmp_ln878_7_fu_3160_p2 & icmp_ln878_32_fu_3165_p2);

assign and_ln172_8_fu_3262_p2 = (icmp_ln878_8_fu_3252_p2 & icmp_ln878_34_fu_3257_p2);

assign and_ln172_9_fu_3347_p2 = (icmp_ln878_9_fu_3337_p2 & icmp_ln878_36_fu_3342_p2);

assign and_ln172_fu_2558_p2 = (icmp_ln878_fu_2548_p2 & icmp_ln878_16_fu_2553_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign i_17_fu_3821_p2 = (i_reg_2451 + 5'd1);

assign icmp_ln168_10_fu_3392_p2 = ((or_ln163_9_reg_5197 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_11_fu_3467_p2 = ((or_ln163_10_reg_5291 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_12_fu_3542_p2 = ((or_ln163_11_reg_5385 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_13_fu_3617_p2 = ((or_ln163_12_reg_5479 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_14_fu_3692_p2 = ((or_ln163_13_reg_5573 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_15_fu_3763_p2 = ((or_ln163_14_reg_5662 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_1_fu_2605_p2 = ((zext_ln164_fu_2599_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_2_fu_2694_p2 = ((zext_ln164_1_fu_2688_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_3_fu_2782_p2 = ((zext_ln164_3_fu_2776_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_4_fu_2871_p2 = ((zext_ln164_4_fu_2865_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_5_fu_2959_p2 = ((zext_ln164_6_fu_2953_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_6_fu_3048_p2 = ((zext_ln164_7_fu_3042_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_7_fu_3136_p2 = ((zext_ln164_9_fu_3130_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_8_fu_3225_p2 = ((zext_ln164_10_fu_3219_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_9_fu_3313_p2 = ((zext_ln164_12_fu_3307_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_2522_p2 = ((tmp_fu_2512_p4 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_10_fu_3396_p2 = ((add_ln164_9_reg_5215 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_11_fu_3471_p2 = ((add_ln164_10_reg_5309 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_12_fu_3546_p2 = ((add_ln164_11_reg_5403 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_13_fu_3621_p2 = ((add_ln164_12_reg_5497 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_14_fu_3696_p2 = ((add_ln164_13_reg_5591 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_15_fu_3767_p2 = ((add_ln164_14_reg_5668 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_1_fu_2610_p2 = ((zext_ln168_15_fu_2602_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_2_fu_2699_p2 = ((zext_ln168_16_fu_2691_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_3_fu_2787_p2 = ((zext_ln168_17_fu_2779_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_4_fu_2876_p2 = ((zext_ln168_18_fu_2868_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_5_fu_2964_p2 = ((zext_ln168_19_fu_2956_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_6_fu_3053_p2 = ((zext_ln168_20_fu_3045_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_7_fu_3141_p2 = ((zext_ln168_21_fu_3133_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_8_fu_3230_p2 = ((zext_ln168_22_fu_3222_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_9_fu_3318_p2 = ((zext_ln168_23_fu_3310_p1 < open_set_size) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_2528_p2 = ((open_set_size > 16'd2) ? 1'b1 : 1'b0);

assign icmp_ln194_fu_3815_p2 = ((move_count_0299_reg_2377 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln195_fu_3827_p2 = ((i_reg_2451 == move_count_0299_reg_2377) ? 1'b1 : 1'b0);

assign icmp_ln878_10_fu_3414_p2 = ((node_f_score_V_reg_4058 < select_ln168_10_fu_3400_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_11_fu_3489_p2 = ((node_f_score_V_reg_4058 < select_ln168_11_fu_3475_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_12_fu_3564_p2 = ((node_f_score_V_reg_4058 < select_ln168_12_fu_3550_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_13_fu_3639_p2 = ((node_f_score_V_reg_4058 < select_ln168_13_fu_3625_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_14_fu_3714_p2 = ((node_f_score_V_reg_4058 < select_ln168_14_fu_3700_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_15_fu_3789_p2 = ((node_f_score_V_reg_4058 < select_ln168_15_fu_3775_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_16_fu_2553_p2 = ((node_f_score_V_reg_4058 < select_ln169_fu_2541_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_17_fu_2564_p2 = ((select_ln168_fu_2534_p3 < select_ln169_fu_2541_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_18_fu_2638_p2 = ((node_f_score_V_reg_4058 < select_ln169_1_fu_2626_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_19_fu_2649_p2 = ((select_ln168_1_fu_2619_p3 < select_ln169_1_fu_2626_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_1_fu_2633_p2 = ((node_f_score_V_reg_4058 < select_ln168_1_fu_2619_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_20_fu_2730_p2 = ((node_f_score_V_reg_4058 < select_ln169_2_fu_2718_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_21_fu_2741_p2 = ((select_ln168_2_fu_2711_p3 < select_ln169_2_fu_2718_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_22_fu_2815_p2 = ((node_f_score_V_reg_4058 < select_ln169_3_fu_2803_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_23_fu_2826_p2 = ((select_ln168_3_fu_2796_p3 < select_ln169_3_fu_2803_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_24_fu_2902_p2 = ((node_f_score_V_reg_4058 < select_ln168_4_fu_2888_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_25_fu_2907_p2 = ((node_f_score_V_reg_4058 < select_ln169_4_fu_2895_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_26_fu_2918_p2 = ((select_ln168_4_fu_2888_p3 < select_ln169_4_fu_2895_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_27_fu_2987_p2 = ((node_f_score_V_reg_4058 < select_ln168_5_fu_2973_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_28_fu_2992_p2 = ((node_f_score_V_reg_4058 < select_ln169_5_fu_2980_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_29_fu_3003_p2 = ((select_ln168_5_fu_2973_p3 < select_ln169_5_fu_2980_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_2725_p2 = ((node_f_score_V_reg_4058 < select_ln168_2_fu_2711_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_30_fu_3084_p2 = ((node_f_score_V_reg_4058 < select_ln169_6_fu_3072_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_31_fu_3095_p2 = ((select_ln168_6_fu_3065_p3 < select_ln169_6_fu_3072_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_32_fu_3165_p2 = ((node_f_score_V_reg_4058 < select_ln169_7_fu_3153_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_33_fu_3176_p2 = ((select_ln168_7_fu_3146_p3 < select_ln169_7_fu_3153_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_34_fu_3257_p2 = ((node_f_score_V_reg_4058 < select_ln169_8_fu_3245_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_35_fu_3268_p2 = ((select_ln168_8_fu_3238_p3 < select_ln169_8_fu_3245_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_36_fu_3342_p2 = ((node_f_score_V_reg_4058 < select_ln169_9_fu_3330_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_37_fu_3353_p2 = ((select_ln168_9_fu_3323_p3 < select_ln169_9_fu_3330_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_38_fu_3419_p2 = ((node_f_score_V_reg_4058 < select_ln169_10_fu_3407_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_39_fu_3430_p2 = ((select_ln168_10_fu_3400_p3 < select_ln169_10_fu_3407_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_3_fu_2810_p2 = ((node_f_score_V_reg_4058 < select_ln168_3_fu_2796_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_40_fu_3494_p2 = ((node_f_score_V_reg_4058 < select_ln169_11_fu_3482_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_41_fu_3505_p2 = ((select_ln168_11_fu_3475_p3 < select_ln169_11_fu_3482_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_42_fu_3569_p2 = ((node_f_score_V_reg_4058 < select_ln169_12_fu_3557_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_43_fu_3580_p2 = ((select_ln168_12_fu_3550_p3 < select_ln169_12_fu_3557_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_44_fu_3644_p2 = ((node_f_score_V_reg_4058 < select_ln169_13_fu_3632_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_45_fu_3655_p2 = ((select_ln168_13_fu_3625_p3 < select_ln169_13_fu_3632_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_46_fu_3719_p2 = ((node_f_score_V_reg_4058 < select_ln169_14_fu_3707_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_47_fu_3730_p2 = ((select_ln168_14_fu_3700_p3 < select_ln169_14_fu_3707_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_48_fu_3794_p2 = ((node_f_score_V_reg_4058 < select_ln169_15_fu_3782_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_49_fu_3805_p2 = ((select_ln168_15_fu_3775_p3 < select_ln169_15_fu_3782_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_6_fu_3079_p2 = ((node_f_score_V_reg_4058 < select_ln168_6_fu_3065_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_7_fu_3160_p2 = ((node_f_score_V_reg_4058 < select_ln168_7_fu_3146_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_8_fu_3252_p2 = ((node_f_score_V_reg_4058 < select_ln168_8_fu_3238_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_9_fu_3337_p2 = ((node_f_score_V_reg_4058 < select_ln168_9_fu_3323_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_2548_p2 = ((node_f_score_V_reg_4058 < select_ln168_fu_2534_p3) ? 1'b1 : 1'b0);

assign or_ln163_10_fu_3446_p2 = (shl_ln163_fu_3440_p2 | 16'd1);

assign or_ln163_11_fu_3521_p2 = (shl_ln163_10_fu_3515_p2 | 16'd1);

assign or_ln163_12_fu_3596_p2 = (shl_ln163_11_fu_3590_p2 | 16'd1);

assign or_ln163_13_fu_3671_p2 = (shl_ln163_12_fu_3665_p2 | 16'd1);

assign or_ln163_14_fu_3746_p2 = (shl_ln163_13_fu_3740_p2 | 16'd1);

assign or_ln163_1_fu_2663_p2 = (shl_ln163_1_fu_2655_p3 | 4'd1);

assign or_ln163_2_fu_2755_p2 = (shl_ln163_2_fu_2747_p3 | 6'd1);

assign or_ln163_3_fu_2840_p2 = (shl_ln163_3_fu_2832_p3 | 7'd1);

assign or_ln163_4_fu_2932_p2 = (shl_ln163_4_fu_2924_p3 | 9'd1);

assign or_ln163_5_fu_3017_p2 = (shl_ln163_5_fu_3009_p3 | 10'd1);

assign or_ln163_6_fu_3109_p2 = (shl_ln163_6_fu_3101_p3 | 12'd1);

assign or_ln163_7_fu_3194_p2 = (shl_ln163_7_fu_3186_p3 | 13'd1);

assign or_ln163_8_fu_3286_p2 = (shl_ln163_8_fu_3278_p3 | 15'd1);

assign or_ln163_9_fu_3371_p2 = (shl_ln163_9_fu_3363_p3 | 16'd1);

assign or_ln163_fu_2578_p2 = (shl_ln_fu_2570_p3 | 3'd1);

assign select_ln168_10_fu_3400_p3 = ((icmp_ln168_10_reg_5233[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_11_fu_3475_p3 = ((icmp_ln168_11_reg_5327[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_12_fu_3550_p3 = ((icmp_ln168_12_reg_5421[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_13_fu_3625_p3 = ((icmp_ln168_13_reg_5515[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_14_fu_3700_p3 = ((icmp_ln168_14_reg_5609[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_15_fu_3775_p3 = ((icmp_ln168_15_reg_5687[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_1_fu_2619_p3 = ((icmp_ln168_1_reg_4371[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_2_fu_2711_p3 = ((icmp_ln168_2_reg_4465[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_3_fu_2796_p3 = ((icmp_ln168_3_reg_4560[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_4_fu_2888_p3 = ((icmp_ln168_4_reg_4654[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_5_fu_2973_p3 = ((icmp_ln168_5_reg_4753[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_6_fu_3065_p3 = ((icmp_ln168_6_reg_4847[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_7_fu_3146_p3 = ((icmp_ln168_7_reg_4946[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_8_fu_3238_p3 = ((icmp_ln168_8_reg_5040[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_9_fu_3323_p3 = ((icmp_ln168_9_reg_5139[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln168_fu_2534_p3 = ((icmp_ln168_reg_4248[0:0] == 1'b1) ? reg_2462 : 11'd2047);

assign select_ln169_10_fu_3407_p3 = ((icmp_ln169_10_reg_5238[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_11_fu_3482_p3 = ((icmp_ln169_11_reg_5332[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_12_fu_3557_p3 = ((icmp_ln169_12_reg_5426[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_13_fu_3632_p3 = ((icmp_ln169_13_reg_5520[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_14_fu_3707_p3 = ((icmp_ln169_14_reg_5614[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_15_fu_3782_p3 = ((icmp_ln169_15_reg_5692[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_1_fu_2626_p3 = ((icmp_ln169_1_reg_4376[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_2_fu_2718_p3 = ((icmp_ln169_2_reg_4470[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_3_fu_2803_p3 = ((icmp_ln169_3_reg_4565[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_4_fu_2895_p3 = ((icmp_ln169_4_reg_4659[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_5_fu_2980_p3 = ((icmp_ln169_5_reg_4758[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_6_fu_3072_p3 = ((icmp_ln169_6_reg_4852[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_7_fu_3153_p3 = ((icmp_ln169_7_reg_4951[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_8_fu_3245_p3 = ((icmp_ln169_8_reg_5045[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_9_fu_3330_p3 = ((icmp_ln169_9_reg_5144[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign select_ln169_fu_2541_p3 = ((icmp_ln169_reg_4253[0:0] == 1'b1) ? reg_2468 : 11'd2047);

assign shl_ln163_10_fu_3515_p2 = ap_phi_mux_current_1_11_in_in_phi_fu_2240_p4 << 16'd1;

assign shl_ln163_11_fu_3590_p2 = ap_phi_mux_current_1_12_in_in_phi_fu_2259_p4 << 16'd1;

assign shl_ln163_12_fu_3665_p2 = ap_phi_mux_current_1_13_in_in_phi_fu_2278_p4 << 16'd1;

assign shl_ln163_13_fu_3740_p2 = ap_phi_mux_current_1_14_in_in_phi_fu_2297_p4 << 16'd1;

assign shl_ln163_1_fu_2655_p3 = {{ap_phi_mux_current_1_1_phi_fu_2043_p4}, {1'd0}};

assign shl_ln163_2_fu_2747_p3 = {{ap_phi_mux_current_1_2_phi_fu_2063_p4}, {1'd0}};

assign shl_ln163_3_fu_2832_p3 = {{ap_phi_mux_current_1_3_phi_fu_2083_p4}, {1'd0}};

assign shl_ln163_4_fu_2924_p3 = {{ap_phi_mux_current_1_4_phi_fu_2103_p4}, {1'd0}};

assign shl_ln163_5_fu_3009_p3 = {{ap_phi_mux_current_1_5_phi_fu_2123_p4}, {1'd0}};

assign shl_ln163_6_fu_3101_p3 = {{ap_phi_mux_current_1_6_phi_fu_2144_p4}, {1'd0}};

assign shl_ln163_7_fu_3186_p3 = {{ap_phi_mux_current_1_7_phi_fu_2164_p4}, {1'd0}};

assign shl_ln163_8_fu_3278_p3 = {{ap_phi_mux_current_1_8_phi_fu_2183_p4}, {1'd0}};

assign shl_ln163_9_fu_3363_p3 = {{ap_phi_mux_current_1_9_phi_fu_2202_p4}, {1'd0}};

assign shl_ln163_fu_3440_p2 = ap_phi_mux_current_1_10_in_in_phi_fu_2221_p4 << 16'd1;

assign shl_ln_fu_2570_p3 = {{ap_phi_mux_current_1_0_phi_fu_2021_p4}, {1'd0}};

assign tmp_fu_2512_p4 = {{open_set_size[15:1]}};

assign trunc_ln139_1_fu_3274_p1 = ap_phi_mux_current_1_8_phi_fu_2183_p4[10:0];

assign trunc_ln139_2_fu_3359_p1 = ap_phi_mux_current_1_9_phi_fu_2202_p4[10:0];

assign trunc_ln139_3_fu_3436_p1 = ap_phi_mux_current_1_10_in_in_phi_fu_2221_p4[10:0];

assign trunc_ln139_4_fu_3511_p1 = ap_phi_mux_current_1_11_in_in_phi_fu_2240_p4[10:0];

assign trunc_ln139_5_fu_3586_p1 = ap_phi_mux_current_1_12_in_in_phi_fu_2259_p4[10:0];

assign trunc_ln139_6_fu_3661_p1 = ap_phi_mux_current_1_13_in_in_phi_fu_2278_p4[10:0];

assign trunc_ln139_7_fu_3736_p1 = ap_phi_mux_current_1_14_in_in_phi_fu_2297_p4[10:0];

assign trunc_ln139_fu_3182_p1 = ap_phi_mux_current_1_7_phi_fu_2164_p4[10:0];

assign trunc_ln168_fu_3811_p1 = ap_phi_mux_current_1_15_in_in_phi_fu_2328_p4[10:0];

assign zext_ln139_1_fu_2704_p1 = current_1_1_reg_2040;

assign zext_ln139_2_fu_2792_p1 = current_1_2_reg_2060;

assign zext_ln139_3_fu_2881_p1 = current_1_3_reg_2080;

assign zext_ln139_4_fu_2969_p1 = current_1_4_reg_2100;

assign zext_ln139_5_fu_3058_p1 = current_1_5_reg_2120;

assign zext_ln139_fu_2615_p1 = current_1_0_reg_2018;

assign zext_ln163_1_fu_2851_p1 = shl_ln163_3_reg_4613;

assign zext_ln163_2_fu_3028_p1 = shl_ln163_5_reg_4806;

assign zext_ln163_3_fu_3205_p1 = shl_ln163_7_reg_4999;

assign zext_ln163_fu_2674_p1 = shl_ln163_1_reg_4424;

assign zext_ln164_10_fu_3219_p1 = or_ln163_7_reg_5004;

assign zext_ln164_11_fu_3235_p1 = or_ln163_7_reg_5004;

assign zext_ln164_12_fu_3307_p1 = or_ln163_8_reg_5103;

assign zext_ln164_1_fu_2688_p1 = or_ln163_1_reg_4429;

assign zext_ln164_2_fu_2708_p1 = or_ln163_1_reg_4429;

assign zext_ln164_3_fu_2776_p1 = or_ln163_2_reg_4523;

assign zext_ln164_4_fu_2865_p1 = or_ln163_3_reg_4618;

assign zext_ln164_5_fu_2885_p1 = or_ln163_3_reg_4618;

assign zext_ln164_6_fu_2953_p1 = or_ln163_4_reg_4717;

assign zext_ln164_7_fu_3042_p1 = or_ln163_5_reg_4811;

assign zext_ln164_8_fu_3062_p1 = or_ln163_5_reg_4811;

assign zext_ln164_9_fu_3130_p1 = or_ln163_6_reg_4910;

assign zext_ln164_fu_2599_p1 = or_ln163_reg_4335;

assign zext_ln168_10_fu_3452_p1 = or_ln163_10_fu_3446_p2;

assign zext_ln168_11_fu_3527_p1 = or_ln163_11_fu_3521_p2;

assign zext_ln168_12_fu_3602_p1 = or_ln163_12_fu_3596_p2;

assign zext_ln168_13_fu_3677_p1 = or_ln163_13_fu_3671_p2;

assign zext_ln168_14_fu_3758_p1 = or_ln163_14_fu_3746_p2;

assign zext_ln168_15_fu_2602_p1 = add_ln164_reg_4353;

assign zext_ln168_16_fu_2691_p1 = add_ln164_1_reg_4447;

assign zext_ln168_17_fu_2779_p1 = add_ln164_2_reg_4529;

assign zext_ln168_18_fu_2868_p1 = add_ln164_3_reg_4636;

assign zext_ln168_19_fu_2956_p1 = add_ln164_4_reg_4735;

assign zext_ln168_1_fu_2669_p1 = or_ln163_1_fu_2663_p2;

assign zext_ln168_20_fu_3045_p1 = add_ln164_5_reg_4829;

assign zext_ln168_21_fu_3133_p1 = add_ln164_6_reg_4928;

assign zext_ln168_22_fu_3222_p1 = add_ln164_7_reg_5022;

assign zext_ln168_23_fu_3310_p1 = add_ln164_8_reg_5121;

assign zext_ln168_2_fu_2767_p1 = or_ln163_2_fu_2755_p2;

assign zext_ln168_3_fu_2846_p1 = or_ln163_3_fu_2840_p2;

assign zext_ln168_4_fu_2938_p1 = or_ln163_4_fu_2932_p2;

assign zext_ln168_5_fu_3023_p1 = or_ln163_5_fu_3017_p2;

assign zext_ln168_6_fu_3115_p1 = or_ln163_6_fu_3109_p2;

assign zext_ln168_7_fu_3200_p1 = or_ln163_7_fu_3194_p2;

assign zext_ln168_8_fu_3292_p1 = or_ln163_8_fu_3286_p2;

assign zext_ln168_9_fu_3377_p1 = or_ln163_9_fu_3371_p2;

assign zext_ln168_fu_2584_p1 = or_ln163_fu_2578_p2;

assign zext_ln169_10_fu_3462_p1 = add_ln164_10_fu_3457_p2;

assign zext_ln169_11_fu_3537_p1 = add_ln164_11_fu_3532_p2;

assign zext_ln169_12_fu_3612_p1 = add_ln164_12_fu_3607_p2;

assign zext_ln169_13_fu_3687_p1 = add_ln164_13_fu_3682_p2;

assign zext_ln169_14_fu_3771_p1 = add_ln164_14_reg_5668;

assign zext_ln169_1_fu_2683_p1 = add_ln164_1_fu_2677_p2;

assign zext_ln169_2_fu_2772_p1 = add_ln164_2_reg_4529;

assign zext_ln169_3_fu_2860_p1 = add_ln164_3_fu_2854_p2;

assign zext_ln169_4_fu_2948_p1 = add_ln164_4_fu_2943_p2;

assign zext_ln169_5_fu_3037_p1 = add_ln164_5_fu_3031_p2;

assign zext_ln169_6_fu_3125_p1 = add_ln164_6_fu_3120_p2;

assign zext_ln169_7_fu_3214_p1 = add_ln164_7_fu_3208_p2;

assign zext_ln169_8_fu_3302_p1 = add_ln164_8_fu_3297_p2;

assign zext_ln169_9_fu_3387_p1 = add_ln164_9_fu_3382_p2;

assign zext_ln169_fu_2594_p1 = add_ln164_fu_2589_p2;

assign zext_ln197_1_fu_3850_p1 = moves_target_q0;

assign zext_ln197_fu_3833_p1 = i_reg_2451;

assign zext_ln199_fu_3842_p1 = current7_reg_2334;

always @ (posedge ap_clk) begin
    shl_ln_reg_4330[0] <= 1'b0;
    or_ln163_reg_4335[0] <= 1'b1;
    zext_ln168_reg_4341[0] <= 1'b1;
    zext_ln168_reg_4341[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    add_ln164_reg_4353[0] <= 1'b0;
    zext_ln169_reg_4359[0] <= 1'b0;
    zext_ln169_reg_4359[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln139_reg_4381[10:2] <= 9'b000000000;
    shl_ln163_1_reg_4424[0] <= 1'b0;
    or_ln163_1_reg_4429[0] <= 1'b1;
    zext_ln168_1_reg_4435[0] <= 1'b1;
    zext_ln168_1_reg_4435[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln164_1_reg_4447[0] <= 1'b0;
    zext_ln169_1_reg_4453[0] <= 1'b0;
    zext_ln169_1_reg_4453[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln139_1_reg_4475[10:3] <= 8'b00000000;
    zext_ln164_2_reg_4481[0] <= 1'b1;
    zext_ln164_2_reg_4481[4] <= 1'b0;
    or_ln163_2_reg_4523[0] <= 1'b1;
    add_ln164_2_reg_4529[0] <= 1'b0;
    zext_ln168_2_reg_4536[0] <= 1'b1;
    zext_ln168_2_reg_4536[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln169_2_reg_4548[0] <= 1'b0;
    zext_ln169_2_reg_4548[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln139_2_reg_4570[10:5] <= 6'b000000;
    shl_ln163_3_reg_4613[0] <= 1'b0;
    or_ln163_3_reg_4618[0] <= 1'b1;
    zext_ln168_3_reg_4624[0] <= 1'b1;
    zext_ln168_3_reg_4624[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    add_ln164_3_reg_4636[0] <= 1'b0;
    zext_ln169_3_reg_4642[0] <= 1'b0;
    zext_ln169_3_reg_4642[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln139_3_reg_4664[10:6] <= 5'b00000;
    zext_ln164_5_reg_4670[0] <= 1'b1;
    zext_ln164_5_reg_4670[7] <= 1'b0;
    shl_ln163_4_reg_4712[0] <= 1'b0;
    or_ln163_4_reg_4717[0] <= 1'b1;
    zext_ln168_4_reg_4723[0] <= 1'b1;
    zext_ln168_4_reg_4723[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    add_ln164_4_reg_4735[0] <= 1'b0;
    zext_ln169_4_reg_4741[0] <= 1'b0;
    zext_ln169_4_reg_4741[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln139_4_reg_4763[10:8] <= 3'b000;
    shl_ln163_5_reg_4806[0] <= 1'b0;
    or_ln163_5_reg_4811[0] <= 1'b1;
    zext_ln168_5_reg_4817[0] <= 1'b1;
    zext_ln168_5_reg_4817[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    add_ln164_5_reg_4829[0] <= 1'b0;
    zext_ln169_5_reg_4835[0] <= 1'b0;
    zext_ln169_5_reg_4835[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln139_5_reg_4857[10:9] <= 2'b00;
    zext_ln164_8_reg_4863[0] <= 1'b1;
    zext_ln164_8_reg_4863[10] <= 1'b0;
    shl_ln163_6_reg_4905[0] <= 1'b0;
    or_ln163_6_reg_4910[0] <= 1'b1;
    zext_ln168_6_reg_4916[0] <= 1'b1;
    zext_ln168_6_reg_4916[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    add_ln164_6_reg_4928[0] <= 1'b0;
    zext_ln169_6_reg_4934[0] <= 1'b0;
    zext_ln169_6_reg_4934[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    shl_ln163_7_reg_4999[0] <= 1'b0;
    or_ln163_7_reg_5004[0] <= 1'b1;
    zext_ln168_7_reg_5010[0] <= 1'b1;
    zext_ln168_7_reg_5010[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    add_ln164_7_reg_5022[0] <= 1'b0;
    zext_ln169_7_reg_5028[0] <= 1'b0;
    zext_ln169_7_reg_5028[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln164_11_reg_5050[0] <= 1'b1;
    zext_ln164_11_reg_5050[13] <= 1'b0;
    shl_ln163_8_reg_5098[0] <= 1'b0;
    or_ln163_8_reg_5103[0] <= 1'b1;
    zext_ln168_8_reg_5109[0] <= 1'b1;
    zext_ln168_8_reg_5109[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    add_ln164_8_reg_5121[0] <= 1'b0;
    zext_ln169_8_reg_5127[0] <= 1'b0;
    zext_ln169_8_reg_5127[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    shl_ln163_9_reg_5192[0] <= 1'b0;
    or_ln163_9_reg_5197[0] <= 1'b1;
    zext_ln168_9_reg_5203[0] <= 1'b1;
    zext_ln168_9_reg_5203[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    add_ln164_9_reg_5215[0] <= 1'b0;
    zext_ln169_9_reg_5221[0] <= 1'b0;
    zext_ln169_9_reg_5221[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    shl_ln163_reg_5286[0] <= 1'b0;
    or_ln163_10_reg_5291[0] <= 1'b1;
    zext_ln168_10_reg_5297[0] <= 1'b1;
    zext_ln168_10_reg_5297[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    add_ln164_10_reg_5309[0] <= 1'b0;
    zext_ln169_10_reg_5315[0] <= 1'b0;
    zext_ln169_10_reg_5315[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    shl_ln163_10_reg_5380[0] <= 1'b0;
    or_ln163_11_reg_5385[0] <= 1'b1;
    zext_ln168_11_reg_5391[0] <= 1'b1;
    zext_ln168_11_reg_5391[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    add_ln164_11_reg_5403[0] <= 1'b0;
    zext_ln169_11_reg_5409[0] <= 1'b0;
    zext_ln169_11_reg_5409[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    shl_ln163_11_reg_5474[0] <= 1'b0;
    or_ln163_12_reg_5479[0] <= 1'b1;
    zext_ln168_12_reg_5485[0] <= 1'b1;
    zext_ln168_12_reg_5485[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    add_ln164_12_reg_5497[0] <= 1'b0;
    zext_ln169_12_reg_5503[0] <= 1'b0;
    zext_ln169_12_reg_5503[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    shl_ln163_12_reg_5568[0] <= 1'b0;
    or_ln163_13_reg_5573[0] <= 1'b1;
    zext_ln168_13_reg_5579[0] <= 1'b1;
    zext_ln168_13_reg_5579[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    add_ln164_13_reg_5591[0] <= 1'b0;
    zext_ln169_13_reg_5597[0] <= 1'b0;
    zext_ln169_13_reg_5597[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    or_ln163_14_reg_5662[0] <= 1'b1;
    add_ln164_14_reg_5668[0] <= 1'b0;
    zext_ln168_14_reg_5675[0] <= 1'b1;
    zext_ln168_14_reg_5675[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln169_14_reg_5697[0] <= 1'b0;
    zext_ln169_14_reg_5697[63:16] <= 48'b000000000000000000000000000000000000000000000000;
end

endmodule //toplevel_os_sift_down
