INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/lsfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsfr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/Die_Simulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Die_Simulator
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/Die_Simulator.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/lookup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lookup
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.srcs/sources_1/new/Casino_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Casino_Driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hartm391/EE_4301/Labs/06/project_6/project_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
