Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/home/csusb.edu/005319687/cse521/Lab1/Full_Adder_Test_isim_beh.exe" -prj "/home/csusb.edu/005319687/cse521/Lab1/Full_Adder_Test_beh.prj" "work.Full_Adder_Test" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/csusb.edu/005319687/cse521/Lab1/Full_Adder.v" into library work
Analyzing Verilog file "/home/csusb.edu/005319687/cse521/Lab1/Full_Adder_Test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82700 KB
Fuse CPU Usage: 870 ms
Compiling module Full_Adder
Compiling module Full_Adder_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/csusb.edu/005319687/cse521/Lab1/Full_Adder_Test_isim_beh.exe
Fuse Memory Usage: 642892 KB
Fuse CPU Usage: 870 ms
GCC CPU Usage: 120 ms
