
IO_Tile_4_33

 (11 0)  (213 528)  (213 528)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_l_12
 (12 0)  (214 528)  (214 528)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_l_12


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_0 <X> T_16_33.wire_gbuf/in
 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (4 8)  (832 536)  (832 536)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (4 9)  (832 537)  (832 537)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (5 9)  (833 537)  (833 537)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (7 9)  (835 537)  (835 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 490)  (5 490)  routing T_0_30.lc_trk_g1_4 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 490)  (4 490)  routing T_0_30.lc_trk_g1_4 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 492)  (13 492)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g1_4
 (5 13)  (12 493)  (12 493)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g1_4
 (7 13)  (10 493)  (10 493)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (5 14)  (12 494)  (12 494)  routing T_0_30.span4_horz_39 <X> T_0_30.lc_trk_g1_7
 (6 14)  (11 494)  (11 494)  routing T_0_30.span4_horz_39 <X> T_0_30.lc_trk_g1_7
 (7 14)  (10 494)  (10 494)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (9 494)  (9 494)  routing T_0_30.span4_horz_39 <X> T_0_30.lc_trk_g1_7
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_1_30

 (11 3)  (29 483)  (29 483)  routing T_1_30.sp4_h_r_2 <X> T_1_30.sp4_h_l_39


LogicTile_5_30

 (12 2)  (246 482)  (246 482)  routing T_5_30.sp4_v_b_2 <X> T_5_30.sp4_h_l_39


LogicTile_29_30

 (12 12)  (1522 492)  (1522 492)  routing T_29_30.sp4_v_b_5 <X> T_29_30.sp4_h_r_11
 (11 13)  (1521 493)  (1521 493)  routing T_29_30.sp4_v_b_5 <X> T_29_30.sp4_h_r_11
 (13 13)  (1523 493)  (1523 493)  routing T_29_30.sp4_v_b_5 <X> T_29_30.sp4_h_r_11


IO_Tile_33_30

 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (13 4)  (1739 484)  (1739 484)  routing T_33_30.lc_trk_g0_6 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 484)  (1742 484)  IOB_0 IO Functioning bit
 (12 5)  (1738 485)  (1738 485)  routing T_33_30.lc_trk_g0_6 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 486)  (1730 486)  routing T_33_30.span4_horz_46 <X> T_33_30.lc_trk_g0_6
 (4 7)  (1730 487)  (1730 487)  routing T_33_30.span4_horz_46 <X> T_33_30.lc_trk_g0_6
 (5 7)  (1731 487)  (1731 487)  routing T_33_30.span4_horz_46 <X> T_33_30.lc_trk_g0_6
 (6 7)  (1732 487)  (1732 487)  routing T_33_30.span4_horz_46 <X> T_33_30.lc_trk_g0_6
 (7 7)  (1733 487)  (1733 487)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_46 lc_trk_g0_6


LogicTile_4_29

 (8 3)  (188 467)  (188 467)  routing T_4_29.sp4_h_r_7 <X> T_4_29.sp4_v_t_36
 (9 3)  (189 467)  (189 467)  routing T_4_29.sp4_h_r_7 <X> T_4_29.sp4_v_t_36
 (10 3)  (190 467)  (190 467)  routing T_4_29.sp4_h_r_7 <X> T_4_29.sp4_v_t_36


LogicTile_5_29

 (19 2)  (253 466)  (253 466)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 4)  (236 468)  (236 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_29

 (3 3)  (549 467)  (549 467)  routing T_11_29.sp12_v_b_0 <X> T_11_29.sp12_h_l_23


LogicTile_31_28

 (8 4)  (1626 452)  (1626 452)  routing T_31_28.sp4_v_b_4 <X> T_31_28.sp4_h_r_4
 (9 4)  (1627 452)  (1627 452)  routing T_31_28.sp4_v_b_4 <X> T_31_28.sp4_h_r_4


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (12 4)  (1738 452)  (1738 452)  routing T_33_28.lc_trk_g1_1 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (5 8)  (1731 456)  (1731 456)  routing T_33_28.span4_horz_17 <X> T_33_28.lc_trk_g1_1
 (6 8)  (1732 456)  (1732 456)  routing T_33_28.span4_horz_17 <X> T_33_28.lc_trk_g1_1
 (7 8)  (1733 456)  (1733 456)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_17 lc_trk_g1_1


LogicTile_29_26

 (11 6)  (1521 422)  (1521 422)  routing T_29_26.sp4_v_b_2 <X> T_29_26.sp4_v_t_40
 (12 7)  (1522 423)  (1522 423)  routing T_29_26.sp4_v_b_2 <X> T_29_26.sp4_v_t_40


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (4 4)  (13 404)  (13 404)  routing T_0_25.span4_vert_b_12 <X> T_0_25.lc_trk_g0_4
 (5 4)  (12 404)  (12 404)  routing T_0_25.span4_vert_b_13 <X> T_0_25.lc_trk_g0_5
 (7 4)  (10 404)  (10 404)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 404)  (9 404)  routing T_0_25.span4_vert_b_13 <X> T_0_25.lc_trk_g0_5
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g0_4 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (5 5)  (12 405)  (12 405)  routing T_0_25.span4_vert_b_12 <X> T_0_25.lc_trk_g0_4
 (7 5)  (10 405)  (10 405)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g0_5 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (11 0)  (6 384)  (6 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (12 0)  (5 384)  (5 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (11 2)  (6 386)  (6 386)  routing T_0_24.span4_vert_b_1 <X> T_0_24.span4_vert_t_13


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (9 2)  (189 386)  (189 386)  routing T_4_24.sp4_v_b_1 <X> T_4_24.sp4_h_l_36


LogicTile_5_24

 (7 14)  (241 398)  (241 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24

 (7 14)  (499 398)  (499 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 14)  (553 398)  (553 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 14)  (607 398)  (607 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_24

 (7 14)  (661 398)  (661 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_14_24

 (7 14)  (715 398)  (715 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (769 398)  (769 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_16_24

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (823 398)  (823 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_17_24

 (7 14)  (881 398)  (881 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_18_24

 (7 14)  (935 398)  (935 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (7 14)  (1463 398)  (1463 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24

 (9 7)  (1627 391)  (1627 391)  routing T_31_24.sp4_v_b_8 <X> T_31_24.sp4_v_t_41
 (10 7)  (1628 391)  (1628 391)  routing T_31_24.sp4_v_b_8 <X> T_31_24.sp4_v_t_41


LogicTile_32_24



IO_Tile_33_24



LogicTile_29_23

 (5 8)  (1515 376)  (1515 376)  routing T_29_23.sp4_v_b_6 <X> T_29_23.sp4_h_r_6
 (6 9)  (1516 377)  (1516 377)  routing T_29_23.sp4_v_b_6 <X> T_29_23.sp4_h_r_6


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 370)  (1731 370)  routing T_33_23.span4_horz_43 <X> T_33_23.lc_trk_g0_3
 (6 2)  (1732 370)  (1732 370)  routing T_33_23.span4_horz_43 <X> T_33_23.lc_trk_g0_3
 (7 2)  (1733 370)  (1733 370)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_43 lc_trk_g0_3
 (8 2)  (1734 370)  (1734 370)  routing T_33_23.span4_horz_43 <X> T_33_23.lc_trk_g0_3
 (8 3)  (1734 371)  (1734 371)  routing T_33_23.span4_horz_43 <X> T_33_23.lc_trk_g0_3
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g0_3 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (16 14)  (1742 382)  (1742 382)  IOB_1 IO Functioning bit


LogicTile_29_22

 (11 2)  (1521 354)  (1521 354)  routing T_29_22.sp4_v_b_11 <X> T_29_22.sp4_v_t_39
 (12 3)  (1522 355)  (1522 355)  routing T_29_22.sp4_v_b_11 <X> T_29_22.sp4_v_t_39


LogicTile_11_21

 (14 0)  (560 336)  (560 336)  routing T_11_21.wire_logic_cluster/lc_0/out <X> T_11_21.lc_trk_g0_0
 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 336)  (564 336)  routing T_11_21.wire_logic_cluster/lc_1/out <X> T_11_21.lc_trk_g0_1
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 336)  (577 336)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 336)  (580 336)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 336)  (582 336)  LC_0 Logic Functioning bit
 (37 0)  (583 336)  (583 336)  LC_0 Logic Functioning bit
 (41 0)  (587 336)  (587 336)  LC_0 Logic Functioning bit
 (42 0)  (588 336)  (588 336)  LC_0 Logic Functioning bit
 (43 0)  (589 336)  (589 336)  LC_0 Logic Functioning bit
 (45 0)  (591 336)  (591 336)  LC_0 Logic Functioning bit
 (52 0)  (598 336)  (598 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (563 337)  (563 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (572 337)  (572 337)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 337)  (573 337)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 337)  (575 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 337)  (578 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (582 337)  (582 337)  LC_0 Logic Functioning bit
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (43 1)  (589 337)  (589 337)  LC_0 Logic Functioning bit
 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_7 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_7 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 338)  (576 338)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 338)  (580 338)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 338)  (582 338)  LC_1 Logic Functioning bit
 (37 2)  (583 338)  (583 338)  LC_1 Logic Functioning bit
 (38 2)  (584 338)  (584 338)  LC_1 Logic Functioning bit
 (39 2)  (585 338)  (585 338)  LC_1 Logic Functioning bit
 (41 2)  (587 338)  (587 338)  LC_1 Logic Functioning bit
 (43 2)  (589 338)  (589 338)  LC_1 Logic Functioning bit
 (45 2)  (591 338)  (591 338)  LC_1 Logic Functioning bit
 (48 2)  (594 338)  (594 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (546 339)  (546 339)  routing T_11_21.glb_netwk_7 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (15 3)  (561 339)  (561 339)  routing T_11_21.bot_op_4 <X> T_11_21.lc_trk_g0_4
 (17 3)  (563 339)  (563 339)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 339)  (577 339)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (40 3)  (586 339)  (586 339)  LC_1 Logic Functioning bit
 (42 3)  (588 339)  (588 339)  LC_1 Logic Functioning bit
 (53 3)  (599 339)  (599 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 340)  (570 340)  routing T_11_21.bot_op_3 <X> T_11_21.lc_trk_g1_3
 (15 7)  (561 343)  (561 343)  routing T_11_21.bot_op_4 <X> T_11_21.lc_trk_g1_4
 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 10)  (567 346)  (567 346)  routing T_11_21.rgt_op_7 <X> T_11_21.lc_trk_g2_7
 (22 10)  (568 346)  (568 346)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 346)  (570 346)  routing T_11_21.rgt_op_7 <X> T_11_21.lc_trk_g2_7
 (25 10)  (571 346)  (571 346)  routing T_11_21.rgt_op_6 <X> T_11_21.lc_trk_g2_6
 (22 11)  (568 347)  (568 347)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 347)  (570 347)  routing T_11_21.rgt_op_6 <X> T_11_21.lc_trk_g2_6
 (26 12)  (572 348)  (572 348)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 348)  (573 348)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 348)  (574 348)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 348)  (575 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 348)  (576 348)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 348)  (577 348)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 348)  (579 348)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 348)  (581 348)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.input_2_6
 (39 12)  (585 348)  (585 348)  LC_6 Logic Functioning bit
 (27 13)  (573 349)  (573 349)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 349)  (574 349)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 349)  (575 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 349)  (577 349)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 349)  (578 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 349)  (579 349)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.input_2_6
 (35 13)  (581 349)  (581 349)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.input_2_6
 (14 14)  (560 350)  (560 350)  routing T_11_21.rgt_op_4 <X> T_11_21.lc_trk_g3_4
 (15 14)  (561 350)  (561 350)  routing T_11_21.rgt_op_5 <X> T_11_21.lc_trk_g3_5
 (17 14)  (563 350)  (563 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 350)  (564 350)  routing T_11_21.rgt_op_5 <X> T_11_21.lc_trk_g3_5
 (15 15)  (561 351)  (561 351)  routing T_11_21.rgt_op_4 <X> T_11_21.lc_trk_g3_4
 (17 15)  (563 351)  (563 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_12_21

 (21 0)  (621 336)  (621 336)  routing T_12_21.wire_logic_cluster/lc_3/out <X> T_12_21.lc_trk_g0_3
 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 336)  (636 336)  LC_0 Logic Functioning bit
 (39 0)  (639 336)  (639 336)  LC_0 Logic Functioning bit
 (41 0)  (641 336)  (641 336)  LC_0 Logic Functioning bit
 (42 0)  (642 336)  (642 336)  LC_0 Logic Functioning bit
 (44 0)  (644 336)  (644 336)  LC_0 Logic Functioning bit
 (45 0)  (645 336)  (645 336)  LC_0 Logic Functioning bit
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 337)  (633 337)  routing T_12_21.lc_trk_g2_0 <X> T_12_21.input_2_0
 (37 1)  (637 337)  (637 337)  LC_0 Logic Functioning bit
 (38 1)  (638 337)  (638 337)  LC_0 Logic Functioning bit
 (40 1)  (640 337)  (640 337)  LC_0 Logic Functioning bit
 (43 1)  (643 337)  (643 337)  LC_0 Logic Functioning bit
 (49 1)  (649 337)  (649 337)  Carry_In_Mux bit 

 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_7 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_7 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (627 338)  (627 338)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 338)  (628 338)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (37 2)  (637 338)  (637 338)  LC_1 Logic Functioning bit
 (38 2)  (638 338)  (638 338)  LC_1 Logic Functioning bit
 (39 2)  (639 338)  (639 338)  LC_1 Logic Functioning bit
 (44 2)  (644 338)  (644 338)  LC_1 Logic Functioning bit
 (45 2)  (645 338)  (645 338)  LC_1 Logic Functioning bit
 (0 3)  (600 339)  (600 339)  routing T_12_21.glb_netwk_7 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (40 3)  (640 339)  (640 339)  LC_1 Logic Functioning bit
 (41 3)  (641 339)  (641 339)  LC_1 Logic Functioning bit
 (42 3)  (642 339)  (642 339)  LC_1 Logic Functioning bit
 (43 3)  (643 339)  (643 339)  LC_1 Logic Functioning bit
 (27 4)  (627 340)  (627 340)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 340)  (628 340)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 340)  (636 340)  LC_2 Logic Functioning bit
 (37 4)  (637 340)  (637 340)  LC_2 Logic Functioning bit
 (38 4)  (638 340)  (638 340)  LC_2 Logic Functioning bit
 (39 4)  (639 340)  (639 340)  LC_2 Logic Functioning bit
 (44 4)  (644 340)  (644 340)  LC_2 Logic Functioning bit
 (45 4)  (645 340)  (645 340)  LC_2 Logic Functioning bit
 (30 5)  (630 341)  (630 341)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 341)  (640 341)  LC_2 Logic Functioning bit
 (41 5)  (641 341)  (641 341)  LC_2 Logic Functioning bit
 (42 5)  (642 341)  (642 341)  LC_2 Logic Functioning bit
 (43 5)  (643 341)  (643 341)  LC_2 Logic Functioning bit
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 342)  (618 342)  routing T_12_21.wire_logic_cluster/lc_5/out <X> T_12_21.lc_trk_g1_5
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 342)  (636 342)  LC_3 Logic Functioning bit
 (39 6)  (639 342)  (639 342)  LC_3 Logic Functioning bit
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (42 6)  (642 342)  (642 342)  LC_3 Logic Functioning bit
 (44 6)  (644 342)  (644 342)  LC_3 Logic Functioning bit
 (45 6)  (645 342)  (645 342)  LC_3 Logic Functioning bit
 (32 7)  (632 343)  (632 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 343)  (635 343)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.input_2_3
 (37 7)  (637 343)  (637 343)  LC_3 Logic Functioning bit
 (38 7)  (638 343)  (638 343)  LC_3 Logic Functioning bit
 (40 7)  (640 343)  (640 343)  LC_3 Logic Functioning bit
 (43 7)  (643 343)  (643 343)  LC_3 Logic Functioning bit
 (14 8)  (614 344)  (614 344)  routing T_12_21.wire_logic_cluster/lc_0/out <X> T_12_21.lc_trk_g2_0
 (27 8)  (627 344)  (627 344)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 344)  (628 344)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 344)  (630 344)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 344)  (636 344)  LC_4 Logic Functioning bit
 (37 8)  (637 344)  (637 344)  LC_4 Logic Functioning bit
 (38 8)  (638 344)  (638 344)  LC_4 Logic Functioning bit
 (39 8)  (639 344)  (639 344)  LC_4 Logic Functioning bit
 (44 8)  (644 344)  (644 344)  LC_4 Logic Functioning bit
 (45 8)  (645 344)  (645 344)  LC_4 Logic Functioning bit
 (17 9)  (617 345)  (617 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (40 9)  (640 345)  (640 345)  LC_4 Logic Functioning bit
 (41 9)  (641 345)  (641 345)  LC_4 Logic Functioning bit
 (42 9)  (642 345)  (642 345)  LC_4 Logic Functioning bit
 (43 9)  (643 345)  (643 345)  LC_4 Logic Functioning bit
 (27 10)  (627 346)  (627 346)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 346)  (630 346)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (37 10)  (637 346)  (637 346)  LC_5 Logic Functioning bit
 (38 10)  (638 346)  (638 346)  LC_5 Logic Functioning bit
 (39 10)  (639 346)  (639 346)  LC_5 Logic Functioning bit
 (44 10)  (644 346)  (644 346)  LC_5 Logic Functioning bit
 (45 10)  (645 346)  (645 346)  LC_5 Logic Functioning bit
 (40 11)  (640 347)  (640 347)  LC_5 Logic Functioning bit
 (41 11)  (641 347)  (641 347)  LC_5 Logic Functioning bit
 (42 11)  (642 347)  (642 347)  LC_5 Logic Functioning bit
 (43 11)  (643 347)  (643 347)  LC_5 Logic Functioning bit
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 348)  (618 348)  routing T_12_21.wire_logic_cluster/lc_1/out <X> T_12_21.lc_trk_g3_1
 (25 12)  (625 348)  (625 348)  routing T_12_21.wire_logic_cluster/lc_2/out <X> T_12_21.lc_trk_g3_2
 (27 12)  (627 348)  (627 348)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 348)  (628 348)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 348)  (630 348)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (637 348)  (637 348)  LC_6 Logic Functioning bit
 (39 12)  (639 348)  (639 348)  LC_6 Logic Functioning bit
 (41 12)  (641 348)  (641 348)  LC_6 Logic Functioning bit
 (43 12)  (643 348)  (643 348)  LC_6 Logic Functioning bit
 (45 12)  (645 348)  (645 348)  LC_6 Logic Functioning bit
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (630 349)  (630 349)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (37 13)  (637 349)  (637 349)  LC_6 Logic Functioning bit
 (39 13)  (639 349)  (639 349)  LC_6 Logic Functioning bit
 (41 13)  (641 349)  (641 349)  LC_6 Logic Functioning bit
 (43 13)  (643 349)  (643 349)  LC_6 Logic Functioning bit
 (14 14)  (614 350)  (614 350)  routing T_12_21.wire_logic_cluster/lc_4/out <X> T_12_21.lc_trk_g3_4
 (25 14)  (625 350)  (625 350)  routing T_12_21.wire_logic_cluster/lc_6/out <X> T_12_21.lc_trk_g3_6
 (27 14)  (627 350)  (627 350)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 350)  (628 350)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 350)  (633 350)  routing T_12_21.lc_trk_g2_0 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (40 14)  (640 350)  (640 350)  LC_7 Logic Functioning bit
 (17 15)  (617 351)  (617 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 351)  (626 351)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 351)  (627 351)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 351)  (628 351)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 351)  (632 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (635 351)  (635 351)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.input_2_7


LogicTile_14_21

 (15 7)  (723 343)  (723 343)  routing T_14_21.bot_op_4 <X> T_14_21.lc_trk_g1_4
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (730 343)  (730 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 343)  (732 343)  routing T_14_21.bot_op_6 <X> T_14_21.lc_trk_g1_6
 (27 8)  (735 344)  (735 344)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 344)  (738 344)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 344)  (739 344)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 344)  (742 344)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (38 8)  (746 344)  (746 344)  LC_4 Logic Functioning bit
 (30 9)  (738 345)  (738 345)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 345)  (744 345)  LC_4 Logic Functioning bit
 (38 9)  (746 345)  (746 345)  LC_4 Logic Functioning bit
 (51 9)  (759 345)  (759 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24


LogicTile_16_21

 (3 6)  (819 342)  (819 342)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_t_23
 (3 7)  (819 343)  (819 343)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_t_23
 (21 8)  (837 344)  (837 344)  routing T_16_21.bnl_op_3 <X> T_16_21.lc_trk_g2_3
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (843 344)  (843 344)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 344)  (844 344)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 344)  (846 344)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 344)  (849 344)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 344)  (852 344)  LC_4 Logic Functioning bit
 (38 8)  (854 344)  (854 344)  LC_4 Logic Functioning bit
 (40 8)  (856 344)  (856 344)  LC_4 Logic Functioning bit
 (42 8)  (858 344)  (858 344)  LC_4 Logic Functioning bit
 (47 8)  (863 344)  (863 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (21 9)  (837 345)  (837 345)  routing T_16_21.bnl_op_3 <X> T_16_21.lc_trk_g2_3
 (30 9)  (846 345)  (846 345)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 345)  (847 345)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 345)  (852 345)  LC_4 Logic Functioning bit
 (38 9)  (854 345)  (854 345)  LC_4 Logic Functioning bit
 (40 9)  (856 345)  (856 345)  LC_4 Logic Functioning bit
 (42 9)  (858 345)  (858 345)  LC_4 Logic Functioning bit
 (25 14)  (841 350)  (841 350)  routing T_16_21.bnl_op_6 <X> T_16_21.lc_trk_g3_6
 (22 15)  (838 351)  (838 351)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (841 351)  (841 351)  routing T_16_21.bnl_op_6 <X> T_16_21.lc_trk_g3_6


LogicTile_29_21

 (5 12)  (1515 348)  (1515 348)  routing T_29_21.sp4_v_b_9 <X> T_29_21.sp4_h_r_9
 (6 13)  (1516 349)  (1516 349)  routing T_29_21.sp4_v_b_9 <X> T_29_21.sp4_h_r_9


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (4 4)  (1730 340)  (1730 340)  routing T_33_21.span4_horz_44 <X> T_33_21.lc_trk_g0_4
 (13 4)  (1739 340)  (1739 340)  routing T_33_21.lc_trk_g0_4 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 340)  (1742 340)  IOB_0 IO Functioning bit
 (4 5)  (1730 341)  (1730 341)  routing T_33_21.span4_horz_44 <X> T_33_21.lc_trk_g0_4
 (5 5)  (1731 341)  (1731 341)  routing T_33_21.span4_horz_44 <X> T_33_21.lc_trk_g0_4
 (6 5)  (1732 341)  (1732 341)  routing T_33_21.span4_horz_44 <X> T_33_21.lc_trk_g0_4
 (7 5)  (1733 341)  (1733 341)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_44 lc_trk_g0_4
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0



IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 322)  (6 322)  routing T_0_20.span4_horz_7 <X> T_0_20.span4_vert_t_13
 (12 2)  (5 322)  (5 322)  routing T_0_20.span4_horz_7 <X> T_0_20.span4_vert_t_13
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (12 4)  (5 324)  (5 324)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 324)  (4 324)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 324)  (1 324)  IOB_0 IO Functioning bit
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 330)  (5 330)  routing T_0_20.lc_trk_g1_4 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 330)  (4 330)  routing T_0_20.lc_trk_g1_4 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 332)  (13 332)  routing T_0_20.span4_vert_b_12 <X> T_0_20.lc_trk_g1_4
 (5 13)  (12 333)  (12 333)  routing T_0_20.span4_vert_b_12 <X> T_0_20.lc_trk_g1_4
 (7 13)  (10 333)  (10 333)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (5 14)  (12 334)  (12 334)  routing T_0_20.span4_vert_b_15 <X> T_0_20.lc_trk_g1_7
 (7 14)  (10 334)  (10 334)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 334)  (9 334)  routing T_0_20.span4_vert_b_15 <X> T_0_20.lc_trk_g1_7
 (16 14)  (1 334)  (1 334)  IOB_1 IO Functioning bit


LogicTile_4_20

 (8 3)  (188 323)  (188 323)  routing T_4_20.sp4_h_r_1 <X> T_4_20.sp4_v_t_36
 (9 3)  (189 323)  (189 323)  routing T_4_20.sp4_h_r_1 <X> T_4_20.sp4_v_t_36
 (8 10)  (188 330)  (188 330)  routing T_4_20.sp4_h_r_11 <X> T_4_20.sp4_h_l_42
 (10 10)  (190 330)  (190 330)  routing T_4_20.sp4_h_r_11 <X> T_4_20.sp4_h_l_42


LogicTile_5_20

 (16 0)  (250 320)  (250 320)  routing T_5_20.sp12_h_r_9 <X> T_5_20.lc_trk_g0_1
 (17 0)  (251 320)  (251 320)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (0 2)  (234 322)  (234 322)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (1 2)  (235 322)  (235 322)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (236 322)  (236 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (234 323)  (234 323)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (15 4)  (249 324)  (249 324)  routing T_5_20.sp12_h_r_1 <X> T_5_20.lc_trk_g1_1
 (17 4)  (251 324)  (251 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (252 324)  (252 324)  routing T_5_20.sp12_h_r_1 <X> T_5_20.lc_trk_g1_1
 (18 5)  (252 325)  (252 325)  routing T_5_20.sp12_h_r_1 <X> T_5_20.lc_trk_g1_1
 (3 6)  (237 326)  (237 326)  routing T_5_20.sp12_h_r_0 <X> T_5_20.sp12_v_t_23
 (27 6)  (261 326)  (261 326)  routing T_5_20.lc_trk_g1_1 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 326)  (263 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 326)  (266 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 326)  (267 326)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (39 6)  (273 326)  (273 326)  LC_3 Logic Functioning bit
 (40 6)  (274 326)  (274 326)  LC_3 Logic Functioning bit
 (42 6)  (276 326)  (276 326)  LC_3 Logic Functioning bit
 (45 6)  (279 326)  (279 326)  LC_3 Logic Functioning bit
 (46 6)  (280 326)  (280 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (237 327)  (237 327)  routing T_5_20.sp12_h_r_0 <X> T_5_20.sp12_v_t_23
 (29 7)  (263 327)  (263 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 327)  (265 327)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 327)  (266 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (267 327)  (267 327)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.input_2_3
 (34 7)  (268 327)  (268 327)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.input_2_3
 (38 7)  (272 327)  (272 327)  LC_3 Logic Functioning bit
 (39 7)  (273 327)  (273 327)  LC_3 Logic Functioning bit
 (42 7)  (276 327)  (276 327)  LC_3 Logic Functioning bit
 (3 8)  (237 328)  (237 328)  routing T_5_20.sp12_h_r_1 <X> T_5_20.sp12_v_b_1
 (29 8)  (263 328)  (263 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 328)  (266 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 328)  (267 328)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 328)  (268 328)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (39 8)  (273 328)  (273 328)  LC_4 Logic Functioning bit
 (41 8)  (275 328)  (275 328)  LC_4 Logic Functioning bit
 (42 8)  (276 328)  (276 328)  LC_4 Logic Functioning bit
 (45 8)  (279 328)  (279 328)  LC_4 Logic Functioning bit
 (47 8)  (281 328)  (281 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (3 9)  (237 329)  (237 329)  routing T_5_20.sp12_h_r_1 <X> T_5_20.sp12_v_b_1
 (22 9)  (256 329)  (256 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (257 329)  (257 329)  routing T_5_20.sp4_h_l_15 <X> T_5_20.lc_trk_g2_2
 (24 9)  (258 329)  (258 329)  routing T_5_20.sp4_h_l_15 <X> T_5_20.lc_trk_g2_2
 (25 9)  (259 329)  (259 329)  routing T_5_20.sp4_h_l_15 <X> T_5_20.lc_trk_g2_2
 (27 9)  (261 329)  (261 329)  routing T_5_20.lc_trk_g1_1 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 329)  (263 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 329)  (266 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (267 329)  (267 329)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.input_2_4
 (35 9)  (269 329)  (269 329)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.input_2_4
 (38 9)  (272 329)  (272 329)  LC_4 Logic Functioning bit
 (40 9)  (274 329)  (274 329)  LC_4 Logic Functioning bit
 (42 9)  (276 329)  (276 329)  LC_4 Logic Functioning bit
 (43 9)  (277 329)  (277 329)  LC_4 Logic Functioning bit
 (6 12)  (240 332)  (240 332)  routing T_5_20.sp4_h_r_4 <X> T_5_20.sp4_v_b_9
 (29 12)  (263 332)  (263 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 332)  (266 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 332)  (267 332)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 332)  (268 332)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (39 12)  (273 332)  (273 332)  LC_6 Logic Functioning bit
 (40 12)  (274 332)  (274 332)  LC_6 Logic Functioning bit
 (45 12)  (279 332)  (279 332)  LC_6 Logic Functioning bit
 (14 13)  (248 333)  (248 333)  routing T_5_20.sp4_r_v_b_40 <X> T_5_20.lc_trk_g3_0
 (17 13)  (251 333)  (251 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (27 13)  (261 333)  (261 333)  routing T_5_20.lc_trk_g1_1 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 333)  (263 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (266 333)  (266 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (267 333)  (267 333)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.input_2_6
 (35 13)  (269 333)  (269 333)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.input_2_6
 (40 13)  (274 333)  (274 333)  LC_6 Logic Functioning bit
 (42 13)  (276 333)  (276 333)  LC_6 Logic Functioning bit
 (46 13)  (280 333)  (280 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_6_20

 (1 3)  (289 323)  (289 323)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_7_20

 (11 3)  (353 323)  (353 323)  routing T_7_20.sp4_h_r_2 <X> T_7_20.sp4_h_l_39


LogicTile_10_20

 (17 0)  (509 320)  (509 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 320)  (510 320)  routing T_10_20.wire_logic_cluster/lc_1/out <X> T_10_20.lc_trk_g0_1
 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 320)  (520 320)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 320)  (522 320)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 320)  (525 320)  routing T_10_20.lc_trk_g2_1 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 320)  (529 320)  LC_0 Logic Functioning bit
 (39 0)  (531 320)  (531 320)  LC_0 Logic Functioning bit
 (40 0)  (532 320)  (532 320)  LC_0 Logic Functioning bit
 (41 0)  (533 320)  (533 320)  LC_0 Logic Functioning bit
 (42 0)  (534 320)  (534 320)  LC_0 Logic Functioning bit
 (43 0)  (535 320)  (535 320)  LC_0 Logic Functioning bit
 (27 1)  (519 321)  (519 321)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 321)  (520 321)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (40 1)  (532 321)  (532 321)  LC_0 Logic Functioning bit
 (42 1)  (534 321)  (534 321)  LC_0 Logic Functioning bit
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_7 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_7 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (513 322)  (513 322)  routing T_10_20.bnr_op_7 <X> T_10_20.lc_trk_g0_7
 (22 2)  (514 322)  (514 322)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (28 2)  (520 322)  (520 322)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 322)  (522 322)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 322)  (525 322)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 322)  (526 322)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 322)  (528 322)  LC_1 Logic Functioning bit
 (38 2)  (530 322)  (530 322)  LC_1 Logic Functioning bit
 (39 2)  (531 322)  (531 322)  LC_1 Logic Functioning bit
 (41 2)  (533 322)  (533 322)  LC_1 Logic Functioning bit
 (43 2)  (535 322)  (535 322)  LC_1 Logic Functioning bit
 (45 2)  (537 322)  (537 322)  LC_1 Logic Functioning bit
 (47 2)  (539 322)  (539 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (542 322)  (542 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 323)  (492 323)  routing T_10_20.glb_netwk_7 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (21 3)  (513 323)  (513 323)  routing T_10_20.bnr_op_7 <X> T_10_20.lc_trk_g0_7
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 323)  (523 323)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (39 3)  (531 323)  (531 323)  LC_1 Logic Functioning bit
 (40 3)  (532 323)  (532 323)  LC_1 Logic Functioning bit
 (42 3)  (534 323)  (534 323)  LC_1 Logic Functioning bit
 (17 8)  (509 328)  (509 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (510 329)  (510 329)  routing T_10_20.sp4_r_v_b_33 <X> T_10_20.lc_trk_g2_1
 (14 10)  (506 330)  (506 330)  routing T_10_20.rgt_op_4 <X> T_10_20.lc_trk_g2_4
 (17 10)  (509 330)  (509 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 330)  (510 330)  routing T_10_20.wire_logic_cluster/lc_5/out <X> T_10_20.lc_trk_g2_5
 (26 10)  (518 330)  (518 330)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 330)  (520 330)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 330)  (522 330)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 330)  (525 330)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 330)  (526 330)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 330)  (527 330)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.input_2_5
 (36 10)  (528 330)  (528 330)  LC_5 Logic Functioning bit
 (37 10)  (529 330)  (529 330)  LC_5 Logic Functioning bit
 (39 10)  (531 330)  (531 330)  LC_5 Logic Functioning bit
 (42 10)  (534 330)  (534 330)  LC_5 Logic Functioning bit
 (43 10)  (535 330)  (535 330)  LC_5 Logic Functioning bit
 (45 10)  (537 330)  (537 330)  LC_5 Logic Functioning bit
 (48 10)  (540 330)  (540 330)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (15 11)  (507 331)  (507 331)  routing T_10_20.rgt_op_4 <X> T_10_20.lc_trk_g2_4
 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (518 331)  (518 331)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 331)  (521 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 331)  (523 331)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 331)  (524 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (525 331)  (525 331)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.input_2_5
 (36 11)  (528 331)  (528 331)  LC_5 Logic Functioning bit
 (42 11)  (534 331)  (534 331)  LC_5 Logic Functioning bit
 (43 11)  (535 331)  (535 331)  LC_5 Logic Functioning bit
 (15 12)  (507 332)  (507 332)  routing T_10_20.tnr_op_1 <X> T_10_20.lc_trk_g3_1
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (513 332)  (513 332)  routing T_10_20.rgt_op_3 <X> T_10_20.lc_trk_g3_3
 (22 12)  (514 332)  (514 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 332)  (516 332)  routing T_10_20.rgt_op_3 <X> T_10_20.lc_trk_g3_3
 (14 15)  (506 335)  (506 335)  routing T_10_20.sp12_v_b_20 <X> T_10_20.lc_trk_g3_4
 (16 15)  (508 335)  (508 335)  routing T_10_20.sp12_v_b_20 <X> T_10_20.lc_trk_g3_4
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_11_20

 (14 0)  (560 320)  (560 320)  routing T_11_20.wire_logic_cluster/lc_0/out <X> T_11_20.lc_trk_g0_0
 (17 0)  (563 320)  (563 320)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 320)  (564 320)  routing T_11_20.bnr_op_1 <X> T_11_20.lc_trk_g0_1
 (26 0)  (572 320)  (572 320)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 320)  (574 320)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 320)  (579 320)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 320)  (581 320)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.input_2_0
 (40 0)  (586 320)  (586 320)  LC_0 Logic Functioning bit
 (17 1)  (563 321)  (563 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (564 321)  (564 321)  routing T_11_20.bnr_op_1 <X> T_11_20.lc_trk_g0_1
 (22 1)  (568 321)  (568 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 321)  (570 321)  routing T_11_20.bot_op_2 <X> T_11_20.lc_trk_g0_2
 (28 1)  (574 321)  (574 321)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 321)  (576 321)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 321)  (577 321)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (579 321)  (579 321)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.input_2_0
 (34 1)  (580 321)  (580 321)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.input_2_0
 (35 1)  (581 321)  (581 321)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.input_2_0
 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_7 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_7 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (558 322)  (558 322)  routing T_11_20.sp4_v_b_2 <X> T_11_20.sp4_h_l_39
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (564 322)  (564 322)  routing T_11_20.wire_logic_cluster/lc_5/out <X> T_11_20.lc_trk_g0_5
 (26 2)  (572 322)  (572 322)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 322)  (573 322)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 322)  (576 322)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 322)  (581 322)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.input_2_1
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (0 3)  (546 323)  (546 323)  routing T_11_20.glb_netwk_7 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 323)  (570 323)  routing T_11_20.top_op_6 <X> T_11_20.lc_trk_g0_6
 (25 3)  (571 323)  (571 323)  routing T_11_20.top_op_6 <X> T_11_20.lc_trk_g0_6
 (26 3)  (572 323)  (572 323)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 323)  (573 323)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 323)  (576 323)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 323)  (577 323)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 323)  (578 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (579 323)  (579 323)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.input_2_1
 (34 3)  (580 323)  (580 323)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.input_2_1
 (35 3)  (581 323)  (581 323)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.input_2_1
 (21 4)  (567 324)  (567 324)  routing T_11_20.wire_logic_cluster/lc_3/out <X> T_11_20.lc_trk_g1_3
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (572 324)  (572 324)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (50 4)  (596 324)  (596 324)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (573 325)  (573 325)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (17 6)  (563 326)  (563 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 326)  (564 326)  routing T_11_20.wire_logic_cluster/lc_5/out <X> T_11_20.lc_trk_g1_5
 (21 6)  (567 326)  (567 326)  routing T_11_20.wire_logic_cluster/lc_7/out <X> T_11_20.lc_trk_g1_7
 (22 6)  (568 326)  (568 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (572 326)  (572 326)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 326)  (577 326)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (50 6)  (596 326)  (596 326)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (561 327)  (561 327)  routing T_11_20.bot_op_4 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (568 327)  (568 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 327)  (570 327)  routing T_11_20.bot_op_6 <X> T_11_20.lc_trk_g1_6
 (26 7)  (572 327)  (572 327)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 327)  (574 327)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 327)  (577 327)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (14 8)  (560 328)  (560 328)  routing T_11_20.rgt_op_0 <X> T_11_20.lc_trk_g2_0
 (21 8)  (567 328)  (567 328)  routing T_11_20.rgt_op_3 <X> T_11_20.lc_trk_g2_3
 (22 8)  (568 328)  (568 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 328)  (570 328)  routing T_11_20.rgt_op_3 <X> T_11_20.lc_trk_g2_3
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 328)  (579 328)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 328)  (580 328)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (586 328)  (586 328)  LC_4 Logic Functioning bit
 (41 8)  (587 328)  (587 328)  LC_4 Logic Functioning bit
 (45 8)  (591 328)  (591 328)  LC_4 Logic Functioning bit
 (50 8)  (596 328)  (596 328)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (561 329)  (561 329)  routing T_11_20.rgt_op_0 <X> T_11_20.lc_trk_g2_0
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (40 9)  (586 329)  (586 329)  LC_4 Logic Functioning bit
 (41 9)  (587 329)  (587 329)  LC_4 Logic Functioning bit
 (14 10)  (560 330)  (560 330)  routing T_11_20.rgt_op_4 <X> T_11_20.lc_trk_g2_4
 (15 10)  (561 330)  (561 330)  routing T_11_20.rgt_op_5 <X> T_11_20.lc_trk_g2_5
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 330)  (564 330)  routing T_11_20.rgt_op_5 <X> T_11_20.lc_trk_g2_5
 (21 10)  (567 330)  (567 330)  routing T_11_20.sp4_v_t_18 <X> T_11_20.lc_trk_g2_7
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (569 330)  (569 330)  routing T_11_20.sp4_v_t_18 <X> T_11_20.lc_trk_g2_7
 (25 10)  (571 330)  (571 330)  routing T_11_20.rgt_op_6 <X> T_11_20.lc_trk_g2_6
 (26 10)  (572 330)  (572 330)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 330)  (574 330)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 330)  (581 330)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.input_2_5
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (41 10)  (587 330)  (587 330)  LC_5 Logic Functioning bit
 (42 10)  (588 330)  (588 330)  LC_5 Logic Functioning bit
 (45 10)  (591 330)  (591 330)  LC_5 Logic Functioning bit
 (15 11)  (561 331)  (561 331)  routing T_11_20.rgt_op_4 <X> T_11_20.lc_trk_g2_4
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 331)  (570 331)  routing T_11_20.rgt_op_6 <X> T_11_20.lc_trk_g2_6
 (27 11)  (573 331)  (573 331)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 331)  (577 331)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (41 11)  (587 331)  (587 331)  LC_5 Logic Functioning bit
 (42 11)  (588 331)  (588 331)  LC_5 Logic Functioning bit
 (25 12)  (571 332)  (571 332)  routing T_11_20.rgt_op_2 <X> T_11_20.lc_trk_g3_2
 (27 12)  (573 332)  (573 332)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 332)  (574 332)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 332)  (576 332)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 332)  (577 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 332)  (579 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 332)  (581 332)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_6
 (38 12)  (584 332)  (584 332)  LC_6 Logic Functioning bit
 (39 12)  (585 332)  (585 332)  LC_6 Logic Functioning bit
 (42 12)  (588 332)  (588 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (45 12)  (591 332)  (591 332)  LC_6 Logic Functioning bit
 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 333)  (570 333)  routing T_11_20.rgt_op_2 <X> T_11_20.lc_trk_g3_2
 (26 13)  (572 333)  (572 333)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 333)  (573 333)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 333)  (577 333)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 333)  (578 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 333)  (579 333)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_6
 (35 13)  (581 333)  (581 333)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_6
 (38 13)  (584 333)  (584 333)  LC_6 Logic Functioning bit
 (43 13)  (589 333)  (589 333)  LC_6 Logic Functioning bit
 (14 14)  (560 334)  (560 334)  routing T_11_20.wire_logic_cluster/lc_4/out <X> T_11_20.lc_trk_g3_4
 (21 14)  (567 334)  (567 334)  routing T_11_20.rgt_op_7 <X> T_11_20.lc_trk_g3_7
 (22 14)  (568 334)  (568 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 334)  (570 334)  routing T_11_20.rgt_op_7 <X> T_11_20.lc_trk_g3_7
 (25 14)  (571 334)  (571 334)  routing T_11_20.wire_logic_cluster/lc_6/out <X> T_11_20.lc_trk_g3_6
 (26 14)  (572 334)  (572 334)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 334)  (573 334)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 334)  (575 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 334)  (576 334)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 334)  (580 334)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 334)  (581 334)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_7
 (38 14)  (584 334)  (584 334)  LC_7 Logic Functioning bit
 (41 14)  (587 334)  (587 334)  LC_7 Logic Functioning bit
 (42 14)  (588 334)  (588 334)  LC_7 Logic Functioning bit
 (45 14)  (591 334)  (591 334)  LC_7 Logic Functioning bit
 (17 15)  (563 335)  (563 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (573 335)  (573 335)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 335)  (574 335)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 335)  (575 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 335)  (576 335)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 335)  (577 335)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 335)  (578 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (579 335)  (579 335)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_7
 (37 15)  (583 335)  (583 335)  LC_7 Logic Functioning bit
 (41 15)  (587 335)  (587 335)  LC_7 Logic Functioning bit
 (42 15)  (588 335)  (588 335)  LC_7 Logic Functioning bit


LogicTile_12_20

 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 320)  (630 320)  routing T_12_20.lc_trk_g0_5 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (37 0)  (637 320)  (637 320)  LC_0 Logic Functioning bit
 (38 0)  (638 320)  (638 320)  LC_0 Logic Functioning bit
 (39 0)  (639 320)  (639 320)  LC_0 Logic Functioning bit
 (44 0)  (644 320)  (644 320)  LC_0 Logic Functioning bit
 (36 1)  (636 321)  (636 321)  LC_0 Logic Functioning bit
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (38 1)  (638 321)  (638 321)  LC_0 Logic Functioning bit
 (39 1)  (639 321)  (639 321)  LC_0 Logic Functioning bit
 (49 1)  (649 321)  (649 321)  Carry_In_Mux bit 

 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_7 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_7 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (615 322)  (615 322)  routing T_12_20.lft_op_5 <X> T_12_20.lc_trk_g0_5
 (17 2)  (617 322)  (617 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 322)  (618 322)  routing T_12_20.lft_op_5 <X> T_12_20.lc_trk_g0_5
 (27 2)  (627 322)  (627 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 322)  (628 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 322)  (636 322)  LC_1 Logic Functioning bit
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (44 2)  (644 322)  (644 322)  LC_1 Logic Functioning bit
 (45 2)  (645 322)  (645 322)  LC_1 Logic Functioning bit
 (0 3)  (600 323)  (600 323)  routing T_12_20.glb_netwk_7 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (40 3)  (640 323)  (640 323)  LC_1 Logic Functioning bit
 (41 3)  (641 323)  (641 323)  LC_1 Logic Functioning bit
 (42 3)  (642 323)  (642 323)  LC_1 Logic Functioning bit
 (43 3)  (643 323)  (643 323)  LC_1 Logic Functioning bit
 (48 3)  (648 323)  (648 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (621 324)  (621 324)  routing T_12_20.wire_logic_cluster/lc_3/out <X> T_12_20.lc_trk_g1_3
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 324)  (625 324)  routing T_12_20.wire_logic_cluster/lc_2/out <X> T_12_20.lc_trk_g1_2
 (27 4)  (627 324)  (627 324)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 324)  (636 324)  LC_2 Logic Functioning bit
 (37 4)  (637 324)  (637 324)  LC_2 Logic Functioning bit
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (39 4)  (639 324)  (639 324)  LC_2 Logic Functioning bit
 (44 4)  (644 324)  (644 324)  LC_2 Logic Functioning bit
 (45 4)  (645 324)  (645 324)  LC_2 Logic Functioning bit
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 325)  (630 325)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 325)  (640 325)  LC_2 Logic Functioning bit
 (41 5)  (641 325)  (641 325)  LC_2 Logic Functioning bit
 (42 5)  (642 325)  (642 325)  LC_2 Logic Functioning bit
 (43 5)  (643 325)  (643 325)  LC_2 Logic Functioning bit
 (21 6)  (621 326)  (621 326)  routing T_12_20.lft_op_7 <X> T_12_20.lc_trk_g1_7
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 326)  (624 326)  routing T_12_20.lft_op_7 <X> T_12_20.lc_trk_g1_7
 (25 6)  (625 326)  (625 326)  routing T_12_20.lft_op_6 <X> T_12_20.lc_trk_g1_6
 (27 6)  (627 326)  (627 326)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 326)  (636 326)  LC_3 Logic Functioning bit
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (38 6)  (638 326)  (638 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (44 6)  (644 326)  (644 326)  LC_3 Logic Functioning bit
 (45 6)  (645 326)  (645 326)  LC_3 Logic Functioning bit
 (22 7)  (622 327)  (622 327)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 327)  (624 327)  routing T_12_20.lft_op_6 <X> T_12_20.lc_trk_g1_6
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 327)  (640 327)  LC_3 Logic Functioning bit
 (41 7)  (641 327)  (641 327)  LC_3 Logic Functioning bit
 (42 7)  (642 327)  (642 327)  LC_3 Logic Functioning bit
 (43 7)  (643 327)  (643 327)  LC_3 Logic Functioning bit
 (27 8)  (627 328)  (627 328)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 328)  (628 328)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 328)  (630 328)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (39 8)  (639 328)  (639 328)  LC_4 Logic Functioning bit
 (44 8)  (644 328)  (644 328)  LC_4 Logic Functioning bit
 (45 8)  (645 328)  (645 328)  LC_4 Logic Functioning bit
 (40 9)  (640 329)  (640 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (42 9)  (642 329)  (642 329)  LC_4 Logic Functioning bit
 (43 9)  (643 329)  (643 329)  LC_4 Logic Functioning bit
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 330)  (630 330)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 330)  (636 330)  LC_5 Logic Functioning bit
 (37 10)  (637 330)  (637 330)  LC_5 Logic Functioning bit
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (44 10)  (644 330)  (644 330)  LC_5 Logic Functioning bit
 (30 11)  (630 331)  (630 331)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (38 11)  (638 331)  (638 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.wire_logic_cluster/lc_1/out <X> T_12_20.lc_trk_g3_1
 (27 12)  (627 332)  (627 332)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 332)  (630 332)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 332)  (636 332)  LC_6 Logic Functioning bit
 (37 12)  (637 332)  (637 332)  LC_6 Logic Functioning bit
 (38 12)  (638 332)  (638 332)  LC_6 Logic Functioning bit
 (39 12)  (639 332)  (639 332)  LC_6 Logic Functioning bit
 (44 12)  (644 332)  (644 332)  LC_6 Logic Functioning bit
 (30 13)  (630 333)  (630 333)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 333)  (636 333)  LC_6 Logic Functioning bit
 (37 13)  (637 333)  (637 333)  LC_6 Logic Functioning bit
 (38 13)  (638 333)  (638 333)  LC_6 Logic Functioning bit
 (39 13)  (639 333)  (639 333)  LC_6 Logic Functioning bit
 (14 14)  (614 334)  (614 334)  routing T_12_20.wire_logic_cluster/lc_4/out <X> T_12_20.lc_trk_g3_4
 (21 14)  (621 334)  (621 334)  routing T_12_20.wire_logic_cluster/lc_7/out <X> T_12_20.lc_trk_g3_7
 (22 14)  (622 334)  (622 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 334)  (627 334)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 334)  (628 334)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 334)  (629 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 334)  (630 334)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 334)  (636 334)  LC_7 Logic Functioning bit
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (38 14)  (638 334)  (638 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (44 14)  (644 334)  (644 334)  LC_7 Logic Functioning bit
 (45 14)  (645 334)  (645 334)  LC_7 Logic Functioning bit
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 335)  (630 335)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (40 15)  (640 335)  (640 335)  LC_7 Logic Functioning bit
 (41 15)  (641 335)  (641 335)  LC_7 Logic Functioning bit
 (42 15)  (642 335)  (642 335)  LC_7 Logic Functioning bit
 (43 15)  (643 335)  (643 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (16 0)  (670 320)  (670 320)  routing T_13_20.sp4_v_b_9 <X> T_13_20.lc_trk_g0_1
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (672 320)  (672 320)  routing T_13_20.sp4_v_b_9 <X> T_13_20.lc_trk_g0_1
 (25 0)  (679 320)  (679 320)  routing T_13_20.sp4_v_b_2 <X> T_13_20.lc_trk_g0_2
 (18 1)  (672 321)  (672 321)  routing T_13_20.sp4_v_b_9 <X> T_13_20.lc_trk_g0_1
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 321)  (677 321)  routing T_13_20.sp4_v_b_2 <X> T_13_20.lc_trk_g0_2
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_7 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_7 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (675 322)  (675 322)  routing T_13_20.bnr_op_7 <X> T_13_20.lc_trk_g0_7
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (679 322)  (679 322)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g0_6
 (27 2)  (681 322)  (681 322)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (0 3)  (654 323)  (654 323)  routing T_13_20.glb_netwk_7 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (15 3)  (669 323)  (669 323)  routing T_13_20.bot_op_4 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (675 323)  (675 323)  routing T_13_20.bnr_op_7 <X> T_13_20.lc_trk_g0_7
 (22 3)  (676 323)  (676 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 323)  (677 323)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g0_6
 (25 3)  (679 323)  (679 323)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g0_6
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (15 4)  (669 324)  (669 324)  routing T_13_20.bot_op_1 <X> T_13_20.lc_trk_g1_1
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 324)  (684 324)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (48 4)  (702 324)  (702 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (704 324)  (704 324)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (669 325)  (669 325)  routing T_13_20.sp4_v_t_5 <X> T_13_20.lc_trk_g1_0
 (16 5)  (670 325)  (670 325)  routing T_13_20.sp4_v_t_5 <X> T_13_20.lc_trk_g1_0
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 325)  (677 325)  routing T_13_20.sp4_v_b_18 <X> T_13_20.lc_trk_g1_2
 (24 5)  (678 325)  (678 325)  routing T_13_20.sp4_v_b_18 <X> T_13_20.lc_trk_g1_2
 (26 5)  (680 325)  (680 325)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 325)  (682 325)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 325)  (684 325)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (40 5)  (694 325)  (694 325)  LC_2 Logic Functioning bit
 (42 5)  (696 325)  (696 325)  LC_2 Logic Functioning bit
 (48 5)  (702 325)  (702 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (675 326)  (675 326)  routing T_13_20.bnr_op_7 <X> T_13_20.lc_trk_g1_7
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 326)  (684 326)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 326)  (687 326)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (21 7)  (675 327)  (675 327)  routing T_13_20.bnr_op_7 <X> T_13_20.lc_trk_g1_7
 (27 7)  (681 327)  (681 327)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 327)  (684 327)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 327)  (686 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (688 327)  (688 327)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.input_2_3
 (35 7)  (689 327)  (689 327)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.input_2_3
 (15 8)  (669 328)  (669 328)  routing T_13_20.rgt_op_1 <X> T_13_20.lc_trk_g2_1
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 328)  (672 328)  routing T_13_20.rgt_op_1 <X> T_13_20.lc_trk_g2_1
 (25 8)  (679 328)  (679 328)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g2_2
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (14 10)  (668 330)  (668 330)  routing T_13_20.rgt_op_4 <X> T_13_20.lc_trk_g2_4
 (21 10)  (675 330)  (675 330)  routing T_13_20.wire_logic_cluster/lc_7/out <X> T_13_20.lc_trk_g2_7
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 330)  (680 330)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 330)  (682 330)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (43 10)  (697 330)  (697 330)  LC_5 Logic Functioning bit
 (52 10)  (706 330)  (706 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (669 331)  (669 331)  routing T_13_20.rgt_op_4 <X> T_13_20.lc_trk_g2_4
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (681 331)  (681 331)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 331)  (682 331)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 331)  (685 331)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (687 331)  (687 331)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.input_2_5
 (26 14)  (680 334)  (680 334)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 334)  (684 334)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 334)  (688 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 334)  (689 334)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_7
 (41 14)  (695 334)  (695 334)  LC_7 Logic Functioning bit
 (42 14)  (696 334)  (696 334)  LC_7 Logic Functioning bit
 (45 14)  (699 334)  (699 334)  LC_7 Logic Functioning bit
 (14 15)  (668 335)  (668 335)  routing T_13_20.sp4_r_v_b_44 <X> T_13_20.lc_trk_g3_4
 (17 15)  (671 335)  (671 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 335)  (677 335)  routing T_13_20.sp4_v_b_46 <X> T_13_20.lc_trk_g3_6
 (24 15)  (678 335)  (678 335)  routing T_13_20.sp4_v_b_46 <X> T_13_20.lc_trk_g3_6
 (26 15)  (680 335)  (680 335)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 335)  (681 335)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 335)  (682 335)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 335)  (686 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 335)  (687 335)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_7
 (35 15)  (689 335)  (689 335)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_7
 (42 15)  (696 335)  (696 335)  LC_7 Logic Functioning bit
 (43 15)  (697 335)  (697 335)  LC_7 Logic Functioning bit
 (51 15)  (705 335)  (705 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_20

 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (722 322)  (722 322)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g0_4
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 322)  (741 322)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 322)  (743 322)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.input_2_1
 (38 2)  (746 322)  (746 322)  LC_1 Logic Functioning bit
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (43 2)  (751 322)  (751 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (0 3)  (708 323)  (708 323)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 323)  (735 323)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 323)  (736 323)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 323)  (740 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (741 323)  (741 323)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.input_2_1
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (41 3)  (749 323)  (749 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (51 3)  (759 323)  (759 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 6)  (722 326)  (722 326)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g1_4
 (25 6)  (733 326)  (733 326)  routing T_14_20.sp4_v_b_6 <X> T_14_20.lc_trk_g1_6
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (731 327)  (731 327)  routing T_14_20.sp4_v_b_6 <X> T_14_20.lc_trk_g1_6
 (14 8)  (722 328)  (722 328)  routing T_14_20.bnl_op_0 <X> T_14_20.lc_trk_g2_0
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 328)  (743 328)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.input_2_4
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (42 8)  (750 328)  (750 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (46 8)  (754 328)  (754 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (722 329)  (722 329)  routing T_14_20.bnl_op_0 <X> T_14_20.lc_trk_g2_0
 (17 9)  (725 329)  (725 329)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 329)  (740 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 329)  (744 329)  LC_4 Logic Functioning bit
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (43 9)  (751 329)  (751 329)  LC_4 Logic Functioning bit
 (16 10)  (724 330)  (724 330)  routing T_14_20.sp4_v_b_37 <X> T_14_20.lc_trk_g2_5
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 330)  (726 330)  routing T_14_20.sp4_v_b_37 <X> T_14_20.lc_trk_g2_5
 (25 10)  (733 330)  (733 330)  routing T_14_20.wire_logic_cluster/lc_6/out <X> T_14_20.lc_trk_g2_6
 (18 11)  (726 331)  (726 331)  routing T_14_20.sp4_v_b_37 <X> T_14_20.lc_trk_g2_5
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 332)  (726 332)  routing T_14_20.wire_logic_cluster/lc_1/out <X> T_14_20.lc_trk_g3_1
 (27 12)  (735 332)  (735 332)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 332)  (738 332)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 332)  (743 332)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (42 12)  (750 332)  (750 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (45 12)  (753 332)  (753 332)  LC_6 Logic Functioning bit
 (51 12)  (759 332)  (759 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (736 333)  (736 333)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 333)  (740 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 333)  (741 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (35 13)  (743 333)  (743 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (36 13)  (744 333)  (744 333)  LC_6 Logic Functioning bit
 (37 13)  (745 333)  (745 333)  LC_6 Logic Functioning bit
 (42 13)  (750 333)  (750 333)  LC_6 Logic Functioning bit
 (43 13)  (751 333)  (751 333)  LC_6 Logic Functioning bit
 (52 13)  (760 333)  (760 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (708 334)  (708 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (724 334)  (724 334)  routing T_14_20.sp12_v_t_10 <X> T_14_20.lc_trk_g3_5
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (0 15)  (708 335)  (708 335)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 335)  (709 335)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/s_r


LogicTile_15_20

 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (780 320)  (780 320)  routing T_15_20.bnr_op_1 <X> T_15_20.lc_trk_g0_1
 (21 0)  (783 320)  (783 320)  routing T_15_20.wire_logic_cluster/lc_3/out <X> T_15_20.lc_trk_g0_3
 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 320)  (796 320)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 320)  (797 320)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.input_2_0
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (18 1)  (780 321)  (780 321)  routing T_15_20.bnr_op_1 <X> T_15_20.lc_trk_g0_1
 (26 1)  (788 321)  (788 321)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 321)  (789 321)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 321)  (793 321)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (776 322)  (776 322)  routing T_15_20.bnr_op_4 <X> T_15_20.lc_trk_g0_4
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (0 3)  (762 323)  (762 323)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (14 3)  (776 323)  (776 323)  routing T_15_20.bnr_op_4 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 323)  (786 323)  routing T_15_20.bot_op_6 <X> T_15_20.lc_trk_g0_6
 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 323)  (789 323)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (15 4)  (777 324)  (777 324)  routing T_15_20.sp12_h_r_1 <X> T_15_20.lc_trk_g1_1
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (780 324)  (780 324)  routing T_15_20.sp12_h_r_1 <X> T_15_20.lc_trk_g1_1
 (21 4)  (783 324)  (783 324)  routing T_15_20.bnr_op_3 <X> T_15_20.lc_trk_g1_3
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (787 324)  (787 324)  routing T_15_20.bnr_op_2 <X> T_15_20.lc_trk_g1_2
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 324)  (790 324)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 324)  (792 324)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (50 4)  (812 324)  (812 324)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (780 325)  (780 325)  routing T_15_20.sp12_h_r_1 <X> T_15_20.lc_trk_g1_1
 (21 5)  (783 325)  (783 325)  routing T_15_20.bnr_op_3 <X> T_15_20.lc_trk_g1_3
 (22 5)  (784 325)  (784 325)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (787 325)  (787 325)  routing T_15_20.bnr_op_2 <X> T_15_20.lc_trk_g1_2
 (27 5)  (789 325)  (789 325)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (14 6)  (776 326)  (776 326)  routing T_15_20.bnr_op_4 <X> T_15_20.lc_trk_g1_4
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.bnr_op_5 <X> T_15_20.lc_trk_g1_5
 (21 6)  (783 326)  (783 326)  routing T_15_20.wire_logic_cluster/lc_7/out <X> T_15_20.lc_trk_g1_7
 (22 6)  (784 326)  (784 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 326)  (787 326)  routing T_15_20.wire_logic_cluster/lc_6/out <X> T_15_20.lc_trk_g1_6
 (27 6)  (789 326)  (789 326)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 326)  (792 326)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 326)  (793 326)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (38 6)  (800 326)  (800 326)  LC_3 Logic Functioning bit
 (41 6)  (803 326)  (803 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (45 6)  (807 326)  (807 326)  LC_3 Logic Functioning bit
 (50 6)  (812 326)  (812 326)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (776 327)  (776 327)  routing T_15_20.bnr_op_4 <X> T_15_20.lc_trk_g1_4
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (780 327)  (780 327)  routing T_15_20.bnr_op_5 <X> T_15_20.lc_trk_g1_5
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (788 327)  (788 327)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 327)  (792 327)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 327)  (793 327)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 327)  (798 327)  LC_3 Logic Functioning bit
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (40 7)  (802 327)  (802 327)  LC_3 Logic Functioning bit
 (42 7)  (804 327)  (804 327)  LC_3 Logic Functioning bit
 (14 8)  (776 328)  (776 328)  routing T_15_20.rgt_op_0 <X> T_15_20.lc_trk_g2_0
 (21 8)  (783 328)  (783 328)  routing T_15_20.rgt_op_3 <X> T_15_20.lc_trk_g2_3
 (22 8)  (784 328)  (784 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 328)  (786 328)  routing T_15_20.rgt_op_3 <X> T_15_20.lc_trk_g2_3
 (26 8)  (788 328)  (788 328)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 328)  (795 328)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (15 9)  (777 329)  (777 329)  routing T_15_20.rgt_op_0 <X> T_15_20.lc_trk_g2_0
 (17 9)  (779 329)  (779 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (788 329)  (788 329)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 329)  (792 329)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 329)  (793 329)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 329)  (794 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (795 329)  (795 329)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.input_2_4
 (37 9)  (799 329)  (799 329)  LC_4 Logic Functioning bit
 (14 10)  (776 330)  (776 330)  routing T_15_20.rgt_op_4 <X> T_15_20.lc_trk_g2_4
 (15 10)  (777 330)  (777 330)  routing T_15_20.rgt_op_5 <X> T_15_20.lc_trk_g2_5
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 330)  (780 330)  routing T_15_20.rgt_op_5 <X> T_15_20.lc_trk_g2_5
 (21 10)  (783 330)  (783 330)  routing T_15_20.sp12_v_b_7 <X> T_15_20.lc_trk_g2_7
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (786 330)  (786 330)  routing T_15_20.sp12_v_b_7 <X> T_15_20.lc_trk_g2_7
 (25 10)  (787 330)  (787 330)  routing T_15_20.wire_logic_cluster/lc_6/out <X> T_15_20.lc_trk_g2_6
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 330)  (790 330)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 330)  (792 330)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (50 10)  (812 330)  (812 330)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (777 331)  (777 331)  routing T_15_20.rgt_op_4 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (783 331)  (783 331)  routing T_15_20.sp12_v_b_7 <X> T_15_20.lc_trk_g2_7
 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (790 331)  (790 331)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 12)  (798 332)  (798 332)  LC_6 Logic Functioning bit
 (38 12)  (800 332)  (800 332)  LC_6 Logic Functioning bit
 (41 12)  (803 332)  (803 332)  LC_6 Logic Functioning bit
 (43 12)  (805 332)  (805 332)  LC_6 Logic Functioning bit
 (45 12)  (807 332)  (807 332)  LC_6 Logic Functioning bit
 (27 13)  (789 333)  (789 333)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (799 333)  (799 333)  LC_6 Logic Functioning bit
 (39 13)  (801 333)  (801 333)  LC_6 Logic Functioning bit
 (40 13)  (802 333)  (802 333)  LC_6 Logic Functioning bit
 (42 13)  (804 333)  (804 333)  LC_6 Logic Functioning bit
 (15 14)  (777 334)  (777 334)  routing T_15_20.rgt_op_5 <X> T_15_20.lc_trk_g3_5
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 334)  (780 334)  routing T_15_20.rgt_op_5 <X> T_15_20.lc_trk_g3_5
 (27 14)  (789 334)  (789 334)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 334)  (790 334)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 334)  (792 334)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 334)  (793 334)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 334)  (795 334)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 334)  (797 334)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.input_2_7
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (26 15)  (788 335)  (788 335)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 335)  (794 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (796 335)  (796 335)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.input_2_7
 (35 15)  (797 335)  (797 335)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.input_2_7
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (27 0)  (843 320)  (843 320)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 320)  (844 320)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (37 0)  (853 320)  (853 320)  LC_0 Logic Functioning bit
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (39 0)  (855 320)  (855 320)  LC_0 Logic Functioning bit
 (44 0)  (860 320)  (860 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (41 1)  (857 321)  (857 321)  LC_0 Logic Functioning bit
 (42 1)  (858 321)  (858 321)  LC_0 Logic Functioning bit
 (43 1)  (859 321)  (859 321)  LC_0 Logic Functioning bit
 (49 1)  (865 321)  (865 321)  Carry_In_Mux bit 

 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (843 322)  (843 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 322)  (844 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (37 2)  (853 322)  (853 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (39 2)  (855 322)  (855 322)  LC_1 Logic Functioning bit
 (44 2)  (860 322)  (860 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (0 3)  (816 323)  (816 323)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (40 3)  (856 323)  (856 323)  LC_1 Logic Functioning bit
 (41 3)  (857 323)  (857 323)  LC_1 Logic Functioning bit
 (42 3)  (858 323)  (858 323)  LC_1 Logic Functioning bit
 (43 3)  (859 323)  (859 323)  LC_1 Logic Functioning bit
 (48 3)  (864 323)  (864 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (837 324)  (837 324)  routing T_16_20.wire_logic_cluster/lc_3/out <X> T_16_20.lc_trk_g1_3
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 324)  (841 324)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g1_2
 (27 4)  (843 324)  (843 324)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (38 4)  (854 324)  (854 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (44 4)  (860 324)  (860 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (22 5)  (838 325)  (838 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 325)  (846 325)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 325)  (856 325)  LC_2 Logic Functioning bit
 (41 5)  (857 325)  (857 325)  LC_2 Logic Functioning bit
 (42 5)  (858 325)  (858 325)  LC_2 Logic Functioning bit
 (43 5)  (859 325)  (859 325)  LC_2 Logic Functioning bit
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g1_5
 (21 6)  (837 326)  (837 326)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g1_7
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (841 326)  (841 326)  routing T_16_20.wire_logic_cluster/lc_6/out <X> T_16_20.lc_trk_g1_6
 (27 6)  (843 326)  (843 326)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (37 6)  (853 326)  (853 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (39 6)  (855 326)  (855 326)  LC_3 Logic Functioning bit
 (44 6)  (860 326)  (860 326)  LC_3 Logic Functioning bit
 (45 6)  (861 326)  (861 326)  LC_3 Logic Functioning bit
 (22 7)  (838 327)  (838 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (846 327)  (846 327)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 327)  (856 327)  LC_3 Logic Functioning bit
 (41 7)  (857 327)  (857 327)  LC_3 Logic Functioning bit
 (42 7)  (858 327)  (858 327)  LC_3 Logic Functioning bit
 (43 7)  (859 327)  (859 327)  LC_3 Logic Functioning bit
 (4 8)  (820 328)  (820 328)  routing T_16_20.sp4_h_l_37 <X> T_16_20.sp4_v_b_6
 (6 8)  (822 328)  (822 328)  routing T_16_20.sp4_h_l_37 <X> T_16_20.sp4_v_b_6
 (27 8)  (843 328)  (843 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 328)  (844 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 328)  (846 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (44 8)  (860 328)  (860 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (5 9)  (821 329)  (821 329)  routing T_16_20.sp4_h_l_37 <X> T_16_20.sp4_v_b_6
 (40 9)  (856 329)  (856 329)  LC_4 Logic Functioning bit
 (41 9)  (857 329)  (857 329)  LC_4 Logic Functioning bit
 (42 9)  (858 329)  (858 329)  LC_4 Logic Functioning bit
 (43 9)  (859 329)  (859 329)  LC_4 Logic Functioning bit
 (27 10)  (843 330)  (843 330)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 330)  (846 330)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (44 10)  (860 330)  (860 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (40 11)  (856 331)  (856 331)  LC_5 Logic Functioning bit
 (41 11)  (857 331)  (857 331)  LC_5 Logic Functioning bit
 (42 11)  (858 331)  (858 331)  LC_5 Logic Functioning bit
 (43 11)  (859 331)  (859 331)  LC_5 Logic Functioning bit
 (14 12)  (830 332)  (830 332)  routing T_16_20.wire_logic_cluster/lc_0/out <X> T_16_20.lc_trk_g3_0
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 332)  (834 332)  routing T_16_20.wire_logic_cluster/lc_1/out <X> T_16_20.lc_trk_g3_1
 (27 12)  (843 332)  (843 332)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 332)  (846 332)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (37 12)  (853 332)  (853 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (39 12)  (855 332)  (855 332)  LC_6 Logic Functioning bit
 (44 12)  (860 332)  (860 332)  LC_6 Logic Functioning bit
 (45 12)  (861 332)  (861 332)  LC_6 Logic Functioning bit
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (846 333)  (846 333)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (40 13)  (856 333)  (856 333)  LC_6 Logic Functioning bit
 (41 13)  (857 333)  (857 333)  LC_6 Logic Functioning bit
 (42 13)  (858 333)  (858 333)  LC_6 Logic Functioning bit
 (43 13)  (859 333)  (859 333)  LC_6 Logic Functioning bit
 (48 13)  (864 333)  (864 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (816 334)  (816 334)  routing T_16_20.glb_netwk_4 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 334)  (830 334)  routing T_16_20.wire_logic_cluster/lc_4/out <X> T_16_20.lc_trk_g3_4
 (27 14)  (843 334)  (843 334)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 334)  (846 334)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (41 14)  (857 334)  (857 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (846 335)  (846 335)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (39 15)  (855 335)  (855 335)  LC_7 Logic Functioning bit
 (41 15)  (857 335)  (857 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (953 322)  (953 322)  routing T_18_20.sp4_v_t_3 <X> T_18_20.lc_trk_g0_6
 (0 3)  (928 323)  (928 323)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (22 3)  (950 323)  (950 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (951 323)  (951 323)  routing T_18_20.sp4_v_t_3 <X> T_18_20.lc_trk_g0_6
 (25 3)  (953 323)  (953 323)  routing T_18_20.sp4_v_t_3 <X> T_18_20.lc_trk_g0_6
 (31 14)  (959 334)  (959 334)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (964 334)  (964 334)  LC_7 Logic Functioning bit
 (37 14)  (965 334)  (965 334)  LC_7 Logic Functioning bit
 (38 14)  (966 334)  (966 334)  LC_7 Logic Functioning bit
 (39 14)  (967 334)  (967 334)  LC_7 Logic Functioning bit
 (45 14)  (973 334)  (973 334)  LC_7 Logic Functioning bit
 (47 14)  (975 334)  (975 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (31 15)  (959 335)  (959 335)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 335)  (964 335)  LC_7 Logic Functioning bit
 (37 15)  (965 335)  (965 335)  LC_7 Logic Functioning bit
 (38 15)  (966 335)  (966 335)  LC_7 Logic Functioning bit
 (39 15)  (967 335)  (967 335)  LC_7 Logic Functioning bit


LogicTile_28_20

 (0 2)  (1456 322)  (1456 322)  routing T_28_20.glb_netwk_7 <X> T_28_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1457 322)  (1457 322)  routing T_28_20.glb_netwk_7 <X> T_28_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 322)  (1458 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (1481 322)  (1481 322)  routing T_28_20.sp4_v_t_3 <X> T_28_20.lc_trk_g0_6
 (27 2)  (1483 322)  (1483 322)  routing T_28_20.lc_trk_g1_3 <X> T_28_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 322)  (1485 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1487 322)  (1487 322)  routing T_28_20.lc_trk_g0_6 <X> T_28_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1488 322)  (1488 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (1491 322)  (1491 322)  routing T_28_20.lc_trk_g2_5 <X> T_28_20.input_2_1
 (37 2)  (1493 322)  (1493 322)  LC_1 Logic Functioning bit
 (40 2)  (1496 322)  (1496 322)  LC_1 Logic Functioning bit
 (45 2)  (1501 322)  (1501 322)  LC_1 Logic Functioning bit
 (0 3)  (1456 323)  (1456 323)  routing T_28_20.glb_netwk_7 <X> T_28_20.wire_logic_cluster/lc_7/clk
 (22 3)  (1478 323)  (1478 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1479 323)  (1479 323)  routing T_28_20.sp4_v_t_3 <X> T_28_20.lc_trk_g0_6
 (25 3)  (1481 323)  (1481 323)  routing T_28_20.sp4_v_t_3 <X> T_28_20.lc_trk_g0_6
 (26 3)  (1482 323)  (1482 323)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (1483 323)  (1483 323)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1484 323)  (1484 323)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 323)  (1485 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1486 323)  (1486 323)  routing T_28_20.lc_trk_g1_3 <X> T_28_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1487 323)  (1487 323)  routing T_28_20.lc_trk_g0_6 <X> T_28_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (1488 323)  (1488 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1489 323)  (1489 323)  routing T_28_20.lc_trk_g2_5 <X> T_28_20.input_2_1
 (36 3)  (1492 323)  (1492 323)  LC_1 Logic Functioning bit
 (38 3)  (1494 323)  (1494 323)  LC_1 Logic Functioning bit
 (39 3)  (1495 323)  (1495 323)  LC_1 Logic Functioning bit
 (40 3)  (1496 323)  (1496 323)  LC_1 Logic Functioning bit
 (41 3)  (1497 323)  (1497 323)  LC_1 Logic Functioning bit
 (43 3)  (1499 323)  (1499 323)  LC_1 Logic Functioning bit
 (53 3)  (1509 323)  (1509 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (1478 324)  (1478 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (1477 325)  (1477 325)  routing T_28_20.sp4_r_v_b_27 <X> T_28_20.lc_trk_g1_3
 (17 10)  (1473 330)  (1473 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (1483 330)  (1483 330)  routing T_28_20.lc_trk_g1_3 <X> T_28_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 330)  (1485 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1487 330)  (1487 330)  routing T_28_20.lc_trk_g0_6 <X> T_28_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 330)  (1488 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (1491 330)  (1491 330)  routing T_28_20.lc_trk_g2_5 <X> T_28_20.input_2_5
 (37 10)  (1493 330)  (1493 330)  LC_5 Logic Functioning bit
 (39 10)  (1495 330)  (1495 330)  LC_5 Logic Functioning bit
 (40 10)  (1496 330)  (1496 330)  LC_5 Logic Functioning bit
 (42 10)  (1498 330)  (1498 330)  LC_5 Logic Functioning bit
 (45 10)  (1501 330)  (1501 330)  LC_5 Logic Functioning bit
 (18 11)  (1474 331)  (1474 331)  routing T_28_20.sp4_r_v_b_37 <X> T_28_20.lc_trk_g2_5
 (26 11)  (1482 331)  (1482 331)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (1483 331)  (1483 331)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1484 331)  (1484 331)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 331)  (1485 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1486 331)  (1486 331)  routing T_28_20.lc_trk_g1_3 <X> T_28_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1487 331)  (1487 331)  routing T_28_20.lc_trk_g0_6 <X> T_28_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (1488 331)  (1488 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1489 331)  (1489 331)  routing T_28_20.lc_trk_g2_5 <X> T_28_20.input_2_5
 (36 11)  (1492 331)  (1492 331)  LC_5 Logic Functioning bit
 (38 11)  (1494 331)  (1494 331)  LC_5 Logic Functioning bit
 (39 11)  (1495 331)  (1495 331)  LC_5 Logic Functioning bit
 (40 11)  (1496 331)  (1496 331)  LC_5 Logic Functioning bit
 (43 11)  (1499 331)  (1499 331)  LC_5 Logic Functioning bit
 (53 11)  (1509 331)  (1509 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (22 13)  (1478 333)  (1478 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1479 333)  (1479 333)  routing T_28_20.sp12_v_t_9 <X> T_28_20.lc_trk_g3_2
 (27 14)  (1483 334)  (1483 334)  routing T_28_20.lc_trk_g1_3 <X> T_28_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 334)  (1485 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1487 334)  (1487 334)  routing T_28_20.lc_trk_g0_6 <X> T_28_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1488 334)  (1488 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (1491 334)  (1491 334)  routing T_28_20.lc_trk_g2_5 <X> T_28_20.input_2_7
 (39 14)  (1495 334)  (1495 334)  LC_7 Logic Functioning bit
 (40 14)  (1496 334)  (1496 334)  LC_7 Logic Functioning bit
 (42 14)  (1498 334)  (1498 334)  LC_7 Logic Functioning bit
 (45 14)  (1501 334)  (1501 334)  LC_7 Logic Functioning bit
 (26 15)  (1482 335)  (1482 335)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (1483 335)  (1483 335)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1484 335)  (1484 335)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 335)  (1485 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1486 335)  (1486 335)  routing T_28_20.lc_trk_g1_3 <X> T_28_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1487 335)  (1487 335)  routing T_28_20.lc_trk_g0_6 <X> T_28_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1488 335)  (1488 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1489 335)  (1489 335)  routing T_28_20.lc_trk_g2_5 <X> T_28_20.input_2_7
 (36 15)  (1492 335)  (1492 335)  LC_7 Logic Functioning bit
 (38 15)  (1494 335)  (1494 335)  LC_7 Logic Functioning bit
 (39 15)  (1495 335)  (1495 335)  LC_7 Logic Functioning bit
 (40 15)  (1496 335)  (1496 335)  LC_7 Logic Functioning bit
 (41 15)  (1497 335)  (1497 335)  LC_7 Logic Functioning bit
 (46 15)  (1502 335)  (1502 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_31_20

 (11 10)  (1629 330)  (1629 330)  routing T_31_20.sp4_h_l_38 <X> T_31_20.sp4_v_t_45


IO_Tile_0_19

 (12 0)  (5 304)  (5 304)  routing T_0_19.span4_horz_25 <X> T_0_19.span4_vert_t_12
 (13 3)  (4 307)  (4 307)  routing T_0_19.span4_horz_7 <X> T_0_19.span4_vert_b_1
 (14 3)  (3 307)  (3 307)  routing T_0_19.span4_horz_7 <X> T_0_19.span4_vert_b_1
 (13 7)  (4 311)  (4 311)  routing T_0_19.span4_horz_13 <X> T_0_19.span4_vert_b_2
 (14 7)  (3 311)  (3 311)  routing T_0_19.span4_horz_13 <X> T_0_19.span4_vert_b_2
 (11 12)  (6 316)  (6 316)  routing T_0_19.span4_horz_19 <X> T_0_19.span4_vert_t_15
 (12 12)  (5 316)  (5 316)  routing T_0_19.span4_horz_19 <X> T_0_19.span4_vert_t_15


LogicTile_2_19

 (8 2)  (80 306)  (80 306)  routing T_2_19.sp4_h_r_1 <X> T_2_19.sp4_h_l_36


LogicTile_3_19

 (6 3)  (132 307)  (132 307)  routing T_3_19.sp4_h_r_0 <X> T_3_19.sp4_h_l_37
 (6 11)  (132 315)  (132 315)  routing T_3_19.sp4_h_r_6 <X> T_3_19.sp4_h_l_43


LogicTile_4_19

 (8 10)  (188 314)  (188 314)  routing T_4_19.sp4_h_r_7 <X> T_4_19.sp4_h_l_42


LogicTile_5_19

 (0 2)  (234 306)  (234 306)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (1 2)  (235 306)  (235 306)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 2)  (236 306)  (236 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (260 306)  (260 306)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 306)  (261 306)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 306)  (263 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 306)  (264 306)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 306)  (265 306)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 306)  (266 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 306)  (268 306)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (39 2)  (273 306)  (273 306)  LC_1 Logic Functioning bit
 (40 2)  (274 306)  (274 306)  LC_1 Logic Functioning bit
 (41 2)  (275 306)  (275 306)  LC_1 Logic Functioning bit
 (42 2)  (276 306)  (276 306)  LC_1 Logic Functioning bit
 (43 2)  (277 306)  (277 306)  LC_1 Logic Functioning bit
 (45 2)  (279 306)  (279 306)  LC_1 Logic Functioning bit
 (46 2)  (280 306)  (280 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (234 307)  (234 307)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (27 3)  (261 307)  (261 307)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 307)  (263 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 307)  (265 307)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 307)  (266 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (267 307)  (267 307)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.input_2_1
 (34 3)  (268 307)  (268 307)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.input_2_1
 (35 3)  (269 307)  (269 307)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.input_2_1
 (39 3)  (273 307)  (273 307)  LC_1 Logic Functioning bit
 (42 3)  (276 307)  (276 307)  LC_1 Logic Functioning bit
 (43 3)  (277 307)  (277 307)  LC_1 Logic Functioning bit
 (26 4)  (260 308)  (260 308)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 308)  (261 308)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 308)  (262 308)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 308)  (263 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 308)  (265 308)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 308)  (266 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 308)  (268 308)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 308)  (269 308)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.input_2_2
 (37 4)  (271 308)  (271 308)  LC_2 Logic Functioning bit
 (40 4)  (274 308)  (274 308)  LC_2 Logic Functioning bit
 (45 4)  (279 308)  (279 308)  LC_2 Logic Functioning bit
 (26 5)  (260 309)  (260 309)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 309)  (261 309)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 309)  (263 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 309)  (264 309)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 309)  (266 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (268 309)  (268 309)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.input_2_2
 (38 5)  (272 309)  (272 309)  LC_2 Logic Functioning bit
 (39 5)  (273 309)  (273 309)  LC_2 Logic Functioning bit
 (40 5)  (274 309)  (274 309)  LC_2 Logic Functioning bit
 (41 5)  (275 309)  (275 309)  LC_2 Logic Functioning bit
 (43 5)  (277 309)  (277 309)  LC_2 Logic Functioning bit
 (47 5)  (281 309)  (281 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (16 6)  (250 310)  (250 310)  routing T_5_19.sp12_h_r_13 <X> T_5_19.lc_trk_g1_5
 (17 6)  (251 310)  (251 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (255 310)  (255 310)  routing T_5_19.sp12_h_l_4 <X> T_5_19.lc_trk_g1_7
 (22 6)  (256 310)  (256 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (258 310)  (258 310)  routing T_5_19.sp12_h_l_4 <X> T_5_19.lc_trk_g1_7
 (15 7)  (249 311)  (249 311)  routing T_5_19.sp4_v_t_9 <X> T_5_19.lc_trk_g1_4
 (16 7)  (250 311)  (250 311)  routing T_5_19.sp4_v_t_9 <X> T_5_19.lc_trk_g1_4
 (17 7)  (251 311)  (251 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (255 311)  (255 311)  routing T_5_19.sp12_h_l_4 <X> T_5_19.lc_trk_g1_7
 (26 8)  (260 312)  (260 312)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 312)  (261 312)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 312)  (262 312)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 312)  (263 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 312)  (265 312)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 312)  (266 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 312)  (268 312)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 312)  (269 312)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.input_2_4
 (39 8)  (273 312)  (273 312)  LC_4 Logic Functioning bit
 (40 8)  (274 312)  (274 312)  LC_4 Logic Functioning bit
 (42 8)  (276 312)  (276 312)  LC_4 Logic Functioning bit
 (45 8)  (279 312)  (279 312)  LC_4 Logic Functioning bit
 (46 8)  (280 312)  (280 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (260 313)  (260 313)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 313)  (261 313)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 313)  (263 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 313)  (264 313)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 313)  (266 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (268 313)  (268 313)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.input_2_4
 (36 9)  (270 313)  (270 313)  LC_4 Logic Functioning bit
 (38 9)  (272 313)  (272 313)  LC_4 Logic Functioning bit
 (39 9)  (273 313)  (273 313)  LC_4 Logic Functioning bit
 (40 9)  (274 313)  (274 313)  LC_4 Logic Functioning bit
 (41 9)  (275 313)  (275 313)  LC_4 Logic Functioning bit
 (25 12)  (259 316)  (259 316)  routing T_5_19.sp12_v_t_1 <X> T_5_19.lc_trk_g3_2
 (22 13)  (256 317)  (256 317)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (258 317)  (258 317)  routing T_5_19.sp12_v_t_1 <X> T_5_19.lc_trk_g3_2
 (25 13)  (259 317)  (259 317)  routing T_5_19.sp12_v_t_1 <X> T_5_19.lc_trk_g3_2
 (26 14)  (260 318)  (260 318)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 318)  (261 318)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 318)  (263 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 318)  (264 318)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 318)  (265 318)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 318)  (266 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 318)  (268 318)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (39 14)  (273 318)  (273 318)  LC_7 Logic Functioning bit
 (40 14)  (274 318)  (274 318)  LC_7 Logic Functioning bit
 (41 14)  (275 318)  (275 318)  LC_7 Logic Functioning bit
 (43 14)  (277 318)  (277 318)  LC_7 Logic Functioning bit
 (45 14)  (279 318)  (279 318)  LC_7 Logic Functioning bit
 (46 14)  (280 318)  (280 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (27 15)  (261 319)  (261 319)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 319)  (263 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 319)  (265 319)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 319)  (266 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (267 319)  (267 319)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.input_2_7
 (34 15)  (268 319)  (268 319)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.input_2_7
 (35 15)  (269 319)  (269 319)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.input_2_7
 (39 15)  (273 319)  (273 319)  LC_7 Logic Functioning bit
 (40 15)  (274 319)  (274 319)  LC_7 Logic Functioning bit
 (41 15)  (275 319)  (275 319)  LC_7 Logic Functioning bit
 (42 15)  (276 319)  (276 319)  LC_7 Logic Functioning bit
 (43 15)  (277 319)  (277 319)  LC_7 Logic Functioning bit


LogicTile_6_19

 (11 6)  (299 310)  (299 310)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_v_t_40
 (13 6)  (301 310)  (301 310)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_v_t_40
 (12 7)  (300 311)  (300 311)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_v_t_40


LogicTile_10_19

 (22 0)  (514 304)  (514 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 304)  (516 304)  routing T_10_19.bot_op_3 <X> T_10_19.lc_trk_g0_3
 (15 1)  (507 305)  (507 305)  routing T_10_19.sp4_v_t_5 <X> T_10_19.lc_trk_g0_0
 (16 1)  (508 305)  (508 305)  routing T_10_19.sp4_v_t_5 <X> T_10_19.lc_trk_g0_0
 (17 1)  (509 305)  (509 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_7 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_7 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (509 306)  (509 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (510 306)  (510 306)  routing T_10_19.bnr_op_5 <X> T_10_19.lc_trk_g0_5
 (0 3)  (492 307)  (492 307)  routing T_10_19.glb_netwk_7 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (18 3)  (510 307)  (510 307)  routing T_10_19.bnr_op_5 <X> T_10_19.lc_trk_g0_5
 (22 3)  (514 307)  (514 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 307)  (516 307)  routing T_10_19.bot_op_6 <X> T_10_19.lc_trk_g0_6
 (15 4)  (507 308)  (507 308)  routing T_10_19.sp4_h_r_9 <X> T_10_19.lc_trk_g1_1
 (16 4)  (508 308)  (508 308)  routing T_10_19.sp4_h_r_9 <X> T_10_19.lc_trk_g1_1
 (17 4)  (509 308)  (509 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (510 308)  (510 308)  routing T_10_19.sp4_h_r_9 <X> T_10_19.lc_trk_g1_1
 (14 6)  (506 310)  (506 310)  routing T_10_19.wire_logic_cluster/lc_4/out <X> T_10_19.lc_trk_g1_4
 (15 6)  (507 310)  (507 310)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (16 6)  (508 310)  (508 310)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (17 6)  (509 310)  (509 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (510 310)  (510 310)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (25 6)  (517 310)  (517 310)  routing T_10_19.sp4_v_t_3 <X> T_10_19.lc_trk_g1_6
 (26 6)  (518 310)  (518 310)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 310)  (519 310)  routing T_10_19.lc_trk_g1_1 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 310)  (523 310)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 310)  (529 310)  LC_3 Logic Functioning bit
 (39 6)  (531 310)  (531 310)  LC_3 Logic Functioning bit
 (40 6)  (532 310)  (532 310)  LC_3 Logic Functioning bit
 (41 6)  (533 310)  (533 310)  LC_3 Logic Functioning bit
 (42 6)  (534 310)  (534 310)  LC_3 Logic Functioning bit
 (43 6)  (535 310)  (535 310)  LC_3 Logic Functioning bit
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (510 311)  (510 311)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (22 7)  (514 311)  (514 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (515 311)  (515 311)  routing T_10_19.sp4_v_t_3 <X> T_10_19.lc_trk_g1_6
 (25 7)  (517 311)  (517 311)  routing T_10_19.sp4_v_t_3 <X> T_10_19.lc_trk_g1_6
 (28 7)  (520 311)  (520 311)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (40 7)  (532 311)  (532 311)  LC_3 Logic Functioning bit
 (42 7)  (534 311)  (534 311)  LC_3 Logic Functioning bit
 (27 8)  (519 312)  (519 312)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 312)  (522 312)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 312)  (523 312)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 312)  (525 312)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 312)  (526 312)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (38 8)  (530 312)  (530 312)  LC_4 Logic Functioning bit
 (41 8)  (533 312)  (533 312)  LC_4 Logic Functioning bit
 (45 8)  (537 312)  (537 312)  LC_4 Logic Functioning bit
 (48 8)  (540 312)  (540 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (542 312)  (542 312)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (518 313)  (518 313)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 313)  (519 313)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 313)  (520 313)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (38 9)  (530 313)  (530 313)  LC_4 Logic Functioning bit
 (40 9)  (532 313)  (532 313)  LC_4 Logic Functioning bit
 (41 9)  (533 313)  (533 313)  LC_4 Logic Functioning bit
 (43 9)  (535 313)  (535 313)  LC_4 Logic Functioning bit
 (46 9)  (538 313)  (538 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (507 314)  (507 314)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g2_5
 (16 10)  (508 314)  (508 314)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g2_5
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (513 314)  (513 314)  routing T_10_19.wire_logic_cluster/lc_7/out <X> T_10_19.lc_trk_g2_7
 (22 10)  (514 314)  (514 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (15 11)  (507 315)  (507 315)  routing T_10_19.tnr_op_4 <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (510 315)  (510 315)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g2_5
 (22 12)  (514 316)  (514 316)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (516 316)  (516 316)  routing T_10_19.tnr_op_3 <X> T_10_19.lc_trk_g3_3
 (27 12)  (519 316)  (519 316)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 316)  (522 316)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (527 316)  (527 316)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.input_2_6
 (36 12)  (528 316)  (528 316)  LC_6 Logic Functioning bit
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 317)  (522 317)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 317)  (523 317)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 317)  (524 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (527 317)  (527 317)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.input_2_6
 (46 13)  (538 317)  (538 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (12 14)  (504 318)  (504 318)  routing T_10_19.sp4_h_r_8 <X> T_10_19.sp4_h_l_46
 (26 14)  (518 318)  (518 318)  routing T_10_19.lc_trk_g0_5 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 318)  (520 318)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 318)  (522 318)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 318)  (526 318)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 318)  (527 318)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.input_2_7
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (37 14)  (529 318)  (529 318)  LC_7 Logic Functioning bit
 (39 14)  (531 318)  (531 318)  LC_7 Logic Functioning bit
 (42 14)  (534 318)  (534 318)  LC_7 Logic Functioning bit
 (43 14)  (535 318)  (535 318)  LC_7 Logic Functioning bit
 (45 14)  (537 318)  (537 318)  LC_7 Logic Functioning bit
 (48 14)  (540 318)  (540 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (13 15)  (505 319)  (505 319)  routing T_10_19.sp4_h_r_8 <X> T_10_19.sp4_h_l_46
 (15 15)  (507 319)  (507 319)  routing T_10_19.tnr_op_4 <X> T_10_19.lc_trk_g3_4
 (17 15)  (509 319)  (509 319)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 319)  (523 319)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 319)  (524 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 319)  (525 319)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.input_2_7
 (35 15)  (527 319)  (527 319)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.input_2_7
 (36 15)  (528 319)  (528 319)  LC_7 Logic Functioning bit
 (42 15)  (534 319)  (534 319)  LC_7 Logic Functioning bit
 (43 15)  (535 319)  (535 319)  LC_7 Logic Functioning bit
 (52 15)  (544 319)  (544 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_11_19

 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 304)  (564 304)  routing T_11_19.bnr_op_1 <X> T_11_19.lc_trk_g0_1
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 304)  (570 304)  routing T_11_19.top_op_3 <X> T_11_19.lc_trk_g0_3
 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 304)  (581 304)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_0
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (42 0)  (588 304)  (588 304)  LC_0 Logic Functioning bit
 (45 0)  (591 304)  (591 304)  LC_0 Logic Functioning bit
 (18 1)  (564 305)  (564 305)  routing T_11_19.bnr_op_1 <X> T_11_19.lc_trk_g0_1
 (21 1)  (567 305)  (567 305)  routing T_11_19.top_op_3 <X> T_11_19.lc_trk_g0_3
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_0
 (34 1)  (580 305)  (580 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_0
 (35 1)  (581 305)  (581 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_0
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (41 1)  (587 305)  (587 305)  LC_0 Logic Functioning bit
 (42 1)  (588 305)  (588 305)  LC_0 Logic Functioning bit
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (568 306)  (568 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (571 306)  (571 306)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g0_6
 (27 2)  (573 306)  (573 306)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 306)  (576 306)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 306)  (577 306)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (42 2)  (588 306)  (588 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (0 3)  (546 307)  (546 307)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (14 3)  (560 307)  (560 307)  routing T_11_19.top_op_4 <X> T_11_19.lc_trk_g0_4
 (15 3)  (561 307)  (561 307)  routing T_11_19.top_op_4 <X> T_11_19.lc_trk_g0_4
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (567 307)  (567 307)  routing T_11_19.sp4_r_v_b_31 <X> T_11_19.lc_trk_g0_7
 (22 3)  (568 307)  (568 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (572 307)  (572 307)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 307)  (578 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 307)  (579 307)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.input_2_1
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (41 3)  (587 307)  (587 307)  LC_1 Logic Functioning bit
 (12 4)  (558 308)  (558 308)  routing T_11_19.sp4_v_b_11 <X> T_11_19.sp4_h_r_5
 (14 4)  (560 308)  (560 308)  routing T_11_19.wire_logic_cluster/lc_0/out <X> T_11_19.lc_trk_g1_0
 (27 4)  (573 308)  (573 308)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 308)  (576 308)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 308)  (580 308)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (39 4)  (585 308)  (585 308)  LC_2 Logic Functioning bit
 (41 4)  (587 308)  (587 308)  LC_2 Logic Functioning bit
 (42 4)  (588 308)  (588 308)  LC_2 Logic Functioning bit
 (45 4)  (591 308)  (591 308)  LC_2 Logic Functioning bit
 (11 5)  (557 309)  (557 309)  routing T_11_19.sp4_v_b_11 <X> T_11_19.sp4_h_r_5
 (13 5)  (559 309)  (559 309)  routing T_11_19.sp4_v_b_11 <X> T_11_19.sp4_h_r_5
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (39 5)  (585 309)  (585 309)  LC_2 Logic Functioning bit
 (41 5)  (587 309)  (587 309)  LC_2 Logic Functioning bit
 (42 5)  (588 309)  (588 309)  LC_2 Logic Functioning bit
 (21 6)  (567 310)  (567 310)  routing T_11_19.bnr_op_7 <X> T_11_19.lc_trk_g1_7
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (571 310)  (571 310)  routing T_11_19.bnr_op_6 <X> T_11_19.lc_trk_g1_6
 (26 6)  (572 310)  (572 310)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 310)  (574 310)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 310)  (577 310)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 310)  (580 310)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (47 6)  (593 310)  (593 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (560 311)  (560 311)  routing T_11_19.top_op_4 <X> T_11_19.lc_trk_g1_4
 (15 7)  (561 311)  (561 311)  routing T_11_19.top_op_4 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (567 311)  (567 311)  routing T_11_19.bnr_op_7 <X> T_11_19.lc_trk_g1_7
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 311)  (571 311)  routing T_11_19.bnr_op_6 <X> T_11_19.lc_trk_g1_6
 (26 7)  (572 311)  (572 311)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 311)  (573 311)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 311)  (577 311)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 311)  (578 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (5 8)  (551 312)  (551 312)  routing T_11_19.sp4_v_b_0 <X> T_11_19.sp4_h_r_6
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 312)  (564 312)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g2_1
 (21 8)  (567 312)  (567 312)  routing T_11_19.rgt_op_3 <X> T_11_19.lc_trk_g2_3
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 312)  (570 312)  routing T_11_19.rgt_op_3 <X> T_11_19.lc_trk_g2_3
 (25 8)  (571 312)  (571 312)  routing T_11_19.rgt_op_2 <X> T_11_19.lc_trk_g2_2
 (27 8)  (573 312)  (573 312)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (4 9)  (550 313)  (550 313)  routing T_11_19.sp4_v_b_0 <X> T_11_19.sp4_h_r_6
 (6 9)  (552 313)  (552 313)  routing T_11_19.sp4_v_b_0 <X> T_11_19.sp4_h_r_6
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 313)  (570 313)  routing T_11_19.rgt_op_2 <X> T_11_19.lc_trk_g2_2
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (38 9)  (584 313)  (584 313)  LC_4 Logic Functioning bit
 (14 10)  (560 314)  (560 314)  routing T_11_19.rgt_op_4 <X> T_11_19.lc_trk_g2_4
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 314)  (574 314)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 314)  (579 314)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 314)  (581 314)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.input_2_5
 (40 10)  (586 314)  (586 314)  LC_5 Logic Functioning bit
 (51 10)  (597 314)  (597 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (561 315)  (561 315)  routing T_11_19.rgt_op_4 <X> T_11_19.lc_trk_g2_4
 (17 11)  (563 315)  (563 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 315)  (569 315)  routing T_11_19.sp4_h_r_30 <X> T_11_19.lc_trk_g2_6
 (24 11)  (570 315)  (570 315)  routing T_11_19.sp4_h_r_30 <X> T_11_19.lc_trk_g2_6
 (25 11)  (571 315)  (571 315)  routing T_11_19.sp4_h_r_30 <X> T_11_19.lc_trk_g2_6
 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 315)  (577 315)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 315)  (578 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (581 315)  (581 315)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.input_2_5
 (14 12)  (560 316)  (560 316)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (21 12)  (567 316)  (567 316)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g3_3
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 316)  (569 316)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g3_3
 (25 12)  (571 316)  (571 316)  routing T_11_19.wire_logic_cluster/lc_2/out <X> T_11_19.lc_trk_g3_2
 (26 12)  (572 316)  (572 316)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 316)  (574 316)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (581 316)  (581 316)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.input_2_6
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (41 12)  (587 316)  (587 316)  LC_6 Logic Functioning bit
 (42 12)  (588 316)  (588 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (8 13)  (554 317)  (554 317)  routing T_11_19.sp4_h_r_10 <X> T_11_19.sp4_v_b_10
 (14 13)  (560 317)  (560 317)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (15 13)  (561 317)  (561 317)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (16 13)  (562 317)  (562 317)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (567 317)  (567 317)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g3_3
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 317)  (581 317)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.input_2_6
 (37 13)  (583 317)  (583 317)  LC_6 Logic Functioning bit
 (41 13)  (587 317)  (587 317)  LC_6 Logic Functioning bit
 (42 13)  (588 317)  (588 317)  LC_6 Logic Functioning bit
 (15 14)  (561 318)  (561 318)  routing T_11_19.rgt_op_5 <X> T_11_19.lc_trk_g3_5
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 318)  (564 318)  routing T_11_19.rgt_op_5 <X> T_11_19.lc_trk_g3_5
 (21 14)  (567 318)  (567 318)  routing T_11_19.rgt_op_7 <X> T_11_19.lc_trk_g3_7
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 318)  (570 318)  routing T_11_19.rgt_op_7 <X> T_11_19.lc_trk_g3_7
 (25 14)  (571 318)  (571 318)  routing T_11_19.rgt_op_6 <X> T_11_19.lc_trk_g3_6
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 318)  (579 318)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 318)  (583 318)  LC_7 Logic Functioning bit
 (39 14)  (585 318)  (585 318)  LC_7 Logic Functioning bit
 (40 14)  (586 318)  (586 318)  LC_7 Logic Functioning bit
 (41 14)  (587 318)  (587 318)  LC_7 Logic Functioning bit
 (42 14)  (588 318)  (588 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 319)  (570 319)  routing T_11_19.rgt_op_6 <X> T_11_19.lc_trk_g3_6
 (27 15)  (573 319)  (573 319)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (40 15)  (586 319)  (586 319)  LC_7 Logic Functioning bit
 (42 15)  (588 319)  (588 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (5 0)  (605 304)  (605 304)  routing T_12_19.sp4_v_b_0 <X> T_12_19.sp4_h_r_0
 (14 0)  (614 304)  (614 304)  routing T_12_19.lft_op_0 <X> T_12_19.lc_trk_g0_0
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (635 304)  (635 304)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.input_2_0
 (44 0)  (644 304)  (644 304)  LC_0 Logic Functioning bit
 (6 1)  (606 305)  (606 305)  routing T_12_19.sp4_v_b_0 <X> T_12_19.sp4_h_r_0
 (15 1)  (615 305)  (615 305)  routing T_12_19.lft_op_0 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (30 1)  (630 305)  (630 305)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 305)  (633 305)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.input_2_0
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_7 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_7 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (625 306)  (625 306)  routing T_12_19.lft_op_6 <X> T_12_19.lc_trk_g0_6
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (44 2)  (644 306)  (644 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (0 3)  (600 307)  (600 307)  routing T_12_19.glb_netwk_7 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 307)  (624 307)  routing T_12_19.lft_op_6 <X> T_12_19.lc_trk_g0_6
 (40 3)  (640 307)  (640 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (15 4)  (615 308)  (615 308)  routing T_12_19.lft_op_1 <X> T_12_19.lc_trk_g1_1
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 308)  (618 308)  routing T_12_19.lft_op_1 <X> T_12_19.lc_trk_g1_1
 (25 4)  (625 308)  (625 308)  routing T_12_19.lft_op_2 <X> T_12_19.lc_trk_g1_2
 (27 4)  (627 308)  (627 308)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 308)  (628 308)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (37 4)  (637 308)  (637 308)  LC_2 Logic Functioning bit
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (39 4)  (639 308)  (639 308)  LC_2 Logic Functioning bit
 (44 4)  (644 308)  (644 308)  LC_2 Logic Functioning bit
 (45 4)  (645 308)  (645 308)  LC_2 Logic Functioning bit
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 309)  (624 309)  routing T_12_19.lft_op_2 <X> T_12_19.lc_trk_g1_2
 (30 5)  (630 309)  (630 309)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 309)  (640 309)  LC_2 Logic Functioning bit
 (41 5)  (641 309)  (641 309)  LC_2 Logic Functioning bit
 (42 5)  (642 309)  (642 309)  LC_2 Logic Functioning bit
 (43 5)  (643 309)  (643 309)  LC_2 Logic Functioning bit
 (12 6)  (612 310)  (612 310)  routing T_12_19.sp4_v_t_46 <X> T_12_19.sp4_h_l_40
 (25 6)  (625 310)  (625 310)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g1_6
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (44 6)  (644 310)  (644 310)  LC_3 Logic Functioning bit
 (11 7)  (611 311)  (611 311)  routing T_12_19.sp4_v_t_46 <X> T_12_19.sp4_h_l_40
 (13 7)  (613 311)  (613 311)  routing T_12_19.sp4_v_t_46 <X> T_12_19.sp4_h_l_40
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (27 8)  (627 312)  (627 312)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 312)  (630 312)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (39 8)  (639 312)  (639 312)  LC_4 Logic Functioning bit
 (44 8)  (644 312)  (644 312)  LC_4 Logic Functioning bit
 (45 8)  (645 312)  (645 312)  LC_4 Logic Functioning bit
 (40 9)  (640 313)  (640 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (39 10)  (639 314)  (639 314)  LC_5 Logic Functioning bit
 (44 10)  (644 314)  (644 314)  LC_5 Logic Functioning bit
 (14 11)  (614 315)  (614 315)  routing T_12_19.tnl_op_4 <X> T_12_19.lc_trk_g2_4
 (15 11)  (615 315)  (615 315)  routing T_12_19.tnl_op_4 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (38 11)  (638 315)  (638 315)  LC_5 Logic Functioning bit
 (39 11)  (639 315)  (639 315)  LC_5 Logic Functioning bit
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g3_1
 (25 12)  (625 316)  (625 316)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g3_2
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (37 12)  (637 316)  (637 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (39 12)  (639 316)  (639 316)  LC_6 Logic Functioning bit
 (44 12)  (644 316)  (644 316)  LC_6 Logic Functioning bit
 (45 12)  (645 316)  (645 316)  LC_6 Logic Functioning bit
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (630 317)  (630 317)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (40 13)  (640 317)  (640 317)  LC_6 Logic Functioning bit
 (41 13)  (641 317)  (641 317)  LC_6 Logic Functioning bit
 (42 13)  (642 317)  (642 317)  LC_6 Logic Functioning bit
 (43 13)  (643 317)  (643 317)  LC_6 Logic Functioning bit
 (14 14)  (614 318)  (614 318)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g3_4
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (37 14)  (637 318)  (637 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (39 14)  (639 318)  (639 318)  LC_7 Logic Functioning bit
 (44 14)  (644 318)  (644 318)  LC_7 Logic Functioning bit
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (36 15)  (636 319)  (636 319)  LC_7 Logic Functioning bit
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (38 15)  (638 319)  (638 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (15 0)  (669 304)  (669 304)  routing T_13_19.sp4_h_r_9 <X> T_13_19.lc_trk_g0_1
 (16 0)  (670 304)  (670 304)  routing T_13_19.sp4_h_r_9 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (672 304)  (672 304)  routing T_13_19.sp4_h_r_9 <X> T_13_19.lc_trk_g0_1
 (21 0)  (675 304)  (675 304)  routing T_13_19.sp4_v_b_11 <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (677 304)  (677 304)  routing T_13_19.sp4_v_b_11 <X> T_13_19.lc_trk_g0_3
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (21 1)  (675 305)  (675 305)  routing T_13_19.sp4_v_b_11 <X> T_13_19.lc_trk_g0_3
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 305)  (688 305)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.input_2_0
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (669 306)  (669 306)  routing T_13_19.sp4_h_r_13 <X> T_13_19.lc_trk_g0_5
 (16 2)  (670 306)  (670 306)  routing T_13_19.sp4_h_r_13 <X> T_13_19.lc_trk_g0_5
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 306)  (672 306)  routing T_13_19.sp4_h_r_13 <X> T_13_19.lc_trk_g0_5
 (21 2)  (675 306)  (675 306)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g0_7
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 306)  (677 306)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g0_7
 (25 2)  (679 306)  (679 306)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g0_6
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 306)  (689 306)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (0 3)  (654 307)  (654 307)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (21 3)  (675 307)  (675 307)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g0_7
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 307)  (684 307)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (687 307)  (687 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (34 3)  (688 307)  (688 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (35 3)  (689 307)  (689 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (47 3)  (701 307)  (701 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (702 307)  (702 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 308)  (678 308)  routing T_13_19.top_op_3 <X> T_13_19.lc_trk_g1_3
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 308)  (685 308)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (50 4)  (704 308)  (704 308)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (675 309)  (675 309)  routing T_13_19.top_op_3 <X> T_13_19.lc_trk_g1_3
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (677 309)  (677 309)  routing T_13_19.sp12_h_l_17 <X> T_13_19.lc_trk_g1_2
 (25 5)  (679 309)  (679 309)  routing T_13_19.sp12_h_l_17 <X> T_13_19.lc_trk_g1_2
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (51 5)  (705 309)  (705 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 311)  (677 311)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g1_6
 (24 7)  (678 311)  (678 311)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g1_6
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (14 8)  (668 312)  (668 312)  routing T_13_19.bnl_op_0 <X> T_13_19.lc_trk_g2_0
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g2_1
 (25 8)  (679 312)  (679 312)  routing T_13_19.bnl_op_2 <X> T_13_19.lc_trk_g2_2
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (14 9)  (668 313)  (668 313)  routing T_13_19.bnl_op_0 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (679 313)  (679 313)  routing T_13_19.bnl_op_2 <X> T_13_19.lc_trk_g2_2
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (688 313)  (688 313)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.input_2_4
 (35 9)  (689 313)  (689 313)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.input_2_4
 (5 10)  (659 314)  (659 314)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_h_l_43
 (16 10)  (670 314)  (670 314)  routing T_13_19.sp12_v_t_10 <X> T_13_19.lc_trk_g2_5
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (675 314)  (675 314)  routing T_13_19.bnl_op_7 <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 314)  (689 314)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.input_2_5
 (40 10)  (694 314)  (694 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (42 10)  (696 314)  (696 314)  LC_5 Logic Functioning bit
 (13 11)  (667 315)  (667 315)  routing T_13_19.sp4_v_b_3 <X> T_13_19.sp4_h_l_45
 (21 11)  (675 315)  (675 315)  routing T_13_19.bnl_op_7 <X> T_13_19.lc_trk_g2_7
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 315)  (677 315)  routing T_13_19.sp4_h_r_30 <X> T_13_19.lc_trk_g2_6
 (24 11)  (678 315)  (678 315)  routing T_13_19.sp4_h_r_30 <X> T_13_19.lc_trk_g2_6
 (25 11)  (679 315)  (679 315)  routing T_13_19.sp4_h_r_30 <X> T_13_19.lc_trk_g2_6
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (694 315)  (694 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.bnl_op_1 <X> T_13_19.lc_trk_g3_1
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 316)  (681 316)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (50 12)  (704 316)  (704 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (705 316)  (705 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (658 317)  (658 317)  routing T_13_19.sp4_h_l_36 <X> T_13_19.sp4_h_r_9
 (6 13)  (660 317)  (660 317)  routing T_13_19.sp4_h_l_36 <X> T_13_19.sp4_h_r_9
 (18 13)  (672 317)  (672 317)  routing T_13_19.bnl_op_1 <X> T_13_19.lc_trk_g3_1
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (47 13)  (701 317)  (701 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (705 317)  (705 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (13 14)  (667 318)  (667 318)  routing T_13_19.sp4_v_b_11 <X> T_13_19.sp4_v_t_46
 (15 14)  (669 318)  (669 318)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g3_5
 (16 14)  (670 318)  (670 318)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (675 318)  (675 318)  routing T_13_19.rgt_op_7 <X> T_13_19.lc_trk_g3_7
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 318)  (678 318)  routing T_13_19.rgt_op_7 <X> T_13_19.lc_trk_g3_7
 (25 14)  (679 318)  (679 318)  routing T_13_19.bnl_op_6 <X> T_13_19.lc_trk_g3_6
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 318)  (681 318)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 318)  (682 318)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 318)  (687 318)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 318)  (689 318)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_7
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (37 14)  (691 318)  (691 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (40 14)  (694 318)  (694 318)  LC_7 Logic Functioning bit
 (41 14)  (695 318)  (695 318)  LC_7 Logic Functioning bit
 (42 14)  (696 318)  (696 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (15 15)  (669 319)  (669 319)  routing T_13_19.sp4_v_t_33 <X> T_13_19.lc_trk_g3_4
 (16 15)  (670 319)  (670 319)  routing T_13_19.sp4_v_t_33 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (672 319)  (672 319)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g3_5
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (679 319)  (679 319)  routing T_13_19.bnl_op_6 <X> T_13_19.lc_trk_g3_6
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 319)  (682 319)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 319)  (686 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (687 319)  (687 319)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_7
 (34 15)  (688 319)  (688 319)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_7
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (40 15)  (694 319)  (694 319)  LC_7 Logic Functioning bit
 (41 15)  (695 319)  (695 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (44 0)  (752 304)  (752 304)  LC_0 Logic Functioning bit
 (45 0)  (753 304)  (753 304)  LC_0 Logic Functioning bit
 (40 1)  (748 305)  (748 305)  LC_0 Logic Functioning bit
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (43 1)  (751 305)  (751 305)  LC_0 Logic Functioning bit
 (49 1)  (757 305)  (757 305)  Carry_In_Mux bit 

 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (44 2)  (752 306)  (752 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (0 3)  (708 307)  (708 307)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (14 4)  (722 308)  (722 308)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g1_0
 (21 4)  (729 308)  (729 308)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g1_3
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 308)  (733 308)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g1_2
 (27 4)  (735 308)  (735 308)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (44 4)  (752 308)  (752 308)  LC_2 Logic Functioning bit
 (45 4)  (753 308)  (753 308)  LC_2 Logic Functioning bit
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g1_5
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (44 6)  (752 310)  (752 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (14 8)  (722 312)  (722 312)  routing T_14_19.rgt_op_0 <X> T_14_19.lc_trk_g2_0
 (21 8)  (729 312)  (729 312)  routing T_14_19.rgt_op_3 <X> T_14_19.lc_trk_g2_3
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 312)  (732 312)  routing T_14_19.rgt_op_3 <X> T_14_19.lc_trk_g2_3
 (27 8)  (735 312)  (735 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (39 8)  (747 312)  (747 312)  LC_4 Logic Functioning bit
 (44 8)  (752 312)  (752 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (15 9)  (723 313)  (723 313)  routing T_14_19.rgt_op_0 <X> T_14_19.lc_trk_g2_0
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (40 9)  (748 313)  (748 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (44 10)  (752 314)  (752 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g3_1
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (745 316)  (745 316)  LC_6 Logic Functioning bit
 (39 12)  (747 316)  (747 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (45 12)  (753 316)  (753 316)  LC_6 Logic Functioning bit
 (15 13)  (723 317)  (723 317)  routing T_14_19.tnr_op_0 <X> T_14_19.lc_trk_g3_0
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (30 13)  (738 317)  (738 317)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (37 13)  (745 317)  (745 317)  LC_6 Logic Functioning bit
 (39 13)  (747 317)  (747 317)  LC_6 Logic Functioning bit
 (41 13)  (749 317)  (749 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (14 14)  (722 318)  (722 318)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g3_4
 (15 14)  (723 318)  (723 318)  routing T_14_19.tnr_op_5 <X> T_14_19.lc_trk_g3_5
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (733 318)  (733 318)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g3_6
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 318)  (739 318)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 318)  (742 318)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (51 14)  (759 318)  (759 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (760 318)  (760 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 319)  (736 319)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 319)  (740 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (741 319)  (741 319)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.input_2_7
 (34 15)  (742 319)  (742 319)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.input_2_7
 (48 15)  (756 319)  (756 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_19

 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (787 304)  (787 304)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g0_2
 (26 0)  (788 304)  (788 304)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 304)  (789 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 304)  (795 304)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 304)  (797 304)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_0
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 305)  (789 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 305)  (792 305)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (796 305)  (796 305)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_0
 (35 1)  (797 305)  (797 305)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_0
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (39 2)  (801 306)  (801 306)  LC_1 Logic Functioning bit
 (40 2)  (802 306)  (802 306)  LC_1 Logic Functioning bit
 (42 2)  (804 306)  (804 306)  LC_1 Logic Functioning bit
 (45 2)  (807 306)  (807 306)  LC_1 Logic Functioning bit
 (0 3)  (762 307)  (762 307)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (21 3)  (783 307)  (783 307)  routing T_15_19.sp4_r_v_b_31 <X> T_15_19.lc_trk_g0_7
 (28 3)  (790 307)  (790 307)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (42 4)  (804 308)  (804 308)  LC_2 Logic Functioning bit
 (45 4)  (807 308)  (807 308)  LC_2 Logic Functioning bit
 (26 5)  (788 309)  (788 309)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (40 5)  (802 309)  (802 309)  LC_2 Logic Functioning bit
 (43 5)  (805 309)  (805 309)  LC_2 Logic Functioning bit
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (797 310)  (797 310)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (21 7)  (783 311)  (783 311)  routing T_15_19.sp4_r_v_b_31 <X> T_15_19.lc_trk_g1_7
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (795 311)  (795 311)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_3
 (35 7)  (797 311)  (797 311)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_3
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 312)  (780 312)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g2_1
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (786 312)  (786 312)  routing T_15_19.tnr_op_3 <X> T_15_19.lc_trk_g2_3
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (52 8)  (814 312)  (814 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (777 313)  (777 313)  routing T_15_19.tnr_op_0 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 313)  (786 313)  routing T_15_19.tnr_op_2 <X> T_15_19.lc_trk_g2_2
 (26 9)  (788 313)  (788 313)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 313)  (793 313)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 313)  (795 313)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.input_2_4
 (34 9)  (796 313)  (796 313)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.input_2_4
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 314)  (786 314)  routing T_15_19.tnr_op_7 <X> T_15_19.lc_trk_g2_7
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 314)  (789 314)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 314)  (790 314)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 314)  (792 314)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 314)  (797 314)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.input_2_5
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (26 11)  (788 315)  (788 315)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 315)  (789 315)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 315)  (794 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (797 315)  (797 315)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.input_2_5
 (15 12)  (777 316)  (777 316)  routing T_15_19.rgt_op_1 <X> T_15_19.lc_trk_g3_1
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 316)  (780 316)  routing T_15_19.rgt_op_1 <X> T_15_19.lc_trk_g3_1
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (50 12)  (812 316)  (812 316)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (788 317)  (788 317)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 317)  (793 317)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (0 14)  (762 318)  (762 318)  routing T_15_19.glb_netwk_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 318)  (783 318)  routing T_15_19.rgt_op_7 <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 318)  (786 318)  routing T_15_19.rgt_op_7 <X> T_15_19.lc_trk_g3_7
 (25 14)  (787 318)  (787 318)  routing T_15_19.rgt_op_6 <X> T_15_19.lc_trk_g3_6
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 319)  (786 319)  routing T_15_19.rgt_op_6 <X> T_15_19.lc_trk_g3_6


LogicTile_16_19

 (15 0)  (831 304)  (831 304)  routing T_16_19.lft_op_1 <X> T_16_19.lc_trk_g0_1
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 304)  (834 304)  routing T_16_19.lft_op_1 <X> T_16_19.lc_trk_g0_1
 (25 0)  (841 304)  (841 304)  routing T_16_19.lft_op_2 <X> T_16_19.lc_trk_g0_2
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (860 304)  (860 304)  LC_0 Logic Functioning bit
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.lft_op_2 <X> T_16_19.lc_trk_g0_2
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.input_2_0
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 306)  (844 306)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (38 2)  (854 306)  (854 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (44 2)  (860 306)  (860 306)  LC_1 Logic Functioning bit
 (45 2)  (861 306)  (861 306)  LC_1 Logic Functioning bit
 (0 3)  (816 307)  (816 307)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (40 3)  (856 307)  (856 307)  LC_1 Logic Functioning bit
 (41 3)  (857 307)  (857 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (43 3)  (859 307)  (859 307)  LC_1 Logic Functioning bit
 (21 4)  (837 308)  (837 308)  routing T_16_19.wire_logic_cluster/lc_3/out <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 308)  (841 308)  routing T_16_19.wire_logic_cluster/lc_2/out <X> T_16_19.lc_trk_g1_2
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (37 4)  (853 308)  (853 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (44 4)  (860 308)  (860 308)  LC_2 Logic Functioning bit
 (45 4)  (861 308)  (861 308)  LC_2 Logic Functioning bit
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 309)  (846 309)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 309)  (856 309)  LC_2 Logic Functioning bit
 (41 5)  (857 309)  (857 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 310)  (834 310)  routing T_16_19.wire_logic_cluster/lc_5/out <X> T_16_19.lc_trk_g1_5
 (25 6)  (841 310)  (841 310)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g1_6
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (44 6)  (860 310)  (860 310)  LC_3 Logic Functioning bit
 (45 6)  (861 310)  (861 310)  LC_3 Logic Functioning bit
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 311)  (856 311)  LC_3 Logic Functioning bit
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (27 8)  (843 312)  (843 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (44 8)  (860 312)  (860 312)  LC_4 Logic Functioning bit
 (45 8)  (861 312)  (861 312)  LC_4 Logic Functioning bit
 (40 9)  (856 313)  (856 313)  LC_4 Logic Functioning bit
 (41 9)  (857 313)  (857 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (43 9)  (859 313)  (859 313)  LC_4 Logic Functioning bit
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (39 10)  (855 314)  (855 314)  LC_5 Logic Functioning bit
 (44 10)  (860 314)  (860 314)  LC_5 Logic Functioning bit
 (45 10)  (861 314)  (861 314)  LC_5 Logic Functioning bit
 (40 11)  (856 315)  (856 315)  LC_5 Logic Functioning bit
 (41 11)  (857 315)  (857 315)  LC_5 Logic Functioning bit
 (42 11)  (858 315)  (858 315)  LC_5 Logic Functioning bit
 (43 11)  (859 315)  (859 315)  LC_5 Logic Functioning bit
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 316)  (834 316)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g3_1
 (27 12)  (843 316)  (843 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 316)  (846 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (39 12)  (855 316)  (855 316)  LC_6 Logic Functioning bit
 (44 12)  (860 316)  (860 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (30 13)  (846 317)  (846 317)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (40 13)  (856 317)  (856 317)  LC_6 Logic Functioning bit
 (41 13)  (857 317)  (857 317)  LC_6 Logic Functioning bit
 (42 13)  (858 317)  (858 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit
 (0 14)  (816 318)  (816 318)  routing T_16_19.glb_netwk_4 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 318)  (830 318)  routing T_16_19.wire_logic_cluster/lc_4/out <X> T_16_19.lc_trk_g3_4
 (21 14)  (837 318)  (837 318)  routing T_16_19.wire_logic_cluster/lc_7/out <X> T_16_19.lc_trk_g3_7
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 318)  (843 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 318)  (844 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 318)  (846 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (37 14)  (853 318)  (853 318)  LC_7 Logic Functioning bit
 (38 14)  (854 318)  (854 318)  LC_7 Logic Functioning bit
 (39 14)  (855 318)  (855 318)  LC_7 Logic Functioning bit
 (44 14)  (860 318)  (860 318)  LC_7 Logic Functioning bit
 (45 14)  (861 318)  (861 318)  LC_7 Logic Functioning bit
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (846 319)  (846 319)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (40 15)  (856 319)  (856 319)  LC_7 Logic Functioning bit
 (41 15)  (857 319)  (857 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit
 (43 15)  (859 319)  (859 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (5 4)  (879 308)  (879 308)  routing T_17_19.sp4_v_b_9 <X> T_17_19.sp4_h_r_3
 (4 5)  (878 309)  (878 309)  routing T_17_19.sp4_v_b_9 <X> T_17_19.sp4_h_r_3
 (6 5)  (880 309)  (880 309)  routing T_17_19.sp4_v_b_9 <X> T_17_19.sp4_h_r_3


LogicTile_21_19

 (11 13)  (1101 317)  (1101 317)  routing T_21_19.sp4_h_l_38 <X> T_21_19.sp4_h_r_11
 (13 13)  (1103 317)  (1103 317)  routing T_21_19.sp4_h_l_38 <X> T_21_19.sp4_h_r_11


RAM_Tile_25_19

 (8 8)  (1314 312)  (1314 312)  routing T_25_19.sp4_h_l_46 <X> T_25_19.sp4_h_r_7
 (10 8)  (1316 312)  (1316 312)  routing T_25_19.sp4_h_l_46 <X> T_25_19.sp4_h_r_7


LogicTile_28_19

 (26 0)  (1482 304)  (1482 304)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (1484 304)  (1484 304)  routing T_28_19.lc_trk_g2_5 <X> T_28_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 304)  (1485 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1486 304)  (1486 304)  routing T_28_19.lc_trk_g2_5 <X> T_28_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 304)  (1488 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1489 304)  (1489 304)  routing T_28_19.lc_trk_g2_3 <X> T_28_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (1493 304)  (1493 304)  LC_0 Logic Functioning bit
 (40 0)  (1496 304)  (1496 304)  LC_0 Logic Functioning bit
 (45 0)  (1501 304)  (1501 304)  LC_0 Logic Functioning bit
 (26 1)  (1482 305)  (1482 305)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1484 305)  (1484 305)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 305)  (1485 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1487 305)  (1487 305)  routing T_28_19.lc_trk_g2_3 <X> T_28_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1488 305)  (1488 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1489 305)  (1489 305)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.input_2_0
 (35 1)  (1491 305)  (1491 305)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.input_2_0
 (38 1)  (1494 305)  (1494 305)  LC_0 Logic Functioning bit
 (39 1)  (1495 305)  (1495 305)  LC_0 Logic Functioning bit
 (40 1)  (1496 305)  (1496 305)  LC_0 Logic Functioning bit
 (41 1)  (1497 305)  (1497 305)  LC_0 Logic Functioning bit
 (42 1)  (1498 305)  (1498 305)  LC_0 Logic Functioning bit
 (53 1)  (1509 305)  (1509 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1456 306)  (1456 306)  routing T_28_19.glb_netwk_7 <X> T_28_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1457 306)  (1457 306)  routing T_28_19.glb_netwk_7 <X> T_28_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 306)  (1458 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1456 307)  (1456 307)  routing T_28_19.glb_netwk_7 <X> T_28_19.wire_logic_cluster/lc_7/clk
 (21 8)  (1477 312)  (1477 312)  routing T_28_19.sp4_v_t_14 <X> T_28_19.lc_trk_g2_3
 (22 8)  (1478 312)  (1478 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1479 312)  (1479 312)  routing T_28_19.sp4_v_t_14 <X> T_28_19.lc_trk_g2_3
 (25 8)  (1481 312)  (1481 312)  routing T_28_19.sp4_h_r_42 <X> T_28_19.lc_trk_g2_2
 (22 9)  (1478 313)  (1478 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1479 313)  (1479 313)  routing T_28_19.sp4_h_r_42 <X> T_28_19.lc_trk_g2_2
 (24 9)  (1480 313)  (1480 313)  routing T_28_19.sp4_h_r_42 <X> T_28_19.lc_trk_g2_2
 (25 9)  (1481 313)  (1481 313)  routing T_28_19.sp4_h_r_42 <X> T_28_19.lc_trk_g2_2
 (16 10)  (1472 314)  (1472 314)  routing T_28_19.sp12_v_t_10 <X> T_28_19.lc_trk_g2_5
 (17 10)  (1473 314)  (1473 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 11)  (1478 315)  (1478 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1481 315)  (1481 315)  routing T_28_19.sp4_r_v_b_38 <X> T_28_19.lc_trk_g2_6


LogicTile_29_19

 (6 2)  (1516 306)  (1516 306)  routing T_29_19.sp4_h_l_42 <X> T_29_19.sp4_v_t_37


LogicTile_10_18

 (5 0)  (497 288)  (497 288)  routing T_10_18.sp4_v_b_6 <X> T_10_18.sp4_h_r_0
 (27 0)  (519 288)  (519 288)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 288)  (520 288)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (37 0)  (529 288)  (529 288)  LC_0 Logic Functioning bit
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (39 0)  (531 288)  (531 288)  LC_0 Logic Functioning bit
 (44 0)  (536 288)  (536 288)  LC_0 Logic Functioning bit
 (45 0)  (537 288)  (537 288)  LC_0 Logic Functioning bit
 (4 1)  (496 289)  (496 289)  routing T_10_18.sp4_v_b_6 <X> T_10_18.sp4_h_r_0
 (6 1)  (498 289)  (498 289)  routing T_10_18.sp4_v_b_6 <X> T_10_18.sp4_h_r_0
 (40 1)  (532 289)  (532 289)  LC_0 Logic Functioning bit
 (41 1)  (533 289)  (533 289)  LC_0 Logic Functioning bit
 (42 1)  (534 289)  (534 289)  LC_0 Logic Functioning bit
 (43 1)  (535 289)  (535 289)  LC_0 Logic Functioning bit
 (49 1)  (541 289)  (541 289)  Carry_In_Mux bit 

 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_7 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_7 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (519 290)  (519 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 290)  (520 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (38 2)  (530 290)  (530 290)  LC_1 Logic Functioning bit
 (39 2)  (531 290)  (531 290)  LC_1 Logic Functioning bit
 (44 2)  (536 290)  (536 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (0 3)  (492 291)  (492 291)  routing T_10_18.glb_netwk_7 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (40 3)  (532 291)  (532 291)  LC_1 Logic Functioning bit
 (41 3)  (533 291)  (533 291)  LC_1 Logic Functioning bit
 (42 3)  (534 291)  (534 291)  LC_1 Logic Functioning bit
 (43 3)  (535 291)  (535 291)  LC_1 Logic Functioning bit
 (21 4)  (513 292)  (513 292)  routing T_10_18.wire_logic_cluster/lc_3/out <X> T_10_18.lc_trk_g1_3
 (22 4)  (514 292)  (514 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 292)  (517 292)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g1_2
 (27 4)  (519 292)  (519 292)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (38 4)  (530 292)  (530 292)  LC_2 Logic Functioning bit
 (39 4)  (531 292)  (531 292)  LC_2 Logic Functioning bit
 (44 4)  (536 292)  (536 292)  LC_2 Logic Functioning bit
 (45 4)  (537 292)  (537 292)  LC_2 Logic Functioning bit
 (22 5)  (514 293)  (514 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 293)  (522 293)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (532 293)  (532 293)  LC_2 Logic Functioning bit
 (41 5)  (533 293)  (533 293)  LC_2 Logic Functioning bit
 (42 5)  (534 293)  (534 293)  LC_2 Logic Functioning bit
 (43 5)  (535 293)  (535 293)  LC_2 Logic Functioning bit
 (3 6)  (495 294)  (495 294)  routing T_10_18.sp12_h_r_0 <X> T_10_18.sp12_v_t_23
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 294)  (510 294)  routing T_10_18.wire_logic_cluster/lc_5/out <X> T_10_18.lc_trk_g1_5
 (21 6)  (513 294)  (513 294)  routing T_10_18.wire_logic_cluster/lc_7/out <X> T_10_18.lc_trk_g1_7
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 294)  (517 294)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g1_6
 (27 6)  (519 294)  (519 294)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (37 6)  (529 294)  (529 294)  LC_3 Logic Functioning bit
 (38 6)  (530 294)  (530 294)  LC_3 Logic Functioning bit
 (39 6)  (531 294)  (531 294)  LC_3 Logic Functioning bit
 (44 6)  (536 294)  (536 294)  LC_3 Logic Functioning bit
 (45 6)  (537 294)  (537 294)  LC_3 Logic Functioning bit
 (48 6)  (540 294)  (540 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (3 7)  (495 295)  (495 295)  routing T_10_18.sp12_h_r_0 <X> T_10_18.sp12_v_t_23
 (22 7)  (514 295)  (514 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 295)  (522 295)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (532 295)  (532 295)  LC_3 Logic Functioning bit
 (41 7)  (533 295)  (533 295)  LC_3 Logic Functioning bit
 (42 7)  (534 295)  (534 295)  LC_3 Logic Functioning bit
 (43 7)  (535 295)  (535 295)  LC_3 Logic Functioning bit
 (27 8)  (519 296)  (519 296)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 296)  (520 296)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 296)  (528 296)  LC_4 Logic Functioning bit
 (37 8)  (529 296)  (529 296)  LC_4 Logic Functioning bit
 (38 8)  (530 296)  (530 296)  LC_4 Logic Functioning bit
 (39 8)  (531 296)  (531 296)  LC_4 Logic Functioning bit
 (44 8)  (536 296)  (536 296)  LC_4 Logic Functioning bit
 (45 8)  (537 296)  (537 296)  LC_4 Logic Functioning bit
 (40 9)  (532 297)  (532 297)  LC_4 Logic Functioning bit
 (41 9)  (533 297)  (533 297)  LC_4 Logic Functioning bit
 (42 9)  (534 297)  (534 297)  LC_4 Logic Functioning bit
 (43 9)  (535 297)  (535 297)  LC_4 Logic Functioning bit
 (27 10)  (519 298)  (519 298)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 298)  (522 298)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (37 10)  (529 298)  (529 298)  LC_5 Logic Functioning bit
 (38 10)  (530 298)  (530 298)  LC_5 Logic Functioning bit
 (39 10)  (531 298)  (531 298)  LC_5 Logic Functioning bit
 (44 10)  (536 298)  (536 298)  LC_5 Logic Functioning bit
 (45 10)  (537 298)  (537 298)  LC_5 Logic Functioning bit
 (40 11)  (532 299)  (532 299)  LC_5 Logic Functioning bit
 (41 11)  (533 299)  (533 299)  LC_5 Logic Functioning bit
 (42 11)  (534 299)  (534 299)  LC_5 Logic Functioning bit
 (43 11)  (535 299)  (535 299)  LC_5 Logic Functioning bit
 (14 12)  (506 300)  (506 300)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g3_0
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 300)  (510 300)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g3_1
 (19 12)  (511 300)  (511 300)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (27 12)  (519 300)  (519 300)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 300)  (522 300)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (37 12)  (529 300)  (529 300)  LC_6 Logic Functioning bit
 (38 12)  (530 300)  (530 300)  LC_6 Logic Functioning bit
 (39 12)  (531 300)  (531 300)  LC_6 Logic Functioning bit
 (44 12)  (536 300)  (536 300)  LC_6 Logic Functioning bit
 (45 12)  (537 300)  (537 300)  LC_6 Logic Functioning bit
 (51 12)  (543 300)  (543 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 301)  (522 301)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 301)  (532 301)  LC_6 Logic Functioning bit
 (41 13)  (533 301)  (533 301)  LC_6 Logic Functioning bit
 (42 13)  (534 301)  (534 301)  LC_6 Logic Functioning bit
 (43 13)  (535 301)  (535 301)  LC_6 Logic Functioning bit
 (0 14)  (492 302)  (492 302)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 302)  (506 302)  routing T_10_18.wire_logic_cluster/lc_4/out <X> T_10_18.lc_trk_g3_4
 (27 14)  (519 302)  (519 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 302)  (522 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (41 14)  (533 302)  (533 302)  LC_7 Logic Functioning bit
 (43 14)  (535 302)  (535 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (0 15)  (492 303)  (492 303)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 303)  (509 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 303)  (522 303)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit
 (41 15)  (533 303)  (533 303)  LC_7 Logic Functioning bit
 (43 15)  (535 303)  (535 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (15 0)  (561 288)  (561 288)  routing T_11_18.sp4_h_r_9 <X> T_11_18.lc_trk_g0_1
 (16 0)  (562 288)  (562 288)  routing T_11_18.sp4_h_r_9 <X> T_11_18.lc_trk_g0_1
 (17 0)  (563 288)  (563 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (564 288)  (564 288)  routing T_11_18.sp4_h_r_9 <X> T_11_18.lc_trk_g0_1
 (21 0)  (567 288)  (567 288)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g0_3
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 288)  (577 288)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (27 1)  (573 289)  (573 289)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 289)  (580 289)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.input_2_0
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_7 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_7 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (571 290)  (571 290)  routing T_11_18.sp4_h_l_11 <X> T_11_18.lc_trk_g0_6
 (26 2)  (572 290)  (572 290)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 290)  (576 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 290)  (580 290)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 290)  (581 290)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.input_2_1
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (0 3)  (546 291)  (546 291)  routing T_11_18.glb_netwk_7 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 291)  (569 291)  routing T_11_18.sp4_h_l_11 <X> T_11_18.lc_trk_g0_6
 (24 3)  (570 291)  (570 291)  routing T_11_18.sp4_h_l_11 <X> T_11_18.lc_trk_g0_6
 (25 3)  (571 291)  (571 291)  routing T_11_18.sp4_h_l_11 <X> T_11_18.lc_trk_g0_6
 (27 3)  (573 291)  (573 291)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 291)  (574 291)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 291)  (576 291)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 291)  (577 291)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 291)  (578 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (579 291)  (579 291)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.input_2_1
 (15 4)  (561 292)  (561 292)  routing T_11_18.lft_op_1 <X> T_11_18.lc_trk_g1_1
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 292)  (564 292)  routing T_11_18.lft_op_1 <X> T_11_18.lc_trk_g1_1
 (21 4)  (567 292)  (567 292)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g1_3
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 292)  (571 292)  routing T_11_18.lft_op_2 <X> T_11_18.lc_trk_g1_2
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 292)  (581 292)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_2
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.lft_op_2 <X> T_11_18.lc_trk_g1_2
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 293)  (578 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (580 293)  (580 293)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_2
 (35 5)  (581 293)  (581 293)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_2
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (14 6)  (560 294)  (560 294)  routing T_11_18.lft_op_4 <X> T_11_18.lc_trk_g1_4
 (15 6)  (561 294)  (561 294)  routing T_11_18.sp4_h_r_13 <X> T_11_18.lc_trk_g1_5
 (16 6)  (562 294)  (562 294)  routing T_11_18.sp4_h_r_13 <X> T_11_18.lc_trk_g1_5
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (564 294)  (564 294)  routing T_11_18.sp4_h_r_13 <X> T_11_18.lc_trk_g1_5
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (569 294)  (569 294)  routing T_11_18.sp4_v_b_23 <X> T_11_18.lc_trk_g1_7
 (24 6)  (570 294)  (570 294)  routing T_11_18.sp4_v_b_23 <X> T_11_18.lc_trk_g1_7
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 294)  (576 294)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (50 6)  (596 294)  (596 294)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (561 295)  (561 295)  routing T_11_18.lft_op_4 <X> T_11_18.lc_trk_g1_4
 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (572 295)  (572 295)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (40 7)  (586 295)  (586 295)  LC_3 Logic Functioning bit
 (42 7)  (588 295)  (588 295)  LC_3 Logic Functioning bit
 (48 7)  (594 295)  (594 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 296)  (569 296)  routing T_11_18.sp4_h_r_27 <X> T_11_18.lc_trk_g2_3
 (24 8)  (570 296)  (570 296)  routing T_11_18.sp4_h_r_27 <X> T_11_18.lc_trk_g2_3
 (28 8)  (574 296)  (574 296)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 296)  (576 296)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 296)  (580 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 296)  (581 296)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_4
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (15 9)  (561 297)  (561 297)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g2_0
 (16 9)  (562 297)  (562 297)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (567 297)  (567 297)  routing T_11_18.sp4_h_r_27 <X> T_11_18.lc_trk_g2_3
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 297)  (569 297)  routing T_11_18.sp4_v_b_42 <X> T_11_18.lc_trk_g2_2
 (24 9)  (570 297)  (570 297)  routing T_11_18.sp4_v_b_42 <X> T_11_18.lc_trk_g2_2
 (26 9)  (572 297)  (572 297)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 297)  (573 297)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 297)  (574 297)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 297)  (579 297)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_4
 (35 9)  (581 297)  (581 297)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_4
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (564 298)  (564 298)  routing T_11_18.bnl_op_5 <X> T_11_18.lc_trk_g2_5
 (21 10)  (567 298)  (567 298)  routing T_11_18.sp4_v_t_26 <X> T_11_18.lc_trk_g2_7
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (569 298)  (569 298)  routing T_11_18.sp4_v_t_26 <X> T_11_18.lc_trk_g2_7
 (25 10)  (571 298)  (571 298)  routing T_11_18.bnl_op_6 <X> T_11_18.lc_trk_g2_6
 (26 10)  (572 298)  (572 298)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 298)  (573 298)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 298)  (574 298)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 298)  (580 298)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 298)  (583 298)  LC_5 Logic Functioning bit
 (39 10)  (585 298)  (585 298)  LC_5 Logic Functioning bit
 (40 10)  (586 298)  (586 298)  LC_5 Logic Functioning bit
 (41 10)  (587 298)  (587 298)  LC_5 Logic Functioning bit
 (42 10)  (588 298)  (588 298)  LC_5 Logic Functioning bit
 (43 10)  (589 298)  (589 298)  LC_5 Logic Functioning bit
 (18 11)  (564 299)  (564 299)  routing T_11_18.bnl_op_5 <X> T_11_18.lc_trk_g2_5
 (21 11)  (567 299)  (567 299)  routing T_11_18.sp4_v_t_26 <X> T_11_18.lc_trk_g2_7
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (571 299)  (571 299)  routing T_11_18.bnl_op_6 <X> T_11_18.lc_trk_g2_6
 (26 11)  (572 299)  (572 299)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 299)  (574 299)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 299)  (577 299)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (586 299)  (586 299)  LC_5 Logic Functioning bit
 (42 11)  (588 299)  (588 299)  LC_5 Logic Functioning bit
 (15 12)  (561 300)  (561 300)  routing T_11_18.rgt_op_1 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.rgt_op_1 <X> T_11_18.lc_trk_g3_1
 (21 12)  (567 300)  (567 300)  routing T_11_18.bnl_op_3 <X> T_11_18.lc_trk_g3_3
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 300)  (576 300)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 300)  (584 300)  LC_6 Logic Functioning bit
 (21 13)  (567 301)  (567 301)  routing T_11_18.bnl_op_3 <X> T_11_18.lc_trk_g3_3
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 301)  (578 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (579 301)  (579 301)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.input_2_6
 (52 13)  (598 301)  (598 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (4 14)  (550 302)  (550 302)  routing T_11_18.sp4_h_r_9 <X> T_11_18.sp4_v_t_44
 (14 14)  (560 302)  (560 302)  routing T_11_18.bnl_op_4 <X> T_11_18.lc_trk_g3_4
 (5 15)  (551 303)  (551 303)  routing T_11_18.sp4_h_r_9 <X> T_11_18.sp4_v_t_44
 (14 15)  (560 303)  (560 303)  routing T_11_18.bnl_op_4 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_12_18

 (15 0)  (615 288)  (615 288)  routing T_12_18.bot_op_1 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 288)  (624 288)  routing T_12_18.bot_op_3 <X> T_12_18.lc_trk_g0_3
 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (15 1)  (615 289)  (615 289)  routing T_12_18.bot_op_0 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.input_2_0
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (53 1)  (653 289)  (653 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_7 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_7 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (621 290)  (621 290)  routing T_12_18.bnr_op_7 <X> T_12_18.lc_trk_g0_7
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (641 290)  (641 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (0 3)  (600 291)  (600 291)  routing T_12_18.glb_netwk_7 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (15 3)  (615 291)  (615 291)  routing T_12_18.bot_op_4 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (618 291)  (618 291)  routing T_12_18.sp4_r_v_b_29 <X> T_12_18.lc_trk_g0_5
 (21 3)  (621 291)  (621 291)  routing T_12_18.bnr_op_7 <X> T_12_18.lc_trk_g0_7
 (28 3)  (628 291)  (628 291)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 291)  (632 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (634 291)  (634 291)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.input_2_1
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (15 4)  (615 292)  (615 292)  routing T_12_18.lft_op_1 <X> T_12_18.lc_trk_g1_1
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.lft_op_1 <X> T_12_18.lc_trk_g1_1
 (21 4)  (621 292)  (621 292)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g1_3
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 292)  (633 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 292)  (635 292)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.input_2_2
 (38 4)  (638 292)  (638 292)  LC_2 Logic Functioning bit
 (45 4)  (645 292)  (645 292)  LC_2 Logic Functioning bit
 (46 4)  (646 292)  (646 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (614 293)  (614 293)  routing T_12_18.sp4_h_r_0 <X> T_12_18.lc_trk_g1_0
 (15 5)  (615 293)  (615 293)  routing T_12_18.sp4_h_r_0 <X> T_12_18.lc_trk_g1_0
 (16 5)  (616 293)  (616 293)  routing T_12_18.sp4_h_r_0 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.bot_op_2 <X> T_12_18.lc_trk_g1_2
 (26 5)  (626 293)  (626 293)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 293)  (628 293)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 293)  (631 293)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 293)  (632 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (633 293)  (633 293)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.input_2_2
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (39 5)  (639 293)  (639 293)  LC_2 Logic Functioning bit
 (14 6)  (614 294)  (614 294)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g1_4
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 294)  (635 294)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.input_2_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (40 6)  (640 294)  (640 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (42 6)  (642 294)  (642 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (46 6)  (646 294)  (646 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 295)  (623 295)  routing T_12_18.sp4_v_b_22 <X> T_12_18.lc_trk_g1_6
 (24 7)  (624 295)  (624 295)  routing T_12_18.sp4_v_b_22 <X> T_12_18.lc_trk_g1_6
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (633 295)  (633 295)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.input_2_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (39 7)  (639 295)  (639 295)  LC_3 Logic Functioning bit
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 296)  (618 296)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g2_1
 (21 8)  (621 296)  (621 296)  routing T_12_18.sp4_h_r_35 <X> T_12_18.lc_trk_g2_3
 (22 8)  (622 296)  (622 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 296)  (623 296)  routing T_12_18.sp4_h_r_35 <X> T_12_18.lc_trk_g2_3
 (24 8)  (624 296)  (624 296)  routing T_12_18.sp4_h_r_35 <X> T_12_18.lc_trk_g2_3
 (25 8)  (625 296)  (625 296)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g2_2
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 297)  (632 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (634 297)  (634 297)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.input_2_4
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (14 10)  (614 298)  (614 298)  routing T_12_18.sp4_h_r_36 <X> T_12_18.lc_trk_g2_4
 (15 10)  (615 298)  (615 298)  routing T_12_18.sp4_h_l_24 <X> T_12_18.lc_trk_g2_5
 (16 10)  (616 298)  (616 298)  routing T_12_18.sp4_h_l_24 <X> T_12_18.lc_trk_g2_5
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.sp4_h_l_24 <X> T_12_18.lc_trk_g2_5
 (21 10)  (621 298)  (621 298)  routing T_12_18.rgt_op_7 <X> T_12_18.lc_trk_g2_7
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 298)  (624 298)  routing T_12_18.rgt_op_7 <X> T_12_18.lc_trk_g2_7
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 298)  (635 298)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.input_2_5
 (38 10)  (638 298)  (638 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (40 10)  (640 298)  (640 298)  LC_5 Logic Functioning bit
 (41 10)  (641 298)  (641 298)  LC_5 Logic Functioning bit
 (15 11)  (615 299)  (615 299)  routing T_12_18.sp4_h_r_36 <X> T_12_18.lc_trk_g2_4
 (16 11)  (616 299)  (616 299)  routing T_12_18.sp4_h_r_36 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (626 299)  (626 299)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 299)  (632 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (40 11)  (640 299)  (640 299)  LC_5 Logic Functioning bit
 (41 11)  (641 299)  (641 299)  LC_5 Logic Functioning bit
 (15 12)  (615 300)  (615 300)  routing T_12_18.tnr_op_1 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (621 300)  (621 300)  routing T_12_18.sp4_h_r_35 <X> T_12_18.lc_trk_g3_3
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 300)  (623 300)  routing T_12_18.sp4_h_r_35 <X> T_12_18.lc_trk_g3_3
 (24 12)  (624 300)  (624 300)  routing T_12_18.sp4_h_r_35 <X> T_12_18.lc_trk_g3_3
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (40 12)  (640 300)  (640 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (47 12)  (647 300)  (647 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (650 300)  (650 300)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (653 300)  (653 300)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (640 301)  (640 301)  LC_6 Logic Functioning bit
 (14 14)  (614 302)  (614 302)  routing T_12_18.sp4_h_r_44 <X> T_12_18.lc_trk_g3_4
 (25 14)  (625 302)  (625 302)  routing T_12_18.rgt_op_6 <X> T_12_18.lc_trk_g3_6
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (45 14)  (645 302)  (645 302)  LC_7 Logic Functioning bit
 (47 14)  (647 302)  (647 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (614 303)  (614 303)  routing T_12_18.sp4_h_r_44 <X> T_12_18.lc_trk_g3_4
 (15 15)  (615 303)  (615 303)  routing T_12_18.sp4_h_r_44 <X> T_12_18.lc_trk_g3_4
 (16 15)  (616 303)  (616 303)  routing T_12_18.sp4_h_r_44 <X> T_12_18.lc_trk_g3_4
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 303)  (624 303)  routing T_12_18.rgt_op_6 <X> T_12_18.lc_trk_g3_6
 (28 15)  (628 303)  (628 303)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 303)  (632 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (633 303)  (633 303)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.input_2_7
 (35 15)  (635 303)  (635 303)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.input_2_7
 (38 15)  (638 303)  (638 303)  LC_7 Logic Functioning bit
 (39 15)  (639 303)  (639 303)  LC_7 Logic Functioning bit
 (40 15)  (640 303)  (640 303)  LC_7 Logic Functioning bit
 (41 15)  (641 303)  (641 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 288)  (678 288)  routing T_13_18.bot_op_3 <X> T_13_18.lc_trk_g0_3
 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 288)  (684 288)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (30 1)  (684 289)  (684 289)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (662 290)  (662 290)  routing T_13_18.sp4_v_t_36 <X> T_13_18.sp4_h_l_36
 (9 2)  (663 290)  (663 290)  routing T_13_18.sp4_v_t_36 <X> T_13_18.sp4_h_l_36
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 290)  (672 290)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g0_5
 (25 2)  (679 290)  (679 290)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (40 2)  (694 290)  (694 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (50 2)  (704 290)  (704 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 291)  (654 291)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 291)  (677 291)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (25 3)  (679 291)  (679 291)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (40 3)  (694 291)  (694 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (15 4)  (669 292)  (669 292)  routing T_13_18.bot_op_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.top_op_3 <X> T_13_18.lc_trk_g1_3
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (40 4)  (694 292)  (694 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (50 4)  (704 292)  (704 292)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (669 293)  (669 293)  routing T_13_18.bot_op_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (675 293)  (675 293)  routing T_13_18.top_op_3 <X> T_13_18.lc_trk_g1_3
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (39 5)  (693 293)  (693 293)  LC_2 Logic Functioning bit
 (40 5)  (694 293)  (694 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (5 6)  (659 294)  (659 294)  routing T_13_18.sp4_v_b_3 <X> T_13_18.sp4_h_l_38
 (14 6)  (668 294)  (668 294)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g1_4
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.top_op_7 <X> T_13_18.lc_trk_g1_7
 (25 6)  (679 294)  (679 294)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (47 6)  (701 294)  (701 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (704 294)  (704 294)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (707 294)  (707 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (675 295)  (675 295)  routing T_13_18.top_op_7 <X> T_13_18.lc_trk_g1_7
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 295)  (678 295)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (51 7)  (705 295)  (705 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (672 296)  (672 296)  routing T_13_18.bnl_op_1 <X> T_13_18.lc_trk_g2_1
 (21 8)  (675 296)  (675 296)  routing T_13_18.bnl_op_3 <X> T_13_18.lc_trk_g2_3
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (679 296)  (679 296)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g2_2
 (27 8)  (681 296)  (681 296)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (51 8)  (705 296)  (705 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (668 297)  (668 297)  routing T_13_18.sp4_r_v_b_32 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (672 297)  (672 297)  routing T_13_18.bnl_op_1 <X> T_13_18.lc_trk_g2_1
 (21 9)  (675 297)  (675 297)  routing T_13_18.bnl_op_3 <X> T_13_18.lc_trk_g2_3
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (688 297)  (688 297)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.input_2_4
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (46 9)  (700 297)  (700 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (705 297)  (705 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.bnl_op_5 <X> T_13_18.lc_trk_g2_5
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 298)  (678 298)  routing T_13_18.tnr_op_7 <X> T_13_18.lc_trk_g2_7
 (25 10)  (679 298)  (679 298)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g2_6
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 298)  (689 298)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.input_2_5
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (51 10)  (705 298)  (705 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (669 299)  (669 299)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g2_4
 (16 11)  (670 299)  (670 299)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (672 299)  (672 299)  routing T_13_18.bnl_op_5 <X> T_13_18.lc_trk_g2_5
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 299)  (677 299)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g2_6
 (25 11)  (679 299)  (679 299)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g2_6
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (46 11)  (700 299)  (700 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.bnl_op_1 <X> T_13_18.lc_trk_g3_1
 (21 12)  (675 300)  (675 300)  routing T_13_18.sp4_h_r_35 <X> T_13_18.lc_trk_g3_3
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 300)  (677 300)  routing T_13_18.sp4_h_r_35 <X> T_13_18.lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.sp4_h_r_35 <X> T_13_18.lc_trk_g3_3
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (694 300)  (694 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (13 13)  (667 301)  (667 301)  routing T_13_18.sp4_v_t_43 <X> T_13_18.sp4_h_r_11
 (18 13)  (672 301)  (672 301)  routing T_13_18.bnl_op_1 <X> T_13_18.lc_trk_g3_1
 (26 13)  (680 301)  (680 301)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 301)  (682 301)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (687 301)  (687 301)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.input_2_6
 (34 13)  (688 301)  (688 301)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.input_2_6
 (40 13)  (694 301)  (694 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (5 14)  (659 302)  (659 302)  routing T_13_18.sp4_v_t_44 <X> T_13_18.sp4_h_l_44
 (21 14)  (675 302)  (675 302)  routing T_13_18.bnl_op_7 <X> T_13_18.lc_trk_g3_7
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (50 14)  (704 302)  (704 302)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (660 303)  (660 303)  routing T_13_18.sp4_v_t_44 <X> T_13_18.sp4_h_l_44
 (21 15)  (675 303)  (675 303)  routing T_13_18.bnl_op_7 <X> T_13_18.lc_trk_g3_7
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (48 15)  (702 303)  (702 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_18

 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (39 0)  (747 288)  (747 288)  LC_0 Logic Functioning bit
 (44 0)  (752 288)  (752 288)  LC_0 Logic Functioning bit
 (46 0)  (754 288)  (754 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 289)  (744 289)  LC_0 Logic Functioning bit
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (38 1)  (746 289)  (746 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (49 1)  (757 289)  (757 289)  Carry_In_Mux bit 

 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (726 290)  (726 290)  routing T_14_18.bnr_op_5 <X> T_14_18.lc_trk_g0_5
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (44 2)  (752 290)  (752 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (0 3)  (708 291)  (708 291)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (18 3)  (726 291)  (726 291)  routing T_14_18.bnr_op_5 <X> T_14_18.lc_trk_g0_5
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (21 4)  (729 292)  (729 292)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 292)  (733 292)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g1_2
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (44 4)  (752 292)  (752 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 293)  (748 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (25 6)  (733 294)  (733 294)  routing T_14_18.sp4_h_r_14 <X> T_14_18.lc_trk_g1_6
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (44 6)  (752 294)  (752 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (731 295)  (731 295)  routing T_14_18.sp4_h_r_14 <X> T_14_18.lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.sp4_h_r_14 <X> T_14_18.lc_trk_g1_6
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 295)  (748 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (42 7)  (750 295)  (750 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (44 8)  (752 296)  (752 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (14 10)  (722 298)  (722 298)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g2_4
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (44 10)  (752 298)  (752 298)  LC_5 Logic Functioning bit
 (46 10)  (754 298)  (754 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (723 299)  (723 299)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (9 12)  (717 300)  (717 300)  routing T_14_18.sp4_v_t_47 <X> T_14_18.sp4_h_r_10
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g3_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (44 12)  (752 300)  (752 300)  LC_6 Logic Functioning bit
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (12 14)  (720 302)  (720 302)  routing T_14_18.sp4_v_t_46 <X> T_14_18.sp4_h_l_46
 (14 14)  (722 302)  (722 302)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g3_4
 (21 14)  (729 302)  (729 302)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g3_7
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 302)  (735 302)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (44 14)  (752 302)  (752 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (11 15)  (719 303)  (719 303)  routing T_14_18.sp4_v_t_46 <X> T_14_18.sp4_h_l_46
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit
 (43 15)  (751 303)  (751 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (780 288)  (780 288)  routing T_15_18.bnr_op_1 <X> T_15_18.lc_trk_g0_1
 (21 0)  (783 288)  (783 288)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 288)  (786 288)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g0_3
 (25 0)  (787 288)  (787 288)  routing T_15_18.lft_op_2 <X> T_15_18.lc_trk_g0_2
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 288)  (802 288)  LC_0 Logic Functioning bit
 (15 1)  (777 289)  (777 289)  routing T_15_18.bot_op_0 <X> T_15_18.lc_trk_g0_0
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (780 289)  (780 289)  routing T_15_18.bnr_op_1 <X> T_15_18.lc_trk_g0_1
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 289)  (786 289)  routing T_15_18.lft_op_2 <X> T_15_18.lc_trk_g0_2
 (26 1)  (788 289)  (788 289)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 289)  (790 289)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (795 289)  (795 289)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_0
 (34 1)  (796 289)  (796 289)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_0
 (35 1)  (797 289)  (797 289)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_0
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (776 290)  (776 290)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g0_4
 (21 2)  (783 290)  (783 290)  routing T_15_18.lft_op_7 <X> T_15_18.lc_trk_g0_7
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 290)  (786 290)  routing T_15_18.lft_op_7 <X> T_15_18.lc_trk_g0_7
 (25 2)  (787 290)  (787 290)  routing T_15_18.bnr_op_6 <X> T_15_18.lc_trk_g0_6
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (42 2)  (804 290)  (804 290)  LC_1 Logic Functioning bit
 (50 2)  (812 290)  (812 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 291)  (762 291)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (15 3)  (777 291)  (777 291)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (787 291)  (787 291)  routing T_15_18.bnr_op_6 <X> T_15_18.lc_trk_g0_6
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 291)  (789 291)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (785 292)  (785 292)  routing T_15_18.sp12_h_r_11 <X> T_15_18.lc_trk_g1_3
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 292)  (802 292)  LC_2 Logic Functioning bit
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (22 5)  (784 293)  (784 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (785 293)  (785 293)  routing T_15_18.sp12_h_l_17 <X> T_15_18.lc_trk_g1_2
 (25 5)  (787 293)  (787 293)  routing T_15_18.sp12_h_l_17 <X> T_15_18.lc_trk_g1_2
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (14 6)  (776 294)  (776 294)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g1_4
 (16 6)  (778 294)  (778 294)  routing T_15_18.sp12_h_r_13 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (52 7)  (814 295)  (814 295)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (15 8)  (777 296)  (777 296)  routing T_15_18.tnl_op_1 <X> T_15_18.lc_trk_g2_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 296)  (797 296)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_4
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (42 8)  (804 296)  (804 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (18 9)  (780 297)  (780 297)  routing T_15_18.tnl_op_1 <X> T_15_18.lc_trk_g2_1
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (786 297)  (786 297)  routing T_15_18.tnl_op_2 <X> T_15_18.lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.tnl_op_2 <X> T_15_18.lc_trk_g2_2
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (795 297)  (795 297)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_4
 (34 9)  (796 297)  (796 297)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_4
 (35 9)  (797 297)  (797 297)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_4
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (42 9)  (804 297)  (804 297)  LC_4 Logic Functioning bit
 (16 10)  (778 298)  (778 298)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g2_5
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g2_5
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 298)  (792 298)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (797 298)  (797 298)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.input_2_5
 (40 10)  (802 298)  (802 298)  LC_5 Logic Functioning bit
 (14 11)  (776 299)  (776 299)  routing T_15_18.tnl_op_4 <X> T_15_18.lc_trk_g2_4
 (15 11)  (777 299)  (777 299)  routing T_15_18.tnl_op_4 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (780 299)  (780 299)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g2_5
 (26 11)  (788 299)  (788 299)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 299)  (794 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (797 299)  (797 299)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.input_2_5
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.tnl_op_3 <X> T_15_18.lc_trk_g3_3
 (14 13)  (776 301)  (776 301)  routing T_15_18.tnl_op_0 <X> T_15_18.lc_trk_g3_0
 (15 13)  (777 301)  (777 301)  routing T_15_18.tnl_op_0 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (783 301)  (783 301)  routing T_15_18.tnl_op_3 <X> T_15_18.lc_trk_g3_3
 (15 14)  (777 302)  (777 302)  routing T_15_18.tnl_op_5 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (783 302)  (783 302)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g3_7
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (785 302)  (785 302)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g3_7
 (24 14)  (786 302)  (786 302)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g3_7
 (18 15)  (780 303)  (780 303)  routing T_15_18.tnl_op_5 <X> T_15_18.lc_trk_g3_5
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (786 303)  (786 303)  routing T_15_18.tnl_op_6 <X> T_15_18.lc_trk_g3_6
 (25 15)  (787 303)  (787 303)  routing T_15_18.tnl_op_6 <X> T_15_18.lc_trk_g3_6


LogicTile_16_18

 (21 0)  (837 288)  (837 288)  routing T_16_18.wire_logic_cluster/lc_3/out <X> T_16_18.lc_trk_g0_3
 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (837 290)  (837 290)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g0_7
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (842 290)  (842 290)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 290)  (847 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 290)  (856 290)  LC_1 Logic Functioning bit
 (42 2)  (858 290)  (858 290)  LC_1 Logic Functioning bit
 (0 3)  (816 291)  (816 291)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (4 3)  (820 291)  (820 291)  routing T_16_18.sp4_v_b_7 <X> T_16_18.sp4_h_l_37
 (26 3)  (842 291)  (842 291)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 291)  (843 291)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 291)  (846 291)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (37 3)  (853 291)  (853 291)  LC_1 Logic Functioning bit
 (39 3)  (855 291)  (855 291)  LC_1 Logic Functioning bit
 (40 3)  (856 291)  (856 291)  LC_1 Logic Functioning bit
 (41 3)  (857 291)  (857 291)  LC_1 Logic Functioning bit
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (43 3)  (859 291)  (859 291)  LC_1 Logic Functioning bit
 (15 4)  (831 292)  (831 292)  routing T_16_18.bot_op_1 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (841 292)  (841 292)  routing T_16_18.lft_op_2 <X> T_16_18.lc_trk_g1_2
 (22 5)  (838 293)  (838 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 293)  (840 293)  routing T_16_18.lft_op_2 <X> T_16_18.lc_trk_g1_2
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (42 6)  (858 294)  (858 294)  LC_3 Logic Functioning bit
 (45 6)  (861 294)  (861 294)  LC_3 Logic Functioning bit
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 295)  (840 295)  routing T_16_18.bot_op_6 <X> T_16_18.lc_trk_g1_6
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 295)  (851 295)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.input_2_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (40 7)  (856 295)  (856 295)  LC_3 Logic Functioning bit
 (43 7)  (859 295)  (859 295)  LC_3 Logic Functioning bit
 (47 7)  (863 295)  (863 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (864 295)  (864 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (830 296)  (830 296)  routing T_16_18.bnl_op_0 <X> T_16_18.lc_trk_g2_0
 (25 8)  (841 296)  (841 296)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (14 9)  (830 297)  (830 297)  routing T_16_18.bnl_op_0 <X> T_16_18.lc_trk_g2_0
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 297)  (839 297)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 298)  (834 298)  routing T_16_18.wire_logic_cluster/lc_5/out <X> T_16_18.lc_trk_g2_5
 (21 10)  (837 298)  (837 298)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 298)  (839 298)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (24 10)  (840 298)  (840 298)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (25 10)  (841 298)  (841 298)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g2_6
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 298)  (851 298)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_5
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (42 10)  (858 298)  (858 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (45 10)  (861 298)  (861 298)  LC_5 Logic Functioning bit
 (47 10)  (863 298)  (863 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (21 11)  (837 299)  (837 299)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 299)  (839 299)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g2_6
 (24 11)  (840 299)  (840 299)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g2_6
 (25 11)  (841 299)  (841 299)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g2_6
 (26 11)  (842 299)  (842 299)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (849 299)  (849 299)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_5
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (42 11)  (858 299)  (858 299)  LC_5 Logic Functioning bit
 (43 11)  (859 299)  (859 299)  LC_5 Logic Functioning bit
 (14 12)  (830 300)  (830 300)  routing T_16_18.sp4_h_r_40 <X> T_16_18.lc_trk_g3_0
 (26 12)  (842 300)  (842 300)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 300)  (843 300)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 300)  (846 300)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 300)  (847 300)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 300)  (856 300)  LC_6 Logic Functioning bit
 (42 12)  (858 300)  (858 300)  LC_6 Logic Functioning bit
 (14 13)  (830 301)  (830 301)  routing T_16_18.sp4_h_r_40 <X> T_16_18.lc_trk_g3_0
 (15 13)  (831 301)  (831 301)  routing T_16_18.sp4_h_r_40 <X> T_16_18.lc_trk_g3_0
 (16 13)  (832 301)  (832 301)  routing T_16_18.sp4_h_r_40 <X> T_16_18.lc_trk_g3_0
 (17 13)  (833 301)  (833 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (842 301)  (842 301)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 301)  (846 301)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (40 13)  (856 301)  (856 301)  LC_6 Logic Functioning bit
 (41 13)  (857 301)  (857 301)  LC_6 Logic Functioning bit
 (42 13)  (858 301)  (858 301)  LC_6 Logic Functioning bit
 (43 13)  (859 301)  (859 301)  LC_6 Logic Functioning bit
 (15 14)  (831 302)  (831 302)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g3_5
 (16 14)  (832 302)  (832 302)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g3_5
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g3_5
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (39 14)  (855 302)  (855 302)  LC_7 Logic Functioning bit
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (47 14)  (863 302)  (863 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (866 302)  (866 302)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (868 302)  (868 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (834 303)  (834 303)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g3_5
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit
 (40 15)  (856 303)  (856 303)  LC_7 Logic Functioning bit
 (42 15)  (858 303)  (858 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (25 0)  (899 288)  (899 288)  routing T_17_18.wire_logic_cluster/lc_2/out <X> T_17_18.lc_trk_g0_2
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (874 291)  (874 291)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (15 4)  (889 292)  (889 292)  routing T_17_18.lft_op_1 <X> T_17_18.lc_trk_g1_1
 (17 4)  (891 292)  (891 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 292)  (892 292)  routing T_17_18.lft_op_1 <X> T_17_18.lc_trk_g1_1
 (27 4)  (901 292)  (901 292)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 292)  (902 292)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 292)  (907 292)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (42 4)  (916 292)  (916 292)  LC_2 Logic Functioning bit
 (43 4)  (917 292)  (917 292)  LC_2 Logic Functioning bit
 (45 4)  (919 292)  (919 292)  LC_2 Logic Functioning bit
 (47 4)  (921 292)  (921 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (27 5)  (901 293)  (901 293)  routing T_17_18.lc_trk_g1_1 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 293)  (906 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 293)  (909 293)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.input_2_2
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (42 5)  (916 293)  (916 293)  LC_2 Logic Functioning bit
 (43 5)  (917 293)  (917 293)  LC_2 Logic Functioning bit
 (48 5)  (922 293)  (922 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (892 296)  (892 296)  routing T_17_18.bnl_op_1 <X> T_17_18.lc_trk_g2_1
 (18 9)  (892 297)  (892 297)  routing T_17_18.bnl_op_1 <X> T_17_18.lc_trk_g2_1
 (14 13)  (888 301)  (888 301)  routing T_17_18.sp4_r_v_b_40 <X> T_17_18.lc_trk_g3_0
 (17 13)  (891 301)  (891 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_23_18

 (3 5)  (1201 293)  (1201 293)  routing T_23_18.sp12_h_l_23 <X> T_23_18.sp12_h_r_0


RAM_Tile_25_18

 (3 13)  (1309 301)  (1309 301)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_h_r_1


LogicTile_26_18

 (2 14)  (1350 302)  (1350 302)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_18

 (3 13)  (1405 301)  (1405 301)  routing T_27_18.sp12_h_l_22 <X> T_27_18.sp12_h_r_1


LogicTile_28_18

 (22 0)  (1478 288)  (1478 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1479 288)  (1479 288)  routing T_28_18.sp12_h_r_11 <X> T_28_18.lc_trk_g0_3
 (25 0)  (1481 288)  (1481 288)  routing T_28_18.sp12_h_r_2 <X> T_28_18.lc_trk_g0_2
 (22 1)  (1478 289)  (1478 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (1480 289)  (1480 289)  routing T_28_18.sp12_h_r_2 <X> T_28_18.lc_trk_g0_2
 (25 1)  (1481 289)  (1481 289)  routing T_28_18.sp12_h_r_2 <X> T_28_18.lc_trk_g0_2
 (0 2)  (1456 290)  (1456 290)  routing T_28_18.glb_netwk_7 <X> T_28_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1457 290)  (1457 290)  routing T_28_18.glb_netwk_7 <X> T_28_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 290)  (1458 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (1482 290)  (1482 290)  routing T_28_18.lc_trk_g1_6 <X> T_28_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (1485 290)  (1485 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1487 290)  (1487 290)  routing T_28_18.lc_trk_g2_6 <X> T_28_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1488 290)  (1488 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1489 290)  (1489 290)  routing T_28_18.lc_trk_g2_6 <X> T_28_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (1493 290)  (1493 290)  LC_1 Logic Functioning bit
 (42 2)  (1498 290)  (1498 290)  LC_1 Logic Functioning bit
 (45 2)  (1501 290)  (1501 290)  LC_1 Logic Functioning bit
 (52 2)  (1508 290)  (1508 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1456 291)  (1456 291)  routing T_28_18.glb_netwk_7 <X> T_28_18.wire_logic_cluster/lc_7/clk
 (26 3)  (1482 291)  (1482 291)  routing T_28_18.lc_trk_g1_6 <X> T_28_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1483 291)  (1483 291)  routing T_28_18.lc_trk_g1_6 <X> T_28_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 291)  (1485 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1486 291)  (1486 291)  routing T_28_18.lc_trk_g0_2 <X> T_28_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (1487 291)  (1487 291)  routing T_28_18.lc_trk_g2_6 <X> T_28_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (1488 291)  (1488 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1491 291)  (1491 291)  routing T_28_18.lc_trk_g0_3 <X> T_28_18.input_2_1
 (38 3)  (1494 291)  (1494 291)  LC_1 Logic Functioning bit
 (39 3)  (1495 291)  (1495 291)  LC_1 Logic Functioning bit
 (40 3)  (1496 291)  (1496 291)  LC_1 Logic Functioning bit
 (41 3)  (1497 291)  (1497 291)  LC_1 Logic Functioning bit
 (43 3)  (1499 291)  (1499 291)  LC_1 Logic Functioning bit
 (22 4)  (1478 292)  (1478 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1479 292)  (1479 292)  routing T_28_18.sp12_h_r_11 <X> T_28_18.lc_trk_g1_3
 (25 6)  (1481 294)  (1481 294)  routing T_28_18.sp12_h_l_5 <X> T_28_18.lc_trk_g1_6
 (22 7)  (1478 295)  (1478 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1480 295)  (1480 295)  routing T_28_18.sp12_h_l_5 <X> T_28_18.lc_trk_g1_6
 (25 7)  (1481 295)  (1481 295)  routing T_28_18.sp12_h_l_5 <X> T_28_18.lc_trk_g1_6
 (21 10)  (1477 298)  (1477 298)  routing T_28_18.sp4_h_l_34 <X> T_28_18.lc_trk_g2_7
 (22 10)  (1478 298)  (1478 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1479 298)  (1479 298)  routing T_28_18.sp4_h_l_34 <X> T_28_18.lc_trk_g2_7
 (24 10)  (1480 298)  (1480 298)  routing T_28_18.sp4_h_l_34 <X> T_28_18.lc_trk_g2_7
 (25 10)  (1481 298)  (1481 298)  routing T_28_18.sp4_v_b_38 <X> T_28_18.lc_trk_g2_6
 (26 10)  (1482 298)  (1482 298)  routing T_28_18.lc_trk_g1_6 <X> T_28_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (1485 298)  (1485 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1487 298)  (1487 298)  routing T_28_18.lc_trk_g2_6 <X> T_28_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 298)  (1488 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1489 298)  (1489 298)  routing T_28_18.lc_trk_g2_6 <X> T_28_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (1496 298)  (1496 298)  LC_5 Logic Functioning bit
 (45 10)  (1501 298)  (1501 298)  LC_5 Logic Functioning bit
 (21 11)  (1477 299)  (1477 299)  routing T_28_18.sp4_h_l_34 <X> T_28_18.lc_trk_g2_7
 (22 11)  (1478 299)  (1478 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1479 299)  (1479 299)  routing T_28_18.sp4_v_b_38 <X> T_28_18.lc_trk_g2_6
 (25 11)  (1481 299)  (1481 299)  routing T_28_18.sp4_v_b_38 <X> T_28_18.lc_trk_g2_6
 (26 11)  (1482 299)  (1482 299)  routing T_28_18.lc_trk_g1_6 <X> T_28_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1483 299)  (1483 299)  routing T_28_18.lc_trk_g1_6 <X> T_28_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 299)  (1485 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1486 299)  (1486 299)  routing T_28_18.lc_trk_g0_2 <X> T_28_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (1487 299)  (1487 299)  routing T_28_18.lc_trk_g2_6 <X> T_28_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1488 299)  (1488 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1491 299)  (1491 299)  routing T_28_18.lc_trk_g0_3 <X> T_28_18.input_2_5
 (40 11)  (1496 299)  (1496 299)  LC_5 Logic Functioning bit
 (41 11)  (1497 299)  (1497 299)  LC_5 Logic Functioning bit
 (43 11)  (1499 299)  (1499 299)  LC_5 Logic Functioning bit
 (53 11)  (1509 299)  (1509 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (26 12)  (1482 300)  (1482 300)  routing T_28_18.lc_trk_g2_6 <X> T_28_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1483 300)  (1483 300)  routing T_28_18.lc_trk_g1_6 <X> T_28_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 300)  (1485 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 300)  (1486 300)  routing T_28_18.lc_trk_g1_6 <X> T_28_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1487 300)  (1487 300)  routing T_28_18.lc_trk_g2_7 <X> T_28_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1488 300)  (1488 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 300)  (1489 300)  routing T_28_18.lc_trk_g2_7 <X> T_28_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (1493 300)  (1493 300)  LC_6 Logic Functioning bit
 (40 12)  (1496 300)  (1496 300)  LC_6 Logic Functioning bit
 (41 12)  (1497 300)  (1497 300)  LC_6 Logic Functioning bit
 (42 12)  (1498 300)  (1498 300)  LC_6 Logic Functioning bit
 (45 12)  (1501 300)  (1501 300)  LC_6 Logic Functioning bit
 (53 12)  (1509 300)  (1509 300)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (26 13)  (1482 301)  (1482 301)  routing T_28_18.lc_trk_g2_6 <X> T_28_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1484 301)  (1484 301)  routing T_28_18.lc_trk_g2_6 <X> T_28_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 301)  (1485 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1486 301)  (1486 301)  routing T_28_18.lc_trk_g1_6 <X> T_28_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1487 301)  (1487 301)  routing T_28_18.lc_trk_g2_7 <X> T_28_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1488 301)  (1488 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1490 301)  (1490 301)  routing T_28_18.lc_trk_g1_3 <X> T_28_18.input_2_6
 (35 13)  (1491 301)  (1491 301)  routing T_28_18.lc_trk_g1_3 <X> T_28_18.input_2_6
 (41 13)  (1497 301)  (1497 301)  LC_6 Logic Functioning bit
 (42 13)  (1498 301)  (1498 301)  LC_6 Logic Functioning bit


LogicTile_29_18

 (6 6)  (1516 294)  (1516 294)  routing T_29_18.sp4_h_l_47 <X> T_29_18.sp4_v_t_38


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (12 4)  (5 276)  (5 276)  routing T_0_17.lc_trk_g1_1 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (5 8)  (12 280)  (12 280)  routing T_0_17.span4_vert_b_9 <X> T_0_17.lc_trk_g1_1
 (7 8)  (10 280)  (10 280)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 280)  (9 280)  routing T_0_17.span4_vert_b_9 <X> T_0_17.lc_trk_g1_1
 (4 10)  (13 282)  (13 282)  routing T_0_17.span4_vert_b_10 <X> T_0_17.lc_trk_g1_2
 (12 10)  (5 282)  (5 282)  routing T_0_17.lc_trk_g1_2 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (5 11)  (12 283)  (12 283)  routing T_0_17.span4_vert_b_10 <X> T_0_17.lc_trk_g1_2
 (7 11)  (10 283)  (10 283)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g1_2 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (16 14)  (1 286)  (1 286)  IOB_1 IO Functioning bit


LogicTile_10_17

 (25 0)  (517 272)  (517 272)  routing T_10_17.sp12_h_r_2 <X> T_10_17.lc_trk_g0_2
 (28 0)  (520 272)  (520 272)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (536 272)  (536 272)  LC_0 Logic Functioning bit
 (13 1)  (505 273)  (505 273)  routing T_10_17.sp4_v_t_44 <X> T_10_17.sp4_h_r_2
 (22 1)  (514 273)  (514 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (516 273)  (516 273)  routing T_10_17.sp12_h_r_2 <X> T_10_17.lc_trk_g0_2
 (25 1)  (517 273)  (517 273)  routing T_10_17.sp12_h_r_2 <X> T_10_17.lc_trk_g0_2
 (32 1)  (524 273)  (524 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (525 273)  (525 273)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.input_2_0
 (35 1)  (527 273)  (527 273)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.input_2_0
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (517 274)  (517 274)  routing T_10_17.sp4_h_r_14 <X> T_10_17.lc_trk_g0_6
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (37 2)  (529 274)  (529 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (44 2)  (536 274)  (536 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (0 3)  (492 275)  (492 275)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (22 3)  (514 275)  (514 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (515 275)  (515 275)  routing T_10_17.sp4_h_r_14 <X> T_10_17.lc_trk_g0_6
 (24 3)  (516 275)  (516 275)  routing T_10_17.sp4_h_r_14 <X> T_10_17.lc_trk_g0_6
 (40 3)  (532 275)  (532 275)  LC_1 Logic Functioning bit
 (41 3)  (533 275)  (533 275)  LC_1 Logic Functioning bit
 (42 3)  (534 275)  (534 275)  LC_1 Logic Functioning bit
 (43 3)  (535 275)  (535 275)  LC_1 Logic Functioning bit
 (21 4)  (513 276)  (513 276)  routing T_10_17.wire_logic_cluster/lc_3/out <X> T_10_17.lc_trk_g1_3
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 276)  (517 276)  routing T_10_17.wire_logic_cluster/lc_2/out <X> T_10_17.lc_trk_g1_2
 (27 4)  (519 276)  (519 276)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (37 4)  (529 276)  (529 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (39 4)  (531 276)  (531 276)  LC_2 Logic Functioning bit
 (44 4)  (536 276)  (536 276)  LC_2 Logic Functioning bit
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (22 5)  (514 277)  (514 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 277)  (522 277)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (532 277)  (532 277)  LC_2 Logic Functioning bit
 (41 5)  (533 277)  (533 277)  LC_2 Logic Functioning bit
 (42 5)  (534 277)  (534 277)  LC_2 Logic Functioning bit
 (43 5)  (535 277)  (535 277)  LC_2 Logic Functioning bit
 (14 6)  (506 278)  (506 278)  routing T_10_17.sp4_h_l_1 <X> T_10_17.lc_trk_g1_4
 (27 6)  (519 278)  (519 278)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (37 6)  (529 278)  (529 278)  LC_3 Logic Functioning bit
 (38 6)  (530 278)  (530 278)  LC_3 Logic Functioning bit
 (39 6)  (531 278)  (531 278)  LC_3 Logic Functioning bit
 (44 6)  (536 278)  (536 278)  LC_3 Logic Functioning bit
 (45 6)  (537 278)  (537 278)  LC_3 Logic Functioning bit
 (15 7)  (507 279)  (507 279)  routing T_10_17.sp4_h_l_1 <X> T_10_17.lc_trk_g1_4
 (16 7)  (508 279)  (508 279)  routing T_10_17.sp4_h_l_1 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (30 7)  (522 279)  (522 279)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (532 279)  (532 279)  LC_3 Logic Functioning bit
 (41 7)  (533 279)  (533 279)  LC_3 Logic Functioning bit
 (42 7)  (534 279)  (534 279)  LC_3 Logic Functioning bit
 (43 7)  (535 279)  (535 279)  LC_3 Logic Functioning bit
 (46 7)  (538 279)  (538 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (543 279)  (543 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (507 280)  (507 280)  routing T_10_17.rgt_op_1 <X> T_10_17.lc_trk_g2_1
 (17 8)  (509 280)  (509 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 280)  (510 280)  routing T_10_17.rgt_op_1 <X> T_10_17.lc_trk_g2_1
 (25 8)  (517 280)  (517 280)  routing T_10_17.rgt_op_2 <X> T_10_17.lc_trk_g2_2
 (27 8)  (519 280)  (519 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 280)  (520 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (37 8)  (529 280)  (529 280)  LC_4 Logic Functioning bit
 (38 8)  (530 280)  (530 280)  LC_4 Logic Functioning bit
 (39 8)  (531 280)  (531 280)  LC_4 Logic Functioning bit
 (44 8)  (536 280)  (536 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (51 8)  (543 280)  (543 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (516 281)  (516 281)  routing T_10_17.rgt_op_2 <X> T_10_17.lc_trk_g2_2
 (40 9)  (532 281)  (532 281)  LC_4 Logic Functioning bit
 (41 9)  (533 281)  (533 281)  LC_4 Logic Functioning bit
 (42 9)  (534 281)  (534 281)  LC_4 Logic Functioning bit
 (43 9)  (535 281)  (535 281)  LC_4 Logic Functioning bit
 (46 9)  (538 281)  (538 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (37 10)  (529 282)  (529 282)  LC_5 Logic Functioning bit
 (38 10)  (530 282)  (530 282)  LC_5 Logic Functioning bit
 (39 10)  (531 282)  (531 282)  LC_5 Logic Functioning bit
 (44 10)  (536 282)  (536 282)  LC_5 Logic Functioning bit
 (45 10)  (537 282)  (537 282)  LC_5 Logic Functioning bit
 (47 10)  (539 282)  (539 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (30 11)  (522 283)  (522 283)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (40 11)  (532 283)  (532 283)  LC_5 Logic Functioning bit
 (41 11)  (533 283)  (533 283)  LC_5 Logic Functioning bit
 (42 11)  (534 283)  (534 283)  LC_5 Logic Functioning bit
 (43 11)  (535 283)  (535 283)  LC_5 Logic Functioning bit
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.wire_logic_cluster/lc_1/out <X> T_10_17.lc_trk_g3_1
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 284)  (522 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (37 12)  (529 284)  (529 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (39 12)  (531 284)  (531 284)  LC_6 Logic Functioning bit
 (44 12)  (536 284)  (536 284)  LC_6 Logic Functioning bit
 (45 12)  (537 284)  (537 284)  LC_6 Logic Functioning bit
 (40 13)  (532 285)  (532 285)  LC_6 Logic Functioning bit
 (41 13)  (533 285)  (533 285)  LC_6 Logic Functioning bit
 (42 13)  (534 285)  (534 285)  LC_6 Logic Functioning bit
 (43 13)  (535 285)  (535 285)  LC_6 Logic Functioning bit
 (46 13)  (538 285)  (538 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (492 286)  (492 286)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 286)  (506 286)  routing T_10_17.wire_logic_cluster/lc_4/out <X> T_10_17.lc_trk_g3_4
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 286)  (522 286)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 286)  (528 286)  LC_7 Logic Functioning bit
 (37 14)  (529 286)  (529 286)  LC_7 Logic Functioning bit
 (38 14)  (530 286)  (530 286)  LC_7 Logic Functioning bit
 (39 14)  (531 286)  (531 286)  LC_7 Logic Functioning bit
 (44 14)  (536 286)  (536 286)  LC_7 Logic Functioning bit
 (45 14)  (537 286)  (537 286)  LC_7 Logic Functioning bit
 (0 15)  (492 287)  (492 287)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 287)  (522 287)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (532 287)  (532 287)  LC_7 Logic Functioning bit
 (41 15)  (533 287)  (533 287)  LC_7 Logic Functioning bit
 (42 15)  (534 287)  (534 287)  LC_7 Logic Functioning bit
 (43 15)  (535 287)  (535 287)  LC_7 Logic Functioning bit
 (46 15)  (538 287)  (538 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_17

 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 272)  (564 272)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g0_1
 (25 0)  (571 272)  (571 272)  routing T_11_17.lft_op_2 <X> T_11_17.lc_trk_g0_2
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (40 0)  (586 272)  (586 272)  LC_0 Logic Functioning bit
 (41 0)  (587 272)  (587 272)  LC_0 Logic Functioning bit
 (42 0)  (588 272)  (588 272)  LC_0 Logic Functioning bit
 (43 0)  (589 272)  (589 272)  LC_0 Logic Functioning bit
 (46 0)  (592 272)  (592 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 273)  (570 273)  routing T_11_17.lft_op_2 <X> T_11_17.lc_trk_g0_2
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 273)  (580 273)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.input_2_0
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (40 1)  (586 273)  (586 273)  LC_0 Logic Functioning bit
 (41 1)  (587 273)  (587 273)  LC_0 Logic Functioning bit
 (42 1)  (588 273)  (588 273)  LC_0 Logic Functioning bit
 (43 1)  (589 273)  (589 273)  LC_0 Logic Functioning bit
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (564 274)  (564 274)  routing T_11_17.wire_logic_cluster/lc_5/out <X> T_11_17.lc_trk_g0_5
 (21 2)  (567 274)  (567 274)  routing T_11_17.bnr_op_7 <X> T_11_17.lc_trk_g0_7
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (571 274)  (571 274)  routing T_11_17.lft_op_6 <X> T_11_17.lc_trk_g0_6
 (37 2)  (583 274)  (583 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (40 2)  (586 274)  (586 274)  LC_1 Logic Functioning bit
 (42 2)  (588 274)  (588 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (0 3)  (546 275)  (546 275)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (21 3)  (567 275)  (567 275)  routing T_11_17.bnr_op_7 <X> T_11_17.lc_trk_g0_7
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.lft_op_6 <X> T_11_17.lc_trk_g0_6
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (41 3)  (587 275)  (587 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (14 4)  (560 276)  (560 276)  routing T_11_17.wire_logic_cluster/lc_0/out <X> T_11_17.lc_trk_g1_0
 (15 4)  (561 276)  (561 276)  routing T_11_17.lft_op_1 <X> T_11_17.lc_trk_g1_1
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 276)  (564 276)  routing T_11_17.lft_op_1 <X> T_11_17.lc_trk_g1_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (45 4)  (591 276)  (591 276)  LC_2 Logic Functioning bit
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (572 277)  (572 277)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (40 5)  (586 277)  (586 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (42 5)  (588 277)  (588 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (11 6)  (557 278)  (557 278)  routing T_11_17.sp4_h_r_11 <X> T_11_17.sp4_v_t_40
 (13 6)  (559 278)  (559 278)  routing T_11_17.sp4_h_r_11 <X> T_11_17.sp4_v_t_40
 (15 6)  (561 278)  (561 278)  routing T_11_17.lft_op_5 <X> T_11_17.lc_trk_g1_5
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 278)  (564 278)  routing T_11_17.lft_op_5 <X> T_11_17.lc_trk_g1_5
 (26 6)  (572 278)  (572 278)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 278)  (576 278)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 278)  (580 278)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (12 7)  (558 279)  (558 279)  routing T_11_17.sp4_h_r_11 <X> T_11_17.sp4_v_t_40
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 279)  (574 279)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 279)  (576 279)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (579 279)  (579 279)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.input_2_3
 (34 7)  (580 279)  (580 279)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.input_2_3
 (35 7)  (581 279)  (581 279)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.input_2_3
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 280)  (569 280)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g2_3
 (24 8)  (570 280)  (570 280)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g2_3
 (25 8)  (571 280)  (571 280)  routing T_11_17.wire_logic_cluster/lc_2/out <X> T_11_17.lc_trk_g2_2
 (26 8)  (572 280)  (572 280)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 280)  (576 280)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (50 8)  (596 280)  (596 280)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (567 281)  (567 281)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g2_3
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (572 281)  (572 281)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 281)  (574 281)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (51 9)  (597 281)  (597 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (561 282)  (561 282)  routing T_11_17.tnl_op_5 <X> T_11_17.lc_trk_g2_5
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (570 282)  (570 282)  routing T_11_17.tnr_op_7 <X> T_11_17.lc_trk_g2_7
 (25 10)  (571 282)  (571 282)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g2_6
 (28 10)  (574 282)  (574 282)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 282)  (579 282)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 282)  (580 282)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (8 11)  (554 283)  (554 283)  routing T_11_17.sp4_h_r_7 <X> T_11_17.sp4_v_t_42
 (9 11)  (555 283)  (555 283)  routing T_11_17.sp4_h_r_7 <X> T_11_17.sp4_v_t_42
 (18 11)  (564 283)  (564 283)  routing T_11_17.tnl_op_5 <X> T_11_17.lc_trk_g2_5
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 283)  (572 283)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 283)  (574 283)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 283)  (578 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (579 283)  (579 283)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.input_2_5
 (34 11)  (580 283)  (580 283)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.input_2_5
 (15 12)  (561 284)  (561 284)  routing T_11_17.tnr_op_1 <X> T_11_17.lc_trk_g3_1
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (571 284)  (571 284)  routing T_11_17.sp4_h_r_34 <X> T_11_17.lc_trk_g3_2
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (14 13)  (560 285)  (560 285)  routing T_11_17.tnl_op_0 <X> T_11_17.lc_trk_g3_0
 (15 13)  (561 285)  (561 285)  routing T_11_17.tnl_op_0 <X> T_11_17.lc_trk_g3_0
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 285)  (569 285)  routing T_11_17.sp4_h_r_34 <X> T_11_17.lc_trk_g3_2
 (24 13)  (570 285)  (570 285)  routing T_11_17.sp4_h_r_34 <X> T_11_17.lc_trk_g3_2
 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 285)  (576 285)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (559 286)  (559 286)  routing T_11_17.sp4_h_r_11 <X> T_11_17.sp4_v_t_46
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (570 286)  (570 286)  routing T_11_17.tnl_op_7 <X> T_11_17.lc_trk_g3_7
 (0 15)  (546 287)  (546 287)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (12 15)  (558 287)  (558 287)  routing T_11_17.sp4_h_r_11 <X> T_11_17.sp4_v_t_46
 (21 15)  (567 287)  (567 287)  routing T_11_17.tnl_op_7 <X> T_11_17.lc_trk_g3_7
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 287)  (570 287)  routing T_11_17.tnr_op_6 <X> T_11_17.lc_trk_g3_6


LogicTile_12_17

 (14 0)  (614 272)  (614 272)  routing T_12_17.wire_logic_cluster/lc_0/out <X> T_12_17.lc_trk_g0_0
 (26 0)  (626 272)  (626 272)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (46 0)  (646 272)  (646 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (627 273)  (627 273)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 273)  (630 273)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 273)  (633 273)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.input_2_0
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (615 274)  (615 274)  routing T_12_17.lft_op_5 <X> T_12_17.lc_trk_g0_5
 (17 2)  (617 274)  (617 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 274)  (618 274)  routing T_12_17.lft_op_5 <X> T_12_17.lc_trk_g0_5
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 274)  (624 274)  routing T_12_17.bot_op_7 <X> T_12_17.lc_trk_g0_7
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (46 2)  (646 274)  (646 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 275)  (600 275)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (53 3)  (653 275)  (653 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (621 276)  (621 276)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (40 4)  (640 276)  (640 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (14 5)  (614 277)  (614 277)  routing T_12_17.top_op_0 <X> T_12_17.lc_trk_g1_0
 (15 5)  (615 277)  (615 277)  routing T_12_17.top_op_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 277)  (627 277)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (634 277)  (634 277)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.input_2_2
 (35 5)  (635 277)  (635 277)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.input_2_2
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (15 6)  (615 278)  (615 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (16 6)  (616 278)  (616 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 278)  (624 278)  routing T_12_17.top_op_7 <X> T_12_17.lc_trk_g1_7
 (25 6)  (625 278)  (625 278)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g1_6
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (39 6)  (639 278)  (639 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (46 6)  (646 278)  (646 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (621 279)  (621 279)  routing T_12_17.top_op_7 <X> T_12_17.lc_trk_g1_7
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 279)  (623 279)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g1_6
 (24 7)  (624 279)  (624 279)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g1_6
 (25 7)  (625 279)  (625 279)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g1_6
 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (53 7)  (653 279)  (653 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.tnl_op_3 <X> T_12_17.lc_trk_g2_3
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 280)  (630 280)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 280)  (635 280)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.input_2_4
 (14 9)  (614 281)  (614 281)  routing T_12_17.tnl_op_0 <X> T_12_17.lc_trk_g2_0
 (15 9)  (615 281)  (615 281)  routing T_12_17.tnl_op_0 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (621 281)  (621 281)  routing T_12_17.tnl_op_3 <X> T_12_17.lc_trk_g2_3
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 281)  (630 281)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (634 281)  (634 281)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.input_2_4
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (15 10)  (615 282)  (615 282)  routing T_12_17.rgt_op_5 <X> T_12_17.lc_trk_g2_5
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 282)  (618 282)  routing T_12_17.rgt_op_5 <X> T_12_17.lc_trk_g2_5
 (21 10)  (621 282)  (621 282)  routing T_12_17.rgt_op_7 <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 282)  (624 282)  routing T_12_17.rgt_op_7 <X> T_12_17.lc_trk_g2_7
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 282)  (633 282)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 282)  (634 282)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 282)  (636 282)  LC_5 Logic Functioning bit
 (38 10)  (638 282)  (638 282)  LC_5 Logic Functioning bit
 (14 11)  (614 283)  (614 283)  routing T_12_17.tnl_op_4 <X> T_12_17.lc_trk_g2_4
 (15 11)  (615 283)  (615 283)  routing T_12_17.tnl_op_4 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (27 11)  (627 283)  (627 283)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 283)  (637 283)  LC_5 Logic Functioning bit
 (39 11)  (639 283)  (639 283)  LC_5 Logic Functioning bit
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.tnr_op_3 <X> T_12_17.lc_trk_g3_3
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 284)  (631 284)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (40 12)  (640 284)  (640 284)  LC_6 Logic Functioning bit
 (41 12)  (641 284)  (641 284)  LC_6 Logic Functioning bit
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (18 13)  (618 285)  (618 285)  routing T_12_17.sp4_r_v_b_41 <X> T_12_17.lc_trk_g3_1
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (623 285)  (623 285)  routing T_12_17.sp4_h_l_15 <X> T_12_17.lc_trk_g3_2
 (24 13)  (624 285)  (624 285)  routing T_12_17.sp4_h_l_15 <X> T_12_17.lc_trk_g3_2
 (25 13)  (625 285)  (625 285)  routing T_12_17.sp4_h_l_15 <X> T_12_17.lc_trk_g3_2
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (40 13)  (640 285)  (640 285)  LC_6 Logic Functioning bit
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (42 13)  (642 285)  (642 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (15 14)  (615 286)  (615 286)  routing T_12_17.sp4_h_l_16 <X> T_12_17.lc_trk_g3_5
 (16 14)  (616 286)  (616 286)  routing T_12_17.sp4_h_l_16 <X> T_12_17.lc_trk_g3_5
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (624 286)  (624 286)  routing T_12_17.tnr_op_7 <X> T_12_17.lc_trk_g3_7
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 286)  (628 286)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 286)  (633 286)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 286)  (634 286)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (37 14)  (637 286)  (637 286)  LC_7 Logic Functioning bit
 (38 14)  (638 286)  (638 286)  LC_7 Logic Functioning bit
 (40 14)  (640 286)  (640 286)  LC_7 Logic Functioning bit
 (41 14)  (641 286)  (641 286)  LC_7 Logic Functioning bit
 (42 14)  (642 286)  (642 286)  LC_7 Logic Functioning bit
 (43 14)  (643 286)  (643 286)  LC_7 Logic Functioning bit
 (50 14)  (650 286)  (650 286)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (615 287)  (615 287)  routing T_12_17.tnr_op_4 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (618 287)  (618 287)  routing T_12_17.sp4_h_l_16 <X> T_12_17.lc_trk_g3_5
 (27 15)  (627 287)  (627 287)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 287)  (628 287)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 287)  (630 287)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 287)  (631 287)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 287)  (636 287)  LC_7 Logic Functioning bit
 (37 15)  (637 287)  (637 287)  LC_7 Logic Functioning bit
 (38 15)  (638 287)  (638 287)  LC_7 Logic Functioning bit
 (39 15)  (639 287)  (639 287)  LC_7 Logic Functioning bit
 (40 15)  (640 287)  (640 287)  LC_7 Logic Functioning bit
 (41 15)  (641 287)  (641 287)  LC_7 Logic Functioning bit
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 272)  (689 272)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_0
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (13 1)  (667 273)  (667 273)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_r_2
 (26 1)  (680 273)  (680 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_0
 (34 1)  (688 273)  (688 273)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_0
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 274)  (678 274)  routing T_13_17.top_op_7 <X> T_13_17.lc_trk_g0_7
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (0 3)  (654 275)  (654 275)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (14 3)  (668 275)  (668 275)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g0_4
 (15 3)  (669 275)  (669 275)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g0_4
 (16 3)  (670 275)  (670 275)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (675 275)  (675 275)  routing T_13_17.top_op_7 <X> T_13_17.lc_trk_g0_7
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (688 275)  (688 275)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.input_2_1
 (35 3)  (689 275)  (689 275)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.input_2_1
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (9 4)  (663 276)  (663 276)  routing T_13_17.sp4_h_l_36 <X> T_13_17.sp4_h_r_4
 (10 4)  (664 276)  (664 276)  routing T_13_17.sp4_h_l_36 <X> T_13_17.sp4_h_r_4
 (14 4)  (668 276)  (668 276)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g1_0
 (16 4)  (670 276)  (670 276)  routing T_13_17.sp12_h_r_9 <X> T_13_17.lc_trk_g1_1
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (675 276)  (675 276)  routing T_13_17.lft_op_3 <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.lft_op_3 <X> T_13_17.lc_trk_g1_3
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (15 5)  (669 277)  (669 277)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 277)  (677 277)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g1_2
 (25 5)  (679 277)  (679 277)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g1_2
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (50 6)  (704 278)  (704 278)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (21 8)  (675 280)  (675 280)  routing T_13_17.sp4_h_r_43 <X> T_13_17.lc_trk_g2_3
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (677 280)  (677 280)  routing T_13_17.sp4_h_r_43 <X> T_13_17.lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.sp4_h_r_43 <X> T_13_17.lc_trk_g2_3
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 280)  (689 280)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.input_2_4
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (40 8)  (694 280)  (694 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (42 8)  (696 280)  (696 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (46 8)  (700 280)  (700 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (668 281)  (668 281)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g2_0
 (15 9)  (669 281)  (669 281)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (675 281)  (675 281)  routing T_13_17.sp4_h_r_43 <X> T_13_17.lc_trk_g2_3
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (679 281)  (679 281)  routing T_13_17.sp4_r_v_b_34 <X> T_13_17.lc_trk_g2_2
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 281)  (686 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (15 10)  (669 282)  (669 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (21 10)  (675 282)  (675 282)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (50 10)  (704 282)  (704 282)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (672 283)  (672 283)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 283)  (679 283)  routing T_13_17.sp4_r_v_b_38 <X> T_13_17.lc_trk_g2_6
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (53 11)  (707 283)  (707 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (669 284)  (669 284)  routing T_13_17.tnl_op_1 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (50 12)  (704 284)  (704 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 285)  (668 285)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g3_0
 (15 13)  (669 285)  (669 285)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (672 285)  (672 285)  routing T_13_17.tnl_op_1 <X> T_13_17.lc_trk_g3_1
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 285)  (677 285)  routing T_13_17.sp4_v_b_42 <X> T_13_17.lc_trk_g3_2
 (24 13)  (678 285)  (678 285)  routing T_13_17.sp4_v_b_42 <X> T_13_17.lc_trk_g3_2
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 285)  (684 285)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (53 13)  (707 285)  (707 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (8 14)  (662 286)  (662 286)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_h_l_47
 (9 14)  (663 286)  (663 286)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_h_l_47
 (10 14)  (664 286)  (664 286)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_h_l_47
 (16 14)  (670 286)  (670 286)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (21 14)  (675 286)  (675 286)  routing T_13_17.bnl_op_7 <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (42 14)  (696 286)  (696 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (50 14)  (704 286)  (704 286)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (705 286)  (705 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (672 287)  (672 287)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (21 15)  (675 287)  (675 287)  routing T_13_17.bnl_op_7 <X> T_13_17.lc_trk_g3_7
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 287)  (678 287)  routing T_13_17.tnl_op_6 <X> T_13_17.lc_trk_g3_6
 (25 15)  (679 287)  (679 287)  routing T_13_17.tnl_op_6 <X> T_13_17.lc_trk_g3_6
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (40 15)  (694 287)  (694 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit
 (48 15)  (702 287)  (702 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (705 287)  (705 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_17

 (27 0)  (735 272)  (735 272)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (752 272)  (752 272)  LC_0 Logic Functioning bit
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 273)  (741 273)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.input_2_0
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (44 2)  (752 274)  (752 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (46 2)  (754 274)  (754 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (708 275)  (708 275)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (41 3)  (749 275)  (749 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g1_1
 (25 4)  (733 276)  (733 276)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g1_2
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (44 4)  (752 276)  (752 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (25 6)  (733 278)  (733 278)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g1_6
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 278)  (738 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (44 6)  (752 278)  (752 278)  LC_3 Logic Functioning bit
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (14 8)  (722 280)  (722 280)  routing T_14_17.rgt_op_0 <X> T_14_17.lc_trk_g2_0
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (44 8)  (752 280)  (752 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (15 9)  (723 281)  (723 281)  routing T_14_17.rgt_op_0 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (40 9)  (748 281)  (748 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (42 9)  (750 281)  (750 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (44 10)  (752 282)  (752 282)  LC_5 Logic Functioning bit
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (15 12)  (723 284)  (723 284)  routing T_14_17.rgt_op_1 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.rgt_op_1 <X> T_14_17.lc_trk_g3_1
 (21 12)  (729 284)  (729 284)  routing T_14_17.rgt_op_3 <X> T_14_17.lc_trk_g3_3
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 284)  (732 284)  routing T_14_17.rgt_op_3 <X> T_14_17.lc_trk_g3_3
 (25 12)  (733 284)  (733 284)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g3_2
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (44 12)  (752 284)  (752 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 285)  (732 285)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g3_2
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (14 14)  (722 286)  (722 286)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g3_4
 (21 14)  (729 286)  (729 286)  routing T_14_17.rgt_op_7 <X> T_14_17.lc_trk_g3_7
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.rgt_op_7 <X> T_14_17.lc_trk_g3_7
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (44 14)  (752 286)  (752 286)  LC_7 Logic Functioning bit
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 272)  (795 272)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 272)  (802 272)  LC_0 Logic Functioning bit
 (42 0)  (804 272)  (804 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (46 0)  (808 272)  (808 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (40 1)  (802 273)  (802 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (777 274)  (777 274)  routing T_15_17.lft_op_5 <X> T_15_17.lc_trk_g0_5
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 274)  (780 274)  routing T_15_17.lft_op_5 <X> T_15_17.lc_trk_g0_5
 (21 2)  (783 274)  (783 274)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g0_7
 (25 2)  (787 274)  (787 274)  routing T_15_17.lft_op_6 <X> T_15_17.lc_trk_g0_6
 (28 2)  (790 274)  (790 274)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 274)  (797 274)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.input_2_1
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (43 2)  (805 274)  (805 274)  LC_1 Logic Functioning bit
 (45 2)  (807 274)  (807 274)  LC_1 Logic Functioning bit
 (0 3)  (762 275)  (762 275)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (14 3)  (776 275)  (776 275)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g0_4
 (15 3)  (777 275)  (777 275)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.lft_op_6 <X> T_15_17.lc_trk_g0_6
 (28 3)  (790 275)  (790 275)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 275)  (794 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 275)  (797 275)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.input_2_1
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (43 3)  (805 275)  (805 275)  LC_1 Logic Functioning bit
 (14 4)  (776 276)  (776 276)  routing T_15_17.wire_logic_cluster/lc_0/out <X> T_15_17.lc_trk_g1_0
 (17 4)  (779 276)  (779 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (780 276)  (780 276)  routing T_15_17.wire_logic_cluster/lc_1/out <X> T_15_17.lc_trk_g1_1
 (21 4)  (783 276)  (783 276)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g1_3
 (25 4)  (787 276)  (787 276)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g1_2
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 276)  (795 276)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 277)  (786 277)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g1_2
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (41 5)  (803 277)  (803 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (14 6)  (776 278)  (776 278)  routing T_15_17.lft_op_4 <X> T_15_17.lc_trk_g1_4
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 278)  (780 278)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g1_5
 (28 6)  (790 278)  (790 278)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 278)  (796 278)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 278)  (797 278)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.input_2_3
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (42 6)  (804 278)  (804 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (45 6)  (807 278)  (807 278)  LC_3 Logic Functioning bit
 (12 7)  (774 279)  (774 279)  routing T_15_17.sp4_h_l_40 <X> T_15_17.sp4_v_t_40
 (15 7)  (777 279)  (777 279)  routing T_15_17.lft_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (28 7)  (790 279)  (790 279)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 279)  (793 279)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 279)  (794 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (43 7)  (805 279)  (805 279)  LC_3 Logic Functioning bit
 (14 8)  (776 280)  (776 280)  routing T_15_17.wire_logic_cluster/lc_0/out <X> T_15_17.lc_trk_g2_0
 (15 8)  (777 280)  (777 280)  routing T_15_17.rgt_op_1 <X> T_15_17.lc_trk_g2_1
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 280)  (780 280)  routing T_15_17.rgt_op_1 <X> T_15_17.lc_trk_g2_1
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 280)  (797 280)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.input_2_4
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (17 9)  (779 281)  (779 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (796 281)  (796 281)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.input_2_4
 (21 10)  (783 282)  (783 282)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (790 282)  (790 282)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 282)  (799 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (8 11)  (770 283)  (770 283)  routing T_15_17.sp4_h_l_42 <X> T_15_17.sp4_v_t_42
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 283)  (786 283)  routing T_15_17.tnl_op_6 <X> T_15_17.lc_trk_g2_6
 (25 11)  (787 283)  (787 283)  routing T_15_17.tnl_op_6 <X> T_15_17.lc_trk_g2_6
 (28 11)  (790 283)  (790 283)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (796 283)  (796 283)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.input_2_5
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (43 11)  (805 283)  (805 283)  LC_5 Logic Functioning bit
 (15 12)  (777 284)  (777 284)  routing T_15_17.tnl_op_1 <X> T_15_17.lc_trk_g3_1
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (783 284)  (783 284)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g3_3
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (787 284)  (787 284)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g3_2
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 284)  (802 284)  LC_6 Logic Functioning bit
 (18 13)  (780 285)  (780 285)  routing T_15_17.tnl_op_1 <X> T_15_17.lc_trk_g3_1
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 285)  (794 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (795 285)  (795 285)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.input_2_6
 (34 13)  (796 285)  (796 285)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.input_2_6
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 286)  (797 286)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.input_2_7
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (38 14)  (800 286)  (800 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (28 15)  (790 287)  (790 287)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 287)  (794 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 287)  (795 287)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.input_2_7
 (35 15)  (797 287)  (797 287)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.input_2_7
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (38 15)  (800 287)  (800 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (27 0)  (843 272)  (843 272)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 272)  (846 272)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (26 1)  (842 273)  (842 273)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 273)  (844 273)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 273)  (849 273)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.input_2_0
 (34 1)  (850 273)  (850 273)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.input_2_0
 (35 1)  (851 273)  (851 273)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.input_2_0
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (842 274)  (842 274)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 274)  (843 274)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 274)  (844 274)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 274)  (846 274)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 274)  (849 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 274)  (850 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (50 2)  (866 274)  (866 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (816 275)  (816 275)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (26 3)  (842 275)  (842 275)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 275)  (843 275)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (14 4)  (830 276)  (830 276)  routing T_16_17.lft_op_0 <X> T_16_17.lc_trk_g1_0
 (15 4)  (831 276)  (831 276)  routing T_16_17.lft_op_1 <X> T_16_17.lc_trk_g1_1
 (17 4)  (833 276)  (833 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 276)  (834 276)  routing T_16_17.lft_op_1 <X> T_16_17.lc_trk_g1_1
 (21 4)  (837 276)  (837 276)  routing T_16_17.lft_op_3 <X> T_16_17.lc_trk_g1_3
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 276)  (840 276)  routing T_16_17.lft_op_3 <X> T_16_17.lc_trk_g1_3
 (26 4)  (842 276)  (842 276)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 276)  (843 276)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 276)  (844 276)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (41 4)  (857 276)  (857 276)  LC_2 Logic Functioning bit
 (43 4)  (859 276)  (859 276)  LC_2 Logic Functioning bit
 (45 4)  (861 276)  (861 276)  LC_2 Logic Functioning bit
 (50 4)  (866 276)  (866 276)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (869 276)  (869 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (831 277)  (831 277)  routing T_16_17.lft_op_0 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 277)  (846 277)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 277)  (852 277)  LC_2 Logic Functioning bit
 (38 5)  (854 277)  (854 277)  LC_2 Logic Functioning bit
 (41 5)  (857 277)  (857 277)  LC_2 Logic Functioning bit
 (42 5)  (858 277)  (858 277)  LC_2 Logic Functioning bit
 (14 6)  (830 278)  (830 278)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g1_4
 (25 6)  (841 278)  (841 278)  routing T_16_17.lft_op_6 <X> T_16_17.lc_trk_g1_6
 (15 7)  (831 279)  (831 279)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (838 279)  (838 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 279)  (840 279)  routing T_16_17.lft_op_6 <X> T_16_17.lc_trk_g1_6
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 280)  (834 280)  routing T_16_17.wire_logic_cluster/lc_1/out <X> T_16_17.lc_trk_g2_1
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 280)  (839 280)  routing T_16_17.sp4_v_t_30 <X> T_16_17.lc_trk_g2_3
 (24 8)  (840 280)  (840 280)  routing T_16_17.sp4_v_t_30 <X> T_16_17.lc_trk_g2_3
 (25 8)  (841 280)  (841 280)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g2_2
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g2_2
 (25 9)  (841 281)  (841 281)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g2_2
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 282)  (834 282)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g2_5
 (25 10)  (841 282)  (841 282)  routing T_16_17.wire_logic_cluster/lc_6/out <X> T_16_17.lc_trk_g2_6
 (27 10)  (843 282)  (843 282)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 282)  (850 282)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (847 283)  (847 283)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (15 12)  (831 284)  (831 284)  routing T_16_17.tnl_op_1 <X> T_16_17.lc_trk_g3_1
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (837 284)  (837 284)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g3_3
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 284)  (839 284)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g3_3
 (25 12)  (841 284)  (841 284)  routing T_16_17.wire_logic_cluster/lc_2/out <X> T_16_17.lc_trk_g3_2
 (26 12)  (842 284)  (842 284)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 284)  (849 284)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (18 13)  (834 285)  (834 285)  routing T_16_17.tnl_op_1 <X> T_16_17.lc_trk_g3_1
 (21 13)  (837 285)  (837 285)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g3_3
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 285)  (844 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (40 13)  (856 285)  (856 285)  LC_6 Logic Functioning bit
 (42 13)  (858 285)  (858 285)  LC_6 Logic Functioning bit
 (15 14)  (831 286)  (831 286)  routing T_16_17.tnl_op_5 <X> T_16_17.lc_trk_g3_5
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (837 286)  (837 286)  routing T_16_17.sp4_h_r_39 <X> T_16_17.lc_trk_g3_7
 (22 14)  (838 286)  (838 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (839 286)  (839 286)  routing T_16_17.sp4_h_r_39 <X> T_16_17.lc_trk_g3_7
 (24 14)  (840 286)  (840 286)  routing T_16_17.sp4_h_r_39 <X> T_16_17.lc_trk_g3_7
 (28 14)  (844 286)  (844 286)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 286)  (846 286)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (856 286)  (856 286)  LC_7 Logic Functioning bit
 (42 14)  (858 286)  (858 286)  LC_7 Logic Functioning bit
 (18 15)  (834 287)  (834 287)  routing T_16_17.tnl_op_5 <X> T_16_17.lc_trk_g3_5
 (26 15)  (842 287)  (842 287)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 287)  (844 287)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 287)  (846 287)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (40 15)  (856 287)  (856 287)  LC_7 Logic Functioning bit
 (41 15)  (857 287)  (857 287)  LC_7 Logic Functioning bit
 (42 15)  (858 287)  (858 287)  LC_7 Logic Functioning bit
 (43 15)  (859 287)  (859 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (895 274)  (895 274)  routing T_17_17.lft_op_7 <X> T_17_17.lc_trk_g0_7
 (22 2)  (896 274)  (896 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (898 274)  (898 274)  routing T_17_17.lft_op_7 <X> T_17_17.lc_trk_g0_7
 (0 3)  (874 275)  (874 275)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (15 4)  (889 276)  (889 276)  routing T_17_17.lft_op_1 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 276)  (892 276)  routing T_17_17.lft_op_1 <X> T_17_17.lc_trk_g1_1
 (14 8)  (888 280)  (888 280)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g2_0
 (14 9)  (888 281)  (888 281)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g2_0
 (15 9)  (889 281)  (889 281)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g2_0
 (16 9)  (890 281)  (890 281)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 10)  (895 282)  (895 282)  routing T_17_17.wire_logic_cluster/lc_7/out <X> T_17_17.lc_trk_g2_7
 (22 10)  (896 282)  (896 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 14)  (900 286)  (900 286)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 286)  (902 286)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 286)  (909 286)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.input_2_7
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (37 14)  (911 286)  (911 286)  LC_7 Logic Functioning bit
 (39 14)  (913 286)  (913 286)  LC_7 Logic Functioning bit
 (42 14)  (916 286)  (916 286)  LC_7 Logic Functioning bit
 (43 14)  (917 286)  (917 286)  LC_7 Logic Functioning bit
 (45 14)  (919 286)  (919 286)  LC_7 Logic Functioning bit
 (47 14)  (921 286)  (921 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (900 287)  (900 287)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 287)  (906 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (907 287)  (907 287)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.input_2_7
 (35 15)  (909 287)  (909 287)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.input_2_7
 (36 15)  (910 287)  (910 287)  LC_7 Logic Functioning bit
 (42 15)  (916 287)  (916 287)  LC_7 Logic Functioning bit
 (43 15)  (917 287)  (917 287)  LC_7 Logic Functioning bit


LogicTile_18_17

 (4 6)  (932 278)  (932 278)  routing T_18_17.sp4_h_r_3 <X> T_18_17.sp4_v_t_38
 (5 7)  (933 279)  (933 279)  routing T_18_17.sp4_h_r_3 <X> T_18_17.sp4_v_t_38
 (12 7)  (940 279)  (940 279)  routing T_18_17.sp4_h_l_40 <X> T_18_17.sp4_v_t_40


LogicTile_19_17

 (19 15)  (1001 287)  (1001 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_17

 (2 14)  (1308 286)  (1308 286)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_r_22 sp4_h_r_23


LogicTile_28_17

 (6 6)  (1462 278)  (1462 278)  routing T_28_17.sp4_h_l_47 <X> T_28_17.sp4_v_t_38


LogicTile_29_17

 (3 3)  (1513 275)  (1513 275)  routing T_29_17.sp12_v_b_0 <X> T_29_17.sp12_h_l_23
 (5 8)  (1515 280)  (1515 280)  routing T_29_17.sp4_v_t_43 <X> T_29_17.sp4_h_r_6


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_3 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (12 5)  (1738 277)  (1738 277)  routing T_33_17.lc_trk_g1_3 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (5 10)  (1731 282)  (1731 282)  routing T_33_17.span4_horz_43 <X> T_33_17.lc_trk_g1_3
 (6 10)  (1732 282)  (1732 282)  routing T_33_17.span4_horz_43 <X> T_33_17.lc_trk_g1_3
 (7 10)  (1733 282)  (1733 282)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 282)  (1734 282)  routing T_33_17.span4_horz_43 <X> T_33_17.lc_trk_g1_3
 (8 11)  (1734 283)  (1734 283)  routing T_33_17.span4_horz_43 <X> T_33_17.lc_trk_g1_3


IO_Tile_0_16

 (14 4)  (3 260)  (3 260)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_gbuf/in
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (2 261)  (2 261)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_gbuf/in
 (6 6)  (11 262)  (11 262)  routing T_0_16.span12_horz_15 <X> T_0_16.lc_trk_g0_7
 (7 6)  (10 262)  (10 262)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7


LogicTile_5_16

 (3 2)  (237 258)  (237 258)  routing T_5_16.sp12_h_r_0 <X> T_5_16.sp12_h_l_23
 (3 3)  (237 259)  (237 259)  routing T_5_16.sp12_h_r_0 <X> T_5_16.sp12_h_l_23


LogicTile_11_16

 (28 4)  (574 260)  (574 260)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 260)  (577 260)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 260)  (579 260)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (40 4)  (586 260)  (586 260)  LC_2 Logic Functioning bit
 (42 4)  (588 260)  (588 260)  LC_2 Logic Functioning bit
 (47 4)  (593 260)  (593 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (30 5)  (576 261)  (576 261)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 261)  (577 261)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (38 5)  (584 261)  (584 261)  LC_2 Logic Functioning bit
 (40 5)  (586 261)  (586 261)  LC_2 Logic Functioning bit
 (42 5)  (588 261)  (588 261)  LC_2 Logic Functioning bit
 (22 8)  (568 264)  (568 264)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (570 264)  (570 264)  routing T_11_16.tnr_op_3 <X> T_11_16.lc_trk_g2_3
 (21 10)  (567 266)  (567 266)  routing T_11_16.rgt_op_7 <X> T_11_16.lc_trk_g2_7
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 266)  (570 266)  routing T_11_16.rgt_op_7 <X> T_11_16.lc_trk_g2_7


LogicTile_12_16

 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (600 259)  (600 259)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (16 12)  (616 268)  (616 268)  routing T_12_16.sp12_v_t_14 <X> T_12_16.lc_trk_g3_1
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (18 13)  (618 269)  (618 269)  routing T_12_16.sp12_v_t_14 <X> T_12_16.lc_trk_g3_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 270)  (633 270)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (51 14)  (651 270)  (651 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (38 15)  (638 271)  (638 271)  LC_7 Logic Functioning bit
 (39 15)  (639 271)  (639 271)  LC_7 Logic Functioning bit


LogicTile_29_16

 (12 4)  (1522 260)  (1522 260)  routing T_29_16.sp4_v_t_40 <X> T_29_16.sp4_h_r_5


IO_Tile_33_16

 (4 0)  (1730 256)  (1730 256)  routing T_33_16.span4_horz_40 <X> T_33_16.lc_trk_g0_0
 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (4 1)  (1730 257)  (1730 257)  routing T_33_16.span4_horz_40 <X> T_33_16.lc_trk_g0_0
 (5 1)  (1731 257)  (1731 257)  routing T_33_16.span4_horz_40 <X> T_33_16.lc_trk_g0_0
 (6 1)  (1732 257)  (1732 257)  routing T_33_16.span4_horz_40 <X> T_33_16.lc_trk_g0_0
 (7 1)  (1733 257)  (1733 257)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (16 4)  (1742 260)  (1742 260)  IOB_0 IO Functioning bit
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0



LogicTile_28_15

 (3 12)  (1459 252)  (1459 252)  routing T_28_15.sp12_v_t_22 <X> T_28_15.sp12_h_r_1


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (12 4)  (1738 244)  (1738 244)  routing T_33_15.lc_trk_g1_1 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 244)  (1742 244)  IOB_0 IO Functioning bit
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (6 8)  (1732 248)  (1732 248)  routing T_33_15.span12_horz_9 <X> T_33_15.lc_trk_g1_1
 (7 8)  (1733 248)  (1733 248)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1


LogicTile_17_14

 (12 8)  (886 232)  (886 232)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_r_8


LogicTile_21_14

 (12 12)  (1102 236)  (1102 236)  routing T_21_14.sp4_h_l_45 <X> T_21_14.sp4_h_r_11
 (13 13)  (1103 237)  (1103 237)  routing T_21_14.sp4_h_l_45 <X> T_21_14.sp4_h_r_11


RAM_Tile_25_14

 (12 0)  (1318 224)  (1318 224)  routing T_25_14.sp4_h_l_46 <X> T_25_14.sp4_h_r_2
 (13 1)  (1319 225)  (1319 225)  routing T_25_14.sp4_h_l_46 <X> T_25_14.sp4_h_r_2


LogicTile_29_14

 (11 8)  (1521 232)  (1521 232)  routing T_29_14.sp4_h_l_39 <X> T_29_14.sp4_v_b_8
 (13 8)  (1523 232)  (1523 232)  routing T_29_14.sp4_h_l_39 <X> T_29_14.sp4_v_b_8
 (12 9)  (1522 233)  (1522 233)  routing T_29_14.sp4_h_l_39 <X> T_29_14.sp4_v_b_8


LogicTile_16_13

 (3 12)  (819 220)  (819 220)  routing T_16_13.sp12_v_t_22 <X> T_16_13.sp12_h_r_1


LogicTile_28_13

 (3 15)  (1459 223)  (1459 223)  routing T_28_13.sp12_h_l_22 <X> T_28_13.sp12_v_t_22


LogicTile_12_12

 (3 14)  (603 206)  (603 206)  routing T_12_12.sp12_v_b_1 <X> T_12_12.sp12_v_t_22


LogicTile_29_10

 (10 0)  (1520 160)  (1520 160)  routing T_29_10.sp4_v_t_45 <X> T_29_10.sp4_h_r_1


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 172)  (1730 172)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (5 13)  (1731 173)  (1731 173)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (6 13)  (1732 173)  (1732 173)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (7 13)  (1733 173)  (1733 173)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (7 14)  (607 158)  (607 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8

 (7 14)  (607 142)  (607 142)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_12_7

 (0 2)  (600 114)  (600 114)  routing T_12_7.glb_netwk_7 <X> T_12_7.wire_logic_cluster/lc_7/clk
 (1 2)  (601 114)  (601 114)  routing T_12_7.glb_netwk_7 <X> T_12_7.wire_logic_cluster/lc_7/clk
 (2 2)  (602 114)  (602 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (600 115)  (600 115)  routing T_12_7.glb_netwk_7 <X> T_12_7.wire_logic_cluster/lc_7/clk
 (22 6)  (622 118)  (622 118)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (623 118)  (623 118)  routing T_12_7.sp12_h_l_12 <X> T_12_7.lc_trk_g1_7
 (31 10)  (631 122)  (631 122)  routing T_12_7.lc_trk_g1_7 <X> T_12_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 122)  (632 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 122)  (634 122)  routing T_12_7.lc_trk_g1_7 <X> T_12_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 122)  (636 122)  LC_5 Logic Functioning bit
 (37 10)  (637 122)  (637 122)  LC_5 Logic Functioning bit
 (38 10)  (638 122)  (638 122)  LC_5 Logic Functioning bit
 (39 10)  (639 122)  (639 122)  LC_5 Logic Functioning bit
 (45 10)  (645 122)  (645 122)  LC_5 Logic Functioning bit
 (52 10)  (652 122)  (652 122)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (31 11)  (631 123)  (631 123)  routing T_12_7.lc_trk_g1_7 <X> T_12_7.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 123)  (636 123)  LC_5 Logic Functioning bit
 (37 11)  (637 123)  (637 123)  LC_5 Logic Functioning bit
 (38 11)  (638 123)  (638 123)  LC_5 Logic Functioning bit
 (39 11)  (639 123)  (639 123)  LC_5 Logic Functioning bit


LogicTile_17_7

 (3 2)  (877 114)  (877 114)  routing T_17_7.sp12_h_r_0 <X> T_17_7.sp12_h_l_23
 (3 3)  (877 115)  (877 115)  routing T_17_7.sp12_h_r_0 <X> T_17_7.sp12_h_l_23


LogicTile_29_7

 (3 3)  (1513 115)  (1513 115)  routing T_29_7.sp12_v_b_0 <X> T_29_7.sp12_h_l_23


LogicTile_29_5

 (3 6)  (1513 86)  (1513 86)  routing T_29_5.sp12_v_b_0 <X> T_29_5.sp12_v_t_23


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (17 2)  (1515 12)  (1515 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (3 6)  (1537 8)  (1537 8)  IO control bit: IODOWN_IE_1

 (3 9)  (1537 6)  (1537 6)  IO control bit: IODOWN_IE_0

 (17 9)  (1515 6)  (1515 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit

