

================================================================
== Vitis HLS Report for 'mlp'
================================================================
* Date:           Wed Nov 19 15:50:07 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mlp
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.599 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      265|     1418|  1.325 us|  7.090 us|  266|  1419|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+
        |grp_mlp_Pipeline_FWD_O_fu_89                            |mlp_Pipeline_FWD_O                           |      131|      131|  0.655 us|  0.655 us|   129|   129|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_forward_output_layer_128_1_s_fu_103                 |forward_output_layer_128_1_s                 |      130|      130|  0.650 us|  0.650 us|   130|   130|                                             no|
        |grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115  |backward_output_128_1_ap_fixed_16_6_4_0_0_s  |     1152|     1152|  5.760 us|  5.760 us|  1152|  1152|                                             no|
        |grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128   |backward_input_1_128_ap_fixed_16_6_4_0_0_s   |      262|      262|  1.310 us|  1.310 us|   262|   262|                                             no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       11|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|    386|    16210|    65106|     -|
|Memory               |        0|      -|      112|      231|     0|
|Multiplexer          |        -|      -|        0|      371|     -|
|Register             |        -|      -|       45|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|    386|    16367|    65719|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     12|        1|       15|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      3|       ~0|        3|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+-----+------+-------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+------+-------+-----+
    |grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128   |backward_input_1_128_ap_fixed_16_6_4_0_0_s   |        0|    1|   201|    523|    0|
    |grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115  |backward_output_128_1_ap_fixed_16_6_4_0_0_s  |        0|  256|  8925|  37072|    0|
    |grp_forward_output_layer_128_1_s_fu_103                 |forward_output_layer_128_1_s                 |        0|  128|  6946|  27212|    0|
    |grp_mlp_Pipeline_FWD_O_fu_89                            |mlp_Pipeline_FWD_O                           |        0|    1|   138|    299|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+------+-------+-----+
    |Total                                                   |                                             |        0|  386| 16210|  65106|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |C_C0_z_U       |C_C0_z_RAM_AUTO_1R1W       |        0|  16|  33|    0|   128|   16|     1|         2048|
    |C_C1_x_copy_U  |C_C1_x_copy_RAM_AUTO_1R1W  |        0|  16|  33|    0|   128|   15|     1|         1920|
    |P_L0_W_0_U     |P_L0_W_0_RAM_AUTO_1R1W     |        0|  16|  33|    0|   128|   16|     1|         2048|
    |P_L0_b_U       |P_L0_b_RAM_AUTO_1R1W       |        0|  16|  33|    0|   128|   16|     1|         2048|
    |P_L1_W_0_U     |P_L1_W_0_RAM_AUTO_1R1W     |        0|  16|  33|    0|   128|   16|     1|         2048|
    |dL_dx_0_U      |dL_dx_0_RAM_AUTO_1R1W      |        0|  16|  33|    0|   128|   16|     1|         2048|
    |layer1_out_U   |layer1_out_RAM_AUTO_1R1W   |        0|  16|  33|    0|   128|   15|     1|         1920|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                           |        0| 112| 231|    0|   896|  110|     7|        14080|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state8_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_fu_141_p2              |      icmp|   0|  0|   9|           2|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  11|           3|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |C_C0_z_address0       |  14|          3|    7|         21|
    |C_C0_z_ce0            |  14|          3|    1|          3|
    |C_C0_z_we0            |   9|          2|    1|          2|
    |C_C1_x_copy_address0  |  14|          3|    7|         21|
    |C_C1_x_copy_ce0       |  14|          3|    1|          3|
    |C_C1_x_copy_ce1       |   9|          2|    1|          2|
    |C_C1_x_copy_we0       |   9|          2|    1|          2|
    |C_C1_x_copy_we1       |   9|          2|    1|          2|
    |P_L0_W_0_address0     |  14|          3|    7|         21|
    |P_L0_W_0_ce0          |  14|          3|    1|          3|
    |P_L0_W_0_ce1          |   9|          2|    1|          2|
    |P_L0_W_0_we0          |   9|          2|    1|          2|
    |P_L0_W_0_we1          |   9|          2|    1|          2|
    |P_L0_b_address0       |  14|          3|    7|         21|
    |P_L0_b_ce0            |  14|          3|    1|          3|
    |P_L0_b_ce1            |   9|          2|    1|          2|
    |P_L0_b_we0            |   9|          2|    1|          2|
    |P_L1_W_0_address0     |  14|          3|    7|         21|
    |P_L1_W_0_ce0          |  14|          3|    1|          3|
    |P_L1_W_0_ce1          |   9|          2|    1|          2|
    |P_L1_W_0_we0          |   9|          2|    1|          2|
    |P_L1_W_0_we1          |   9|          2|    1|          2|
    |ap_NS_fsm             |  49|          9|    1|          9|
    |dL_dx_0_address0      |  14|          3|    7|         21|
    |dL_dx_0_ce0           |  14|          3|    1|          3|
    |dL_dx_0_we0           |   9|          2|    1|          2|
    |layer1_out_address0   |  14|          3|    7|         21|
    |layer1_out_ce0        |  14|          3|    1|          3|
    |layer1_out_we0        |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 371|         79|   71|        205|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |P_L1_b_102                                                           |  16|   0|   16|          0|
    |ap_CS_fsm                                                            |   8|   0|    8|          0|
    |grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_start_reg   |   1|   0|    1|          0|
    |grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_start_reg  |   1|   0|    1|          0|
    |grp_forward_output_layer_128_1_s_fu_103_ap_start_reg                 |   1|   0|    1|          0|
    |grp_mlp_Pipeline_FWD_O_fu_89_ap_start_reg                            |   1|   0|    1|          0|
    |icmp_ln22_reg_153                                                    |   1|   0|    1|          0|
    |mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy     |  16|   0|   16|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  45|   0|   45|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|           mlp|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|           mlp|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|           mlp|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|           mlp|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|           mlp|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|           mlp|  return value|
|input_r          |   in|   16|     ap_none|       input_r|       pointer|
|output_r         |  out|   16|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
|feedback         |   in|   16|     ap_none|      feedback|       pointer|
|zero_grad        |   in|    2|     ap_none|     zero_grad|        scalar|
+-----------------+-----+-----+------------+--------------+--------------+

