<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtex7</ProductFamily>
<Part>xc7vx550t-ffg1927-1</Part>
<TopModelName>hcal_cluster_hls</TopModelName>
<TargetClockPeriod>32.00</TargetClockPeriod>
<ClockUncertainty>8.64</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.706</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>18461</Best-caseLatency>
<Average-caseLatency>366941</Average-caseLatency>
<Worst-caseLatency>2054909</Worst-caseLatency>
<Best-caseRealTimeLatency>0.591 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>11.742 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>65.757 ms</Worst-caseRealTimeLatency>
<Interval-min>18462</Interval-min>
<Interval-max>2054910</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_34_1>
<TripCount>256</TripCount>
<Latency>259</Latency>
<AbsoluteTimeLatency>8288</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</VITIS_LOOP_34_1>
<VITIS_LOOP_37_2>
<TripCount>32</TripCount>
<Latency>33</Latency>
<AbsoluteTimeLatency>1056</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_37_2>
<VITIS_LOOP_56_3>
<TripCount>288</TripCount>
<Latency>
<range>
<min>16704</min>
<max>2053152</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>534528</min>
<max>65700864</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>58</min>
<max>7129</max>
</range>
</IterationLatency>
<VITIS_LOOP_67_4>
<TripCount>8</TripCount>
<Latency>
<range>
<min>48</min>
<max>7000</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>1536</min>
<max>224000</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>6</min>
<max>875</max>
</range>
</IterationLatency>
</VITIS_LOOP_67_4>
</VITIS_LOOP_56_3>
<VITIS_LOOP_84_5>
<TripCount>288</TripCount>
<Latency>291</Latency>
<AbsoluteTimeLatency>9312</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</VITIS_LOOP_84_5>
<VITIS_LOOP_120_1>
<TripCount>128</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>4096</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_120_1>
<VITIS_LOOP_126_2>
<TripCount>288</TripCount>
<Latency>579</Latency>
<AbsoluteTimeLatency>18528</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>6</PipelineDepth>
</VITIS_LOOP_126_2>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<FF>15894</FF>
<LUT>25187</LUT>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>2360</BRAM_18K>
<DSP>2880</DSP>
<FF>692800</FF>
<LUT>346400</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>hcal_cluster_hls</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>hcal_cluster_hls</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>hcal_cluster_hls</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>hcal_cluster_hls</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>hcal_cluster_hls</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>hcal_cluster_hls</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>hit_dt</name>
<Object>hit_dt</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>3</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>seed_threshold</name>
<Object>seed_threshold</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>13</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>cluster_threshold</name>
<Object>cluster_threshold</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>s_fadc_hits_V_dout</name>
<Object>s_fadc_hits_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>9216</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>s_fadc_hits_V_empty_n</name>
<Object>s_fadc_hits_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>s_fadc_hits_V_read</name>
<Object>s_fadc_hits_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>s_fiberout_V_din</name>
<Object>s_fiberout_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2048</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>s_fiberout_V_full_n</name>
<Object>s_fiberout_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>s_fiberout_V_write</name>
<Object>s_fiberout_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>s_cluster_all_V_din</name>
<Object>s_cluster_all_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13824</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>s_cluster_all_V_full_n</name>
<Object>s_cluster_all_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>s_cluster_all_V_write</name>
<Object>s_cluster_all_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
