Release 14.7 Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -p xc3s500e-4pq208 -implement balanced_jtag.opt -config
bitgen_jtag.opt jtagcosim_top  
.... Copying flowfile c:/xilinx/14.7/ise_ds/ise/xilinx/data/fpga.flw into
working directory
C:\Users\laca\Desktop\iRoobo2014Ver3\Fpga\SPARTAN3E\Spartan3E6500SystemVer2\Mere
sEsRendszerBecsles\netlist\xflow 

Using Flow File:
C:\Users\laca\Desktop\iRoobo2014Ver3\Fpga\SPARTAN3E\Spartan3E6500SystemVer2\Mere
sEsRendszerBecsles\netlist\xflow/fpga.flw 
Using Option File(s): 
 C:\Users\laca\Desktop\iRoobo2014Ver3\Fpga\SPARTAN3E\Spartan3E6500SystemVer2\Mer
esEsRendszerBecsles\netlist\xflow/balanced_jtag.opt 
 C:\Users\laca\Desktop\iRoobo2014Ver3\Fpga\SPARTAN3E\Spartan3E6500SystemVer2\Mer
esEsRendszerBecsles\netlist\xflow/bitgen_jtag.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500e-4pq208 -nt timestamp -intstyle xflow
"C:\Users\laca\Desktop\iRoobo2014Ver3\Fpga\SPARTAN3E\Spartan3E6500SystemVer2\Mer
esEsRendszerBecsles\netlist\xflow/jtagcosim_top.ngc" jtagcosim_top.ngd 
#----------------------------------------------#

Command Line: c:\xilinx\14.7\ise_ds\ise\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s500e-4pq208 -nt timestamp -intstyle xflow
C:\Users\laca\Desktop\iRoobo2014Ver3\Fpga\SPARTAN3E\Spartan3E6500SystemVer2\Mere
sEsRendszerBecsles\netlist\xflow/jtagcosim_top.ngc jtagcosim_top.ngd

Reading NGO file
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/jtagcosim_top.ngc" ...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/jtagcosim_iface_spartan3.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/meromodul_cw.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/xlpersistentdff.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/addsb_11_0_ed61fefe391dafb3.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/addsb_11_0_09a98e96b9130e03.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/cntr_11_0_28e149bfe48923b9.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/cntr_11_0_d7c176806556610b.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "jtagcosim_top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'sysgen_hwcosim_iface/sysgen_dut/default_clock_driver_meromodul_x0/xlclockdri
   ver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdr
   e_comp' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/b_kanalis_d1' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/b_kanalis_d2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/b_kanalis_d3' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/c_kanalis_d1' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/c_kanalis_d2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/c_kanalis_d3' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/d_kanalis_d1' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/d_kanalis_d2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/d_kanalis_d3' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  10

Writing NGD file "jtagcosim_top.ngd" ...
Total REAL time to NGDBUILD completion:  3 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "jtagcosim_top.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o jtagcosim_top_map.ncd -intstyle xflow -timing -pr b -ol high
jtagcosim_top.ngd jtagcosim_top.pcf 
#----------------------------------------------#
Using target part "3s500epq208-4".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Rst connected to top level port Rst has been
   removed.
WARNING:MapLib:701 - Signal Pmod3(7) connected to top level port Pmod3(7) has
   been removed.
WARNING:MapLib:701 - Signal Pmod3(6) connected to top level port Pmod3(6) has
   been removed.
WARNING:MapLib:701 - Signal Pmod3(5) connected to top level port Pmod3(5) has
   been removed.
WARNING:MapLib:701 - Signal Pmod3(4) connected to top level port Pmod3(4) has
   been removed.
WARNING:MapLib:701 - Signal Pmod3(3) connected to top level port Pmod3(3) has
   been removed.
WARNING:MapLib:701 - Signal Pmod3(2) connected to top level port Pmod3(2) has
   been removed.
WARNING:MapLib:701 - Signal Pmod3(1) connected to top level port Pmod3(1) has
   been removed.
WARNING:MapLib:701 - Signal Pmod1(7) connected to top level port Pmod1(7) has
   been removed.
WARNING:MapLib:701 - Signal Pmod1(6) connected to top level port Pmod1(6) has
   been removed.
WARNING:MapLib:701 - Signal Pmod1(5) connected to top level port Pmod1(5) has
   been removed.
WARNING:MapLib:701 - Signal Pmod1(4) connected to top level port Pmod1(4) has
   been removed.
WARNING:MapLib:701 - Signal Pmod1(3) connected to top level port Pmod1(3) has
   been removed.
WARNING:MapLib:701 - Signal Pmod1(2) connected to top level port Pmod1(2) has
   been removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 secs 
Total CPU  time at the beginning of Placer: 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f3fab139) REAL time: 3 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f3fab139) REAL time: 3 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d2ba87fa) REAL time: 3 secs 

Phase 4.2  Initial Clock and IO Placement



Phase 4.2  Initial Clock and IO Placement (Checksum:12929cdb) REAL time: 3 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:12929cdb) REAL time: 3 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:12929cdb) REAL time: 3 secs 

Phase 7.8  Global Placement
..................................................
........
Phase 7.8  Global Placement (Checksum:a88b71b9) REAL time: 5 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a88b71b9) REAL time: 5 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:b1165ad1) REAL time: 6 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:b1165ad1) REAL time: 6 secs 

Total REAL time to Placer completion: 6 secs 
Total CPU  time to Placer completion: 6 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   14
Logic Utilization:
  Number of Slice Flip Flops:           540 out of   9,312    5%
  Number of 4 input LUTs:               567 out of   9,312    6%
Logic Distribution:
  Number of occupied Slices:            557 out of   4,656   11%
    Number of Slices containing only related logic:     557 out of     557 100%
    Number of Slices containing unrelated logic:          0 out of     557   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         727 out of   9,312    7%
    Number used as logic:               567
    Number used as a route-thru:        160

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 12 out of     158    7%
    IOB Flip Flops:                       2
  Number of RAMB16s:                      2 out of      20   10%
  Number of BUFGMUXs:                     4 out of      24   16%
  Number of BSCANs:                       1 out of       1  100%

Average Fanout of Non-Clock Nets:                2.76

Peak Memory Usage:  378 MB
Total REAL time to MAP completion:  7 secs 
Total CPU time to MAP completion:   6 secs 

Mapping completed.
See MAP report file "jtagcosim_top_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol std -intstyle xflow jtagcosim_top_map.ncd jtagcosim_top.ncd
jtagcosim_top.pcf 
#----------------------------------------------#



Constraints file: jtagcosim_top.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment c:\xilinx\14.7\ise_ds\ise\.
   "jtagcosim_top" is an NCD, version 3.2, device xc3s500e, package pq208, speed -4
INFO:Par:469 - Although the Overall Effort Level (-ol) for this implementation has been set to Standard, Placer will run
   at effort level High. To override this, please set the Placer Effort Level (-pl) to Standard.

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2013-10-13".



Design Summary Report:

 Number of External IOBs                          12 out of 158     7%

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      4 out of 4     100%


   Number of External Output IOBs                 8

      Number of External Output IOBs              8
        Number of LOCed External Output IOBs      8 out of 8     100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        4 out of 24     16%
   Number of RAMB16s                         2 out of 20     10%
   Number of Slices                        557 out of 4656   11%
      Number of SLICEMs                      0 out of 2328    0%



Overall effort level (-ol):   Standard 
Router effort level (-rl):    Standard 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 

Starting Router


Phase  1  : 3276 unrouted;      REAL time: 6 secs 

Phase  2  : 2825 unrouted;      REAL time: 6 secs 

Phase  3  : 524 unrouted;      REAL time: 6 secs 

Phase  4  : 524 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Updating file: jtagcosim_top.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 secs 
WARNING:Route:455 - CLK Net:ibuf_Pmod1_o(0) may have excessive skew because 
      1 CLK pins and 2 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:ibuf_Pmod1_o(1) may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 7 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|sysgen_hwcosim_iface |              |      |      |            |             |
|             /clk_x1 |  BUFGMUX_X1Y0| No   |   48 |  0.072     |  0.190      |
+---------------------+--------------+------+------+------------+-------------+
|    jtag_iface/drck1 | BUFGMUX_X1Y10| No   |  108 |  0.065     |  0.194      |
+---------------------+--------------+------+------+------------+-------------+
|sysgen_hwcosim_iface |              |      |      |            |             |
|         /pci_clk_x0 |  BUFGMUX_X2Y1| No   |  240 |  0.081     |  0.202      |
+---------------------+--------------+------+------+------------+-------------+
|     ibuf_Pmod1_o(0) |         Local|      |    3 |  0.000     |  0.348      |
+---------------------+--------------+------+------+------------+-------------+
|     ibuf_Pmod1_o(1) |         Local|      |    3 |  0.062     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_hwcosim_sys_clk = PERIOD TIMEGRP "hwco | SETUP       |     9.853ns|    10.147ns|       0|           0
  sim_sys_clk" 50 MHz HIGH 50%              | HOLD        |     0.352ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_TO_U = MAXDELAY FROM TIMEGRP "J_CLK" | SETUP       |    10.277ns|     4.723ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_2b7f9624 = PERIOD TIMEGRP "clk_2b7 | MINPERIOD   |    18.348ns|     1.652ns|       0|           0
  f9624" 20 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "jtag_iface/drck1" PERIOD = 30 ns HIG | SETUP       |    23.085ns|     6.915ns|       0|           0
  H 50%                                     | HOLD        |     0.992ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  326 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 2

Writing design to file jtagcosim_top.ncd



PAR done!



#----------------------------------------------#
# Starting program bitgen
# bitgen -w -intstyle xflow -g StartUpClk:JtagClk jtagcosim_top.ncd 
#----------------------------------------------#

INFO:WebTalk:4 -
C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mere
sEsRendszerBecsles/netlist/xflow/usage_statistics_webtalk.html WebTalk report
has been successfully sent to Xilinx.  For additional details about this file,
please refer to the WebTalk log file at
C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mere
sEsRendszerBecsles/netlist/xflow/webtalk.log

WebTalk is complete.


