{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "fwd_reg_val[0]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[1]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[2]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[3]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[4]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[5]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[6]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[7]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[8]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[9]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[10]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[11]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[12]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[13]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[14]",
					"strict" : false
				},
				{
					"name" : "fwd_reg_val[15]",
					"strict" : false
				},
				{
					"name" : "hold_or_fwd",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[0]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[0]",
					"strict" : false
				},
				{
					"name" : "EX_dest_reg_add[0]",
					"strict" : false
				},
				{
					"name" : "EX_dest_reg_add[1]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_add[1]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_add[0]",
					"strict" : false
				},
				{
					"name" : "EX_instr_wr_reg",
					"strict" : false
				},
				{
					"name" : "EX_dest_reg_add[2]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_add[2]",
					"strict" : false
				},
				{
					"name" : "EX_opcode[2]",
					"strict" : false
				},
				{
					"name" : "EX_opcode[0]",
					"strict" : false
				},
				{
					"name" : "EX_opcode[3]",
					"strict" : false
				},
				{
					"name" : "EX_opcode[1]",
					"strict" : false
				},
				{
					"name" : "MM_opcode[1]",
					"strict" : false
				},
				{
					"name" : "MM_opcode[0]",
					"strict" : false
				},
				{
					"name" : "MM_opcode[3]",
					"strict" : false
				},
				{
					"name" : "MM_opcode[2]",
					"strict" : false
				},
				{
					"name" : "WB_dest_reg_add[0]",
					"strict" : false
				},
				{
					"name" : "WB_dest_reg_add[1]",
					"strict" : false
				},
				{
					"name" : "WB_dest_reg_add[2]",
					"strict" : false
				},
				{
					"name" : "WB_instr_wr_reg",
					"strict" : false
				},
				{
					"name" : "MM_dest_reg_add[1]",
					"strict" : false
				},
				{
					"name" : "MM_dest_reg_add[0]",
					"strict" : false
				},
				{
					"name" : "MM_instr_wr_reg",
					"strict" : false
				},
				{
					"name" : "MM_dest_reg_add[2]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[0]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[0]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[0]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[0]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[0]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[1]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[1]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[1]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[1]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[1]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[1]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[1]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[2]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[2]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[2]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[2]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[2]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[2]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[2]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[3]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[3]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[3]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[3]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[3]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[3]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[3]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[4]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[4]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[4]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[4]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[4]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[4]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[4]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[5]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[5]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[5]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[5]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[5]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[5]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[5]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[6]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[6]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[6]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[6]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[6]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[6]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[6]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[7]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[7]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[7]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[7]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[7]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[7]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[7]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[8]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[8]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[8]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[8]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[8]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[8]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[8]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[9]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[9]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[9]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[9]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[9]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[9]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[9]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[10]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[10]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[10]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[10]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[10]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[10]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[10]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[11]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[11]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[11]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[11]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[11]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[11]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[11]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[12]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[12]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[12]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[12]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[12]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[12]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[12]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[13]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[13]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[13]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[13]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[13]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[13]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[13]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[14]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[14]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[14]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[14]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[14]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[14]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[14]",
					"strict" : false
				},
				{
					"name" : "EX_Imm9_16bit[15]",
					"strict" : false
				},
				{
					"name" : "EX_aluc[15]",
					"strict" : false
				},
				{
					"name" : "WB_RFD3[15]",
					"strict" : false
				},
				{
					"name" : "MM_mem_out[15]",
					"strict" : false
				},
				{
					"name" : "MEM_Imm9_16bit[15]",
					"strict" : false
				},
				{
					"name" : "MEM_aluc[15]",
					"strict" : false
				},
				{
					"name" : "OR_source_reg_data[15]",
					"strict" : false
				}
			]
		}
	]
}