commit 65ebece71365ecbff7e9bc55c13ea918307dbd09
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:25 2018 -0800

    Original commit hash: e37d431512b585c8ea60cffcfbfd19122d0b726f
    Original commit date: Fri Jan 12 21:54:19 2018 +0530
    Change-Id: I59ea9fc4bfb5b52734646f2f38b9d8100a2b16f5
    CannonLake/CoffeeLake: Make use of SMBIOS Memory Type for FSP MemInfoHob structure
    Solutions: This patch ensures FSP is using single SMBIOS memory
    type information rather converting in place code. In this process
    both FSP and FSP-W will get mutually benefited.
    Now with this patch, bootloader can directly make use of
    FSP MemInfoHob.MemoryType for filling Type 17 SMBIOS table.
    TEST=Dump SMBIOS Table in Windows and Chrome to see MemoryType has
    required value as per SMBIOS spec.
    Hsd-es-id: 1604624845
    Attestation-link: CannonLakePlatformSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
CannonLakePlatSamplePkg/Include/OemSetup.h
CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
CannonLakePlatSamplePkg/Setup/SaSetup.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/DxeSmbiosMemoryLib/SmbiosType17.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

commit 45b58f959f6405fee2dbbc79e206aefddd7fca5b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:24 2018 -0800

    Original commit hash: 7c8a4e409a59eb86869b6973d6ade01a782b6e97
    Original commit date: Mon Jan 15 10:47:34 2018 +0800
    Change-Id: I0961ea5861de141c00052d612e62b9a01bae385a
    CannonLakeFspPkg: Group UPD to small pages
    Customers reported some UPD was not in BCT right page.
    Solution: Re-arrange pages in UPD DSC to group them better.
    Also fix typo in some UPD description.

CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakeFspPkg/Upd/FsptUpd.dsc

commit 4a2060845d621523e375a414f17564950c004812
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:23 2018 -0800

    Original commit hash: fc58cd1be066ce27e80472d6020b1dc14a7a5ba6
    Original commit date: Mon Jan 15 14:23:08 2018 +0800
    Change-Id: I600aae5d93335b32556d78dcb3c4ef929856bc00
    [NO HSD] Update BIOS ID to 122.1

CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit 117f50813f7002755e43f8fd83499d15b0f28a31
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:22 2018 -0800

    Original commit hash: 232b5d46c064c8657f4345844d8b428966f02411
    Original commit date: Mon Jan 15 09:53:31 2018 +0800
    BpCommonPkg/Tools: Update KeyEnroll tool binary.
    Fix uninitialized memory issue.

BpCommonPkg/Tools/KeyEnroll/KeyEnroll.exe

commit a1f21d7ccf2beaa1d2e2ffbc5829ac6bda6b38f2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:21 2018 -0800

    Original commit hash: d2dc388dcaea33116707b060508b8dc44109190a
    Original commit date: Fri Jan 12 16:28:31 2018 +0800
    BpCommonPkg/Tools/KeyEnroll: Fix uninitialized memory issue.
    Fix uninitialized memory issue. Update UTILITY_MINOR_VERSION from
    9 to 10 for support -T flag.

BpCommonPkg/Tools/KeyEnroll/KeyEnroll.c
BpCommonPkg/Tools/KeyEnroll/KeyEnroll.h

commit 9d775519806aec6f47e8219ac4fdaa689e0b38b6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:20 2018 -0800

    Original commit hash: 5ec02a07899fb56023789da7c3ae17c091c86ed5
    Original commit date: Mon Jan 15 09:56:51 2018 +0800
    Change-Id: I337f32d9e70130237e335881ed56d8ee6aba45b1
    Boot hanging during RtcWaitForCp()
    [Description] Hanging at Post Code B14 due to coding error in RtcWaitForCp.

CannonLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.c

commit 231ff97e77e8546c2d4f44afd01342df5f6c8809
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:17 2018 -0800

    Original commit hash: 081aef49c7b743876419b21891ad751d50eb70cb
    Original commit date: Fri Jan 12 11:48:15 2018 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Fri Jan 12 11:48:15 2018 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit de7f633beabf7b365ae1a7e070d27fe51821eb77
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:12 2018 -0800

    Original commit hash: b2dd9cd0268b9ef96fdfbb24d93ce420aab2f306
    Original commit date: Thu Jan 11 14:09:07 2018 +0530
    Change-Id: I71f8b1eb1c3fe3fd1561aab4942d49e716ab928b
    Title: CNL-U BIOS:- Display is not Observed with External AMD Graphic Card is connected on X4 slot.
    Resolution: Needs to change the output state of PCH_RST GPIO to detect the pcie cards in pre mem phase and padconfig will be resumereset to detect the card in warm boot.
    Hsd-es-id: 1604524626
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4PreMem.h

commit 4ed11492f18e7385f1d6fe9fc847e7ba6177ace0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:10 2018 -0800

    Original commit hash: 1eeaf43c6320e579af8be22153b6887334904d6e
    Original commit date: Thu Jan 11 14:55:36 2018 +0800
    Change-Id: I47480f3bcb22b20ccbb1c2a2a77131521a108b17
    Title: [CFL-S]_STA for UCMx (HID 3515) is returning 0
    Resolution: change USCI to UTCE that UCMX _STA method use old variable "UCSI"
    Impacted Platform: CFL-S SKUs

CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/I2cUcmx.asl

commit a5108ba833dcb5544cec6eb0c705f538e774b4e6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:09 2018 -0800

    Original commit hash: aad588a31d918984a9baf97b9a74a3d92e0a605b
    Original commit date: Thu Jan 11 17:37:07 2018 -0800
    Change-Id: I0048d195c1694d6404aa8d09c08378abd2faea6d
    [CFL-H][Corp][B1][Regression]: After S4 System is not Entering to SLP_S0.

CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/GlanDsmSupport.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

commit c9a013f246949874679724d2c432703f312385ed
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:06 2018 -0800

    Original commit hash: 81e7a2013c744eb860463b6f8f51ebc99ea7c5df
    Original commit date: Wed Jan 10 16:55:08 2018 +0530
    Change-Id: I41294570eae8b6e66de6fcb6b18d4eff389ab0e7
    Title: TBT BIOS: Pre-Boot ACL support for S4 EXIT Flow.
    Resolution: Code is ported from KBL with CL#551229 and CL#553439.
    Impacted Platform: CFL/CNL platforms.
    HSD: NO HSD

CannonLakePlatSamplePkg/Features/Tbt/Include/Library/TbtCommonLib.h
CannonLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiTbtCommonInitLib.h
CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiTbtCommonInitLib/PeiTbtCommonInitLib.c
CannonLakePlatSamplePkg/Setup/TbtSetup.hfr
CannonLakePlatSamplePkg/Setup/TbtSetup.uni

commit f3911f65b25e3cf1ab7ac96b7ead9697e57fa77e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:05 2018 -0800

    Original commit hash: 17c264c0caf87ff95d80fb8795773dd0fc8be801
    Original commit date: Thu Jan 11 18:18:20 2018 -0800
    Change-Id: I92655af70e33472ee63977810bd6765dffa5fb8e
    [NO_HSD] Update BIOS ID to 122

CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit f25b1f01b184e4bf6aec24732a2f189b999d18f1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:04 2018 -0800

    Original commit hash: b1c37159f649e74b5b8183c95b3090b018212c0d
    Original commit date: Fri Jan 12 10:41:17 2018 +0800
    Change-Id: Icac527dcca59b95722bdb689f6c933455baf9a14
    [Ingredient] Integrate CNL D0 Patch 0x14
    Resolution: Patch 0x14 needs to be integrated into CNL D0
    Impacted Platform: CNL D0 SKUs
    HSD: None

CannonLakePlatSamplePkg/PlatformPkg.fdf

commit 89ebff9f3c277e70a2081d9b282778b9faad5901
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:01 2018 -0800

    Original commit hash: ef569d31f51f939633811594b80691d8b2c0791f
    Original commit date: Thu Jan 11 17:41:15 2018 -0800
    Title: "invalid password" error Observed for HDD ,HDD password set in BIOS and SUT not booting to OS.
    Resolution: sync HDD password to New BP
    Impacted Platform: ICL/CNLCFL
    HSD:1604607037

ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c
ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.h

commit 97a560b8bb06642e6bbfc7166b2b19600326d327
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:37:00 2018 -0800

    Original commit hash: e70e02102d7df9e2fe8d9523e99614e20365ae25
    Original commit date: Thu Jan 11 16:03:15 2018 -0800
    Change-Id: I3947c9e82cb364f2e50e167edbe15e5592a50120
    Fix GCC build failure

CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c

commit f0ab2e87a30613a35f924121f7ae38875167ba5e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:58 2018 -0800

    Original commit hash: e25ff971c8f9c43dcd296cda333423ad29e9524e
    Original commit date: Thu Dec 28 15:33:24 2017 -0800
    Change-Id: Ic7b9f3f3079dad4ca74b4d510f887bc70820f16c
    CannonLakeSiliconPkg: CNL-H Fixes
    [CNL H][MRC] SAGV will not be disabled in 2DPC on warm reset
            Root Cause:
                    Rank SPD bytes are not read on restore flows.  MRC isn't aware that the system should disable SAGV.
            Change:
                    Add information into MrcSave which tracks 2DPC platforms across resets.
                    Use this to override SAGV to disabled on restore flows.
    [CNL H62] CRB intermittently went to pcD5 after reset from cmos.
            Issue:
                    On restore paths, MRC locks SAGV low to 1333 when it was trained at 1600.
            Root Cause:
                    W/A done for failure observed during 6+2 Power-on as a temp solution which sets low to 1600 in training.
                    SAGV wasn't enabled at this point.
            Change:
                    1333 is functional now.  Returning to the POR of SAGV low being set to 1333.
    CNL H DDR4 probeless mode enabled on cold boot but doesn't stay enabled after warm reset
            Issue:
                    Probeless mode is not retained on warm reset / S3
            Root Cause:
                    Probeless init flow is in a function not called on these paths.
            Change:
                    Add the probeless register to the Save/Restore list.
    CNL H DDR4 Weak lock register not set in warm reset after being set during cold boot
            Issue:
                    Weaklock registers are not retains on restore flows.
            Root Cause:
                    New CmdClkCtl register groups are not in the Save/Restore list.
            Change:
                    Added Channel 0/1 CmdClkCtl registers.

CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit f55c818afdb0688acb0e6d1bab194e1a5eda8302
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:56 2018 -0800

    Original commit hash: f7ad8943167b9e671b1dc651d3cff53a13577e46
    Original commit date: Thu Jan 11 20:39:30 2018 +0200
    Change-Id: I0398e4036cd1437a5bf4dec290dd5873b5227c82
    CPU power regressed by 1.3W in Video Playback usecase with new IRTL values changed in 114v BIOS
    Resoultion: Hard code ACPI C-state latency values for CNL U/Y independent if IRTL.
    Impacted Platform: CNL U/Y
    Hsd-es-id: 1604587211

CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c

commit 7ac281362eb095144f0db2798f96477d926906c6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:46 2018 -0800

    Original commit hash: f7889c1f330bb741590d6c0a0024f52d0041605b
    Original commit date: Tue Jan 9 16:14:22 2018 +0100
    Change-Id: I5c5232be9b2451617bc397be4a6cade6004f6d35
    Platform stuck at PC 9B04 during warm reset cycle
    Issue is due to timing and improper check after write in AFE programming flows.
    Some AFE registers might have RO bits that may change between write and read back
    to verify programming. This led to ASSERT being hit on data mismatch on bits that
    weren't programmed at all during boot flow.
    Resolution: Add filtering after programing that only changed bits are verified
    Impacted Platform: ALL

CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit f4c13c505876ede3df127214fca40febd01b2f11
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:44 2018 -0800

    Original commit hash: 28e40e82f54b6ee075e3a4e339d0cacd774f812f
    Original commit date: Wed Jan 10 11:52:41 2018 +0100
    Change-Id: Idc94d988bc172c0722589e4fb7299591711ff72f
    BIOS should not disable L0s on Gen3 capable PCIe ports
    Deleted logic that disables L0s for Gen3 capable ports and removed the corresponding setup option.

CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 528b0c19e6a1717bfc5ae9e5b5cfbd5d336d493c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:42 2018 -0800

    Original commit hash: de8bc6e68e37d83fc1f665776645c1586701f04a
    Original commit date: Tue Jan 9 12:42:29 2018 +0100
    Change-Id: Id35f1e36c5899412c8d8874f8ae51a13fd70b198
    Follow-up to LtrMax fix: changed FSP default values and removed dead ASL code

CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl

commit 0b39ee6c9ef2b5cdbcbbf48e189afc898c62f6f0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:40 2018 -0800

    Original commit hash: 3b0f125d632716b3dc0d14839f6beb699b7af064
    Original commit date: Thu Jan 11 11:05:51 2018 +0800
    Change-Id: I0d825aaf704c122e089cdc9fb156a07bef44f8a0
    [2201534892] PCH RC WA to resolve potential race condition that could happen with CSE assisted SAI  WA for BIOS RTC TS bit access
    [Description]
    The RTC SAI CP register is in the host reset domain, which means CSE cannot set it until allows the CPU out of reset.
    This creates a race condition where if BIOS requires access to the RTC topswap via POSTBOOT_SAI prior to CSE writing the RTC control policy register it will fail.
    BIOS needs to read the RTC control policy register to confirm it has access prior to switching to POSTBOOT SAI. ME will always set the register.

CannonLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.inf

commit 88f5b1235ff03bf085e9a9bfbeb27dde9e39e625
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:39 2018 -0800

    Original commit hash: 81813184bbaa822a7411ac073383fe988754601f
    Original commit date: Thu Jan 11 11:07:30 2018 +0800
    Change-Id: I2d6afb8da644da28406d9df1afc4a68281973222
    [CNL/CFL] Debug BIOS: message of variable dump is
    missed in 1st boot after BIOS / IFWI flash
    Resolution: Add variable dump when 1st boot.
    Impacted Platform: [CFL/CNL - All]

CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c

commit 43c765350c149e4322a2e265fdf28c94900bd227
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:35 2018 -0800

    Original commit hash: 8d9eab0e840494abc16ba4dc1296efd36e490a8a
    Original commit date: Fri Dec 29 10:57:13 2017 +0800
    BpCommonPkg/Tools/KeyEnroll: Rewrite logic for static code checker FP

BpCommonPkg/Tools/KeyEnroll/AuthVariable.c

commit 369e4f663fcb7f1fc477338e6d7586e1f46a82dd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:35 2018 -0800

    Original commit hash: 4bf1d5c068ca1bb4d91d330d6a0753bb386f3612
    Original commit date: Fri Dec 29 09:24:44 2017 +0800
    BpCommonPkg/Tools/GenBiosId: Resolve GCC build failure
    The commits fixes the GCC (version 5.3.0 20151204) build failure related
    on the definition of the main() function.

BpCommonPkg/Tools/GenBiosId/GenBiosId.c
BpCommonPkg/Tools/GenBiosId/GenBiosId.h

commit 2086bd4baa75e0d60ac3543dcaf95d2be7de0fa8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:34 2018 -0800

    Original commit hash: f694019efe6e336ff9c1bad4d164397517fc5184
    Original commit date: Fri Dec 29 09:19:47 2017 +0800
    BpCommonPkg/Tools/FMMT: Add checks for calls to fopen()
    The commit adds checks for the file handle returned by calls to fopen().

BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c

commit dfec958410b665de87eeef9bbe1150ef113f2bef
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:33 2018 -0800

    Original commit hash: 456c0fcf4265c5653c2a8e8cf822c4b487ade624
    Original commit date: Fri Dec 29 09:14:53 2017 +0800
    BpCommonPkg/Tools/FCE: Fix parameter format mismatch in scanf functions
    
    Format specification:
    '%lx' for scanf expects type 'unsigned long *'
    '%llx' for scanf expects type 'long long *'
    The commit modifies the type of the relating variables to match their
    scanf format.

BpCommonPkg/Tools/FCE/Source/FCE/Fce.c

commit 7125ab8d084f1388ff1aba2f1482370e5a972764
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:31 2018 -0800

    Original commit hash: 01fa0fd897d356ed162217beb6fc60ace361f8b4
    Original commit date: Thu Dec 28 15:33:20 2017 +0800
    BpCommonPkg/Tools/FCE: Use the format string explicitly

BpCommonPkg/Tools/FCE/Source/FCE/Fce.c

commit 60c04fe5b0395722c60e133d938df2d446bd2fe9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:30 2018 -0800

    Original commit hash: 59c753f7f2910867330e86c48b2cd786229e3fc6
    Original commit date: Thu Dec 28 15:13:41 2017 +0800
    BpCommonPkg/Tools/KeyEnroll: Fix a possible NULL ptr dereference issue

BpCommonPkg/Tools/KeyEnroll/KeyEnroll.c

commit abaa5aeb270962bda81c0cf3ffe64d174fd4a2d6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:29 2018 -0800

    Original commit hash: 3e2ffa9587b204cfe10ea55f70830d3532801613
    Original commit date: Thu Dec 28 15:12:51 2017 +0800
    BpCommonPkg/Tools/FMMT: Fix possible NULL pointer dereference issues

BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.c
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c
BpCommonPkg/Tools/FMMT/Source/FMMT/Rebase.c

commit f27c49c82c389bbd543ba73d43aea798a1ca5b7f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:28 2018 -0800

    Original commit hash: a2019259aaaa901f14e24eb8679e37de006449a4
    Original commit date: Thu Dec 28 15:09:17 2017 +0800
    BpCommonPkg/Tools/FCE: Fix possible NULL pointer dereference issues

BpCommonPkg/Tools/FCE/Source/BfmLib/BfmLib.c
BpCommonPkg/Tools/FCE/Source/BfmLib/BinFileManager.c
BpCommonPkg/Tools/FCE/Source/FCE/Fce.c
BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.c

commit 0c758adf0b0ba271f306e13bf10e12b6c58d607f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:27 2018 -0800

    Original commit hash: ed135151c345d9b3f904aaf10aa8f6d66f330000
    Original commit date: Wed Dec 27 14:05:02 2017 +0800
    BpCommonPkg/Tools/FCE: Ensure '==' comparisons are between same types
    When comparing varibles with 'EFI_INVALID_PARAMETER', ensure they are of
    type 'EFI_STATUS'.

BpCommonPkg/Tools/FCE/Source/FCE/Expression.c

commit 2ae718e705c84b661bc6d79c66a518577baaf56a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:26 2018 -0800

    Original commit hash: 14545590fff69fc6486c10c4ab656dd9b8f4b88c
    Original commit date: Wed Dec 27 14:02:09 2017 +0800
    BpCommonPkg/Tools/BpmGen: Remove unused codes
    Removes the code within the 'if (0)' statement.

BpCommonPkg/Tools/BpmGen/BpmGen.c

commit 2d567a192ed06678f4d564683dbf32c0a7802f17
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:25 2018 -0800

    Original commit hash: 56fcbb864ca3fed46a11ef764185423b8f6c40c1
    Original commit date: Wed Dec 27 13:31:05 2017 +0800
    BpCommonPkg/Tools/GenBiosId: Refine codes for generating format string

BpCommonPkg/Tools/GenBiosId/GenBiosId.c
BpCommonPkg/Tools/GenBiosId/GenBiosId.h

commit 5f7eb58239e1c84a3b5055848f80621daf260891
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:24 2018 -0800

    Original commit hash: d2cf6d3c8512c8596d91d3b87c048243b4120ab7
    Original commit date: Wed Dec 27 13:27:05 2017 +0800
    BpCommonPkg/Tools/FMMT: Add/refine strinf buffer boundary checks
    Add/refine checks on destination string buffers before calling APIs
    like:
    str(n)cpy
    str(n)cat
    sprintf
    to prevent possible buffer overrun.

BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.c
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.h
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c
BpCommonPkg/Tools/FMMT/Source/FMMT/Rebase.c

commit 11921d27f0c739e548a6fa4c97572ca7212e60b7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:22 2018 -0800

    Original commit hash: 1c64247c2996d897b0939a5dc442437a683c6ea5
    Original commit date: Wed Dec 27 13:09:03 2017 +0800
    BpCommonPkg/Tools/FCE: Add/refine strinf buffer boundary checks
    Add/refine checks on destination string buffers before calling APIs
    like:
    str(n)cpy
    str(n)cat
    sprintf
    to prevent possible buffer overrun.

BpCommonPkg/Tools/FCE/Source/BfmLib/BfmLib.c
BpCommonPkg/Tools/FCE/Source/BfmLib/BinFileManager.c
BpCommonPkg/Tools/FCE/Source/FCE/Fce.c

commit bd7dc682e1c02363399f93403f061c7a64e1ddad
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:21 2018 -0800

    Original commit hash: 008076ac8082ff91dff2388d37680ef5aa34551c
    Original commit date: Wed Dec 27 15:11:58 2017 +0800
    BpCommonPkg WifiConnectionManagerDxe: Remove RT attribute for WCM variables
    * Variables in WCM is not designed for runtime access, this patch is to remove
    this attribute for all WCM variables.

BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableEx.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrFileUtil.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c

commit 0deb4cde15866c67b75b042375128366ce8b568a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:19 2018 -0800

    Original commit hash: 75c85c8149abd0da112ea7311e24fc9daf553169
    Original commit date: Tue Jan 2 15:30:26 2018 +0800
    Bluetooth: Fix VS build failure

BpCommonPkg/Bluetooth/BluetoothBusDxe/iLE/hwal/uefi/src/tl.c

commit 3c7989482ebbcf377c25d74cde9c036cf69c6da1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:18 2018 -0800

    Original commit hash: 500ada023f8a18706825a621873818a76d8d0bb0
    Original commit date: Tue Dec 19 14:05:06 2017 +0530
    Change-Id: Id4cfdc7e01177f1568ce8e0be37dfcd1e4fd3d4e
    Using sync interrupt function during clean up
    This patch will solve reconnect -r issue, when any device is connected

BpCommonPkg/Bluetooth/BluetoothBusDxe/BluetoothBusDxe.c
BpCommonPkg/Bluetooth/BluetoothBusDxe/iLE/apps/inc/uefi_app.h
BpCommonPkg/Bluetooth/BluetoothBusDxe/iLE/apps/src/uefi_app.c
BpCommonPkg/Bluetooth/BluetoothBusDxe/iLE/core/src/hci.c
BpCommonPkg/Bluetooth/BluetoothBusDxe/iLE/hwal/uefi/inc/tl.h
BpCommonPkg/Bluetooth/BluetoothBusDxe/iLE/hwal/uefi/src/tl.c
BpCommonPkg/Bluetooth/BluetoothBusDxe/iLE/ifc/inc/device_struct.h

commit 1a9426cb5a7ea7dc757762cbbb8b13e3fefae697
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:12 2018 -0800

    Original commit hash: eb9cf5a74f289ee430c0ba68d74455244b0a8b61
    Original commit date: Wed Jan 10 21:11:01 2018 +0800
    Change-Id: I8f56e851b407f8bdea421cbf453bdf03ddc1695d
    CannonLakePlatSamplePkg: [CFL-H CNP-H B1][HLK] USB Exposed Port System Test failing due to mismatch in number of ports mapping
    Resolution: Update Companion port number to match USB port mapping.

CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCflHDdr4Rvp.asl

commit 3229493c64e7f8f2977a7b29bf6ca154d27644f7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:09 2018 -0800

    Original commit hash: 4a012ca9e1e396fd71bc3853ab5741575f0630f6
    Original commit date: Wed Jan 10 16:27:49 2018 -0800
    Change-Id: I0e51a30458a7d0e4450b86f68be52891297f4d02
    Revert "[TeamCity] Weekly Update BIOS ID".
    This reverts commit 5097f4754a5eaa64def37c512d80094ef1c205c6.

CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit 3a4a04035a182de5c26e57597b5d008faeff20f6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:05 2018 -0800

    Original commit hash: 15b0e69da772d718cf9a09b2205423ee68f1aae1
    Original commit date: Tue Jan 9 12:01:07 2018 -0800
    Change-Id: Ie2b4d2b646cc1e933d58361aa4e09f5bfb65bc00
    [2201877721][CFL / CNL - need to be able to disable ASPM on individual
    ports using knobs for PPV]
    Need this to enable automation for PPV

CannonLakePlatSamplePkg/Setup/PchSetup.uni

commit 6520d208a99544617d5064800009561f4f019cfc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:03 2018 -0800

    Original commit hash: 6e8529f74d6d0150991540092412d99a0d64b673
    Original commit date: Thu Dec 28 16:18:46 2017 -0800
    Change-Id: I494ab370e9aa08a9d5b573b6d276a3987e40b152
    [HSD-ES][client_platf][bug][1406691040][][CNL MRC][Fixes for LP4X byte mode]
    
    Fixes for LP4X byte mode (x8):
    - SPD Processing: change CAS Mask to include Byte 21 bit [5] for CL = 26
    - SPD Processing: change DIMM Size formula to use RankInDimm instead of DiePerSdramPackage
    - SPD Processing: enforce only legal CL values per x8/x18 in ValidtCL()
    - MrcLpddr4SetMr2: Fix typo for RL=16
    - MrcLpddr4SetMr1: Add separate encoding for tWR for x8 per JEDEC spec
    - Lpddr4CaTrainingRestoreIo: Disable Rx mode on all bytes
    - Initialize Outputs->Lp4x8 in SPD Processing and use it throughout the code to check for byte mode.

CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

commit 2ac6640161c4387ed26a1400b836784bb7f900ae
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:02 2018 -0800

    Original commit hash: 5097f4754a5eaa64def37c512d80094ef1c205c6
    Original commit date: Wed Jan 10 12:44:22 2018 -0800
    [TeamCity] Weekly Update BIOS ID
    Increment BIOS Major Version and reset Minor Version to 0
    Wed Jan 10 12:44:22 2018 -0800

CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit 03933d96e7cea970dc9de02467f4b3a0ee566dbe
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:36:00 2018 -0800

    Original commit hash: 1cffefd39a6a369487560f2727bc89413f8cc365
    Original commit date: Tue Jan 9 13:55:29 2018 -0800
    Change-Id: I505b3e36daa188d9a233b7a2d0d73b93ad897d57
    CannonLakeSiliconPkg: [REGRESSION][CNL Y]-System Hanging at 0080 PC after flashing BIOS
    Change: Adding all setup option menu for all Turnaround Timings.
    Added DDR4 specific timings: tRRD_L, tRRD_S, tWTR_L, tWTR_S
    MEMORY_CONFIGURATION and MrcInput are not alligned, causing corruption of data in MrcInput.

CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
CannonLakePlatSamplePkg/Include/OemSetup.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
CannonLakePlatSamplePkg/Setup/SaSetup.c
CannonLakePlatSamplePkg/Setup/SetupId.h
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
CannonLakeSiliconPkg/SystemAgent/Include/MemInfoHob.h
CannonLakeSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 3248cb17297363915c7e4a6f499a55962b520712
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:56 2018 -0800

    Original commit hash: ddeff34ba2e7209aad7f89082c75291045ff849e
    Original commit date: Wed Jan 10 11:47:56 2018 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Wed Jan 10 11:47:56 2018 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit caad15485564d8b9d190b1ebd789557e5ed41c92
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:51 2018 -0800

    Original commit hash: 2d340b2ccaf0dda60aec2b565f457fef7f2d55f6
    Original commit date: Wed Jan 10 21:07:40 2018 +0800
    Change-Id: Ieb3f91038dd3406108e86754b1066d4e6e2040be
    [1504698293]Klocwork issues for Platform based - AmtWrapperDxe
    Resolution: Merge change.
    Impacted Platform: All platforms.

CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
CannonLakeSiliconPkg/Me/HeciInit/Dxe/HeciInit.c
CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
CannonLakeSiliconPkg/Me/Library/DxeAmtLib/AmtPolicyDxeLib.c
CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

commit 346cc991769bde6aa862d06f5fd34e8def650643
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:44 2018 -0800

    Original commit hash: 05a1a6a5d8b0edd3dfc40f3258c7aff9d419d9b7
    Original commit date: Wed Jan 10 12:44:09 2018 +0530
    Change-Id: If209f34fdeeaaf86c58d583fa68472ffe51a72fa
    Title : [CFL] Integrate latest CFL GOP 1075
    Resolution : CFL GOP/VBT changed to latest
    Impacted Platforms : CFL all
    Hsd-es-id: 1604627189

CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

commit d04b970b9bd11e392036a06e55ba893d0601f413
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:42 2018 -0800

    Original commit hash: bf649515544d99d9d0b230461025b9f28d384aeb
    Original commit date: Tue Jan 9 18:04:08 2018 +0800
    Change-Id: Ia43979574982a021935d190a0d9ad5e55f42e2c3
    Title: [CFL_Ebat_Validation][UEFI PlugFest  2017][SCT Test] HIITest test fail
    Resolution: Now Setup Hii Driver will not handle UsbMassDevNum variable.
    Impacted Platform: All CNL and CFL SKUs
    HSD:1504649629

CannonLakePlatSamplePkg/Setup/Advanced.vfr
CannonLakePlatSamplePkg/Setup/HiiConfigAccess.c
CannonLakePlatSamplePkg/Setup/InitStringList.h
ClientCommonPkg/LegacyUsb/Setup/Usb.hfr

commit df5eef58496f91b8716f5ace70d5b35aa8d1c4f7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:41 2018 -0800

    Original commit hash: 1c1ab7caaa402ed68c2686a3b5cd468f2edbac34
    Original commit date: Tue Jan 9 21:15:51 2018 -0800
    Change-Id: I0deb1fb63d8b544347103040d1bf2a3ba0d54713
    [CNL-U7/U8/U11/Y8][PM] 9b00 hung observed on system while Sx cycles 3 strike error waiting for GBe to respond

CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.uni

commit eecd4f8a3b5f27161c1ae3945b40a714ed15177c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:34 2018 -0800

    Original commit hash: 5607bf511ff3bbf96c9ecd0aa87e8aabcc855fc6
    Original commit date: Tue Jan 9 15:08:42 2018 -0800
    Change-Id: If3460aa886bb5f500f6e293dc0edb019bc6b3813
    CFL-S/H + CNP-H : WoWLAN from S4 stops working after 10 cycles with JFP2 QS sample
    Description : Need to change Byte Access to Dword access

CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c

commit 2a8fb7b96f500760c3a1593e812266a3f1a13d9c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:33 2018 -0800

    Original commit hash: 5fa3329d7e4e631c8865d8d8586c6af64c37e6e3
    Original commit date: Tue Jan 9 16:41:15 2018 -0800
    Change-Id: If6a964e9e5178726e3d33bea131df598734c720c
    Title: CFL-S: MEI_INITIALIZATION_FAILED on Recovery from S3 when OC data exists (perm/dynamic). Recovery by G3
    Resolution: Add IMR config message to S3 flow when BCLK OC S3 flow is triggered
    Impacted Platform: CFL/CNL platforms
    HSD: 1305237310

CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 1cfc60dfb2cc8d5fc25681b44ddeaa102946c39d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:31 2018 -0800

    Original commit hash: b3d3914e2468ca61b856a5be3c6f2638e3776745
    Original commit date: Mon Jan 8 23:10:25 2018 -0800
    Change-Id: I4a658ba1c0e73442640fa1c7ff97534f7687903e
    [CNP-H] Request to to add DMI Link ASPM Control -> <L1 Only> Option in BIOS Menu
    Description : Customers need to be given an option to have DmiAspm Disable/L0sL1/L1Only/L0Only

CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/SaSetup.hfr
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/DmiConfig.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi14.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiConfig.h

commit e65a41f635254cad70c1c8074b5ac8076b65fb2a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:29 2018 -0800

    Original commit hash: b03a3778457b64a25df9bbe2ef028962e965a8b6
    Original commit date: Tue Jan 9 15:22:19 2018 -0800
    Change-Id: Iecfc3f5322ddf2de771009b752a35528945cb8e3
    [CNL] BIOS displays Out of Resources after MRC when using 16GB DD4 sodimms on CNLH
    Description : MTRR was being incorrectly programmed causing us to run out of MTRR's and hit an ASSERT
    Impacted Platform: CannonLake

CannonLakeFspPkg/FspInit/Pei/FspInitPreMem.c
CannonLakeFspPkg/FspInit/Pei/FspInitPreMem.inf

commit c524088dad869f3f2dac521f7b1b4d59230bd4fc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:26 2018 -0800

    Original commit hash: f21df322031faef65a37e7332cf371930f812c14
    Original commit date: Tue Jan 9 11:35:51 2018 +0800
    Change-Id: I6568455f478431110080a6343621273984c304ad
    Fix bad newline characters for replacing Teamcity CheckAscii build tool from CheckAscii to ChkFormat.

CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Chipset.inc
CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/ChipsetNasm.inc
CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Platform.inc
CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/PlatformNasm.inc
CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/SecCore.inc
CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/SecCoreNasm.inc

commit 7b4c37c49793cadc19f5cca00a1fecd917ee3e0e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:25 2018 -0800

    Original commit hash: 0faf852bde1ce090d390cddb7462f8c86795af3b
    Original commit date: Tue Jan 9 15:12:12 2018 -0800
    Change-Id: Ifa50112639d4b27df9240e4a134c8c3ebc6cae8a
    Integrate CNL P0 Patch 0x1E
    CNL P0 needs to be updated with Patch 0x1E
    Resolution: Update CNL P0 with Patch 0x1E

CannonLakePlatSamplePkg/PlatformPkg.fdf

commit b90301199b0f331e77ac1e7a4e263b1c18c1c4c3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:23 2018 -0800

    Original commit hash: 7723dc23dc3fbba835c9ea201ad5cae00b4d4296
    Original commit date: Mon Jan 8 10:18:30 2018 -0800
    Change-Id: Ia27477aab5955bc63bc9199faacb7072798a0022
    Integrate Patch 0x80 for CFL B0/D0/U0
    Ucode: GPz exclusive access
    Resolution: Integrate Patch 0x80 for CFL B0/D0/U0

CannonLakePlatSamplePkg/PlatformPkg.fdf

commit 2c53abc5e7e6515ea957cb0420cd40606d565e93
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:21 2018 -0800

    Original commit hash: 5034320ec2fcf481b264ad19966dc4b9b431439d
    Original commit date: Sun Jan 7 16:38:46 2018 +0200
    Change-Id: Ie5e4e113a8ccc16f6647ebe4b088cb024a625a3f
    [CNL][MRC] change Minibios to use the same Channel Hash values as fullbios
    Issue:
    Minibios's Channel Hash is different than the default value used in full bios
    Change:
    Set Minibios's Channel hash to 0, making it use the default value used in full bios.
    Update Copyright year for updated files.

CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit fc8572252bb06fe6722c113bba2cd83a870ce7fa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:20 2018 -0800

    Original commit hash: a86666b19cad89e3fe976453b063a9ef6832ce80
    Original commit date: Thu Jan 4 11:46:42 2018 +0530
    Change-Id: Iaf076551cfccffba81c2a595a7c942ddd17469b9
    Title: TBT BIOS: Native/RTD3/Legacy Switch option flow needs to change.
    Resolution: Disconnect controllers from BIOS before switch to shutdown USB driver and Perform system shutdown, merging CL#540098 and CL#530010 from KBL
    Impacted Platform: [CFL/CNL - All]
    [HSD#1305429830]:  TBT BIOS: Native/RTD3/Legacy Switch option flow needs to change.

CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/Tbt.asl
CannonLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeTbtPolicy.h
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtPolicyLib/DxeTbtPolicyLib.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c
CannonLakePlatSamplePkg/Setup/TbtSetup.c

commit d57519a12937c01029699e2829358e54dc3015e9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:17 2018 -0800

    Original commit hash: 44f0e49a226d72c88d2c86c939ea2721e3e258fe
    Original commit date: Tue Jan 9 17:24:08 2018 +0100
    Change-Id: I94587e7cb372df1f80a6f4903a5e2d8c95a030f0
    Fix Internal Power Error BSOD
    After enabling Low power S0 idle mode on CFL/CNL windows would BSOD during boot with Internal Power Error message
    It was caused by the failed PEP _DSM evaluation which failed because it tried to access \_SB.PCI0.D1F0 field from
    \_SB.PEPD scope without using the absolute path. The purpose of this access was to check if D1F0 is enabled.
    This access has been removed altogether because we already check if this device is enabled in AcpiPlatform.c

CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

commit f5c16347ab73b5b0102cd24b8c1a73e3dc16362a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:16 2018 -0800

    Original commit hash: cb7a9e4f21c194fb3112f073fe2bab430f91d1c0
    Original commit date: Mon Jan 8 21:56:22 2018 -0800
    Change-Id: Ic42df997c03b8d5f26fe60adb1a7bdacb9186445
    Title: [CNL]:Correction to checking for ME manufaturing mode
    Resolution: Changed code as needed.
    Hsd-es-id: 1604601451
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c

commit 9e3c32f78b0d7be6c8401ec60dd4fa1eae9a44e4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:15 2018 -0800

    Original commit hash: be26b97b407e06d9814ba98d2c2bcb74933bfbe9
    Original commit date: Tue Jan 9 11:44:59 2018 -0800
    Change-Id: Iba391cc783e56b12c61d943efce0f8fc5ea8b6fe
    [CNP-H] CNP-H B1 Integrate Chipsetinit Version 5

CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx_Edbc.bin
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioBx.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioBx.c

commit ad7f308d4e55165d8cd9f412d73a167b20ad7110
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:14 2018 -0800

    Original commit hash: 9d0ece5c80d6bedd203dfef114ac0dc2937abbf9
    Original commit date: Tue Jan 9 11:50:46 2018 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Tue Jan 9 11:50:46 2018 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 1f757e70a49de0b8ab5c4dc748a8e593956164e7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:11 2018 -0800

    Original commit hash: 1c9d105208a0af485826f4e3610bacc909f37a13
    Original commit date: Tue Jan 9 03:53:24 2018 -0800
    Title:  Move ProjectPlatSamplePkg\Tools\Fsp to ClientCommonPkg\Tools
    Resolution:  Move ProjectPlatSamplePkg\Tools\Fsp to ClientCommonPkg\Tools
    Impacted Platform: ICL
    HSD:1504689581

ClientCommonPkg/Tools/FspBinRebase/PatchFspBinFvsBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/pad.bin
ClientCommonPkg/Tools/FspBinRebase/pad_4.bin

commit c5cba6240823874ce4c6ad04e366a90217b356b0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:03 2018 -0800

    Original commit hash: c40465953f96d3bb0fefa529ca183eab6e9b19f2
    Original commit date: Tue Jan 9 15:27:09 2018 +0800
    Change-Id: Iac6e811fe511f1f23f6613d3c17fefed7ed66adf
    [NO HSD] Revert "CannonLakeSiliconPkg: [CFL][OC][MRC] Expose DDR4 memory timings for Memory Custom profile"
    Above change will cause MRC re-train in every boot and no display on CFL-S platform.
    Resolution: This reverts commit 2cf270f4bccb3a0dad66e7a56391eaf11720cfec.
    Impacted Platform: All CFL platform.

CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
CannonLakePlatSamplePkg/Include/OemSetup.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
CannonLakePlatSamplePkg/Setup/SaSetup.c
CannonLakePlatSamplePkg/Setup/SetupId.h
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
CannonLakeSiliconPkg/SystemAgent/Include/MemInfoHob.h
CannonLakeSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 312af2a7e04899c37aa0b0bff5c76ecd8550f9c1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:35:00 2018 -0800

    Original commit hash: a6b3612fdb02929145aa975ac84530c07005ee41
    Original commit date: Mon Jan 8 14:59:30 2018 +0200
    Change-Id: I87743656b9c66e5d69adc4da57895a125e691393
    System hang-up during serial port loopback test
    Resoultion: Remove support for checking ins/outs in SMM save state. Otherwise if ins/outs occurs in one thread during SMI, a page fault will occur.
    Impacted Platform: All
    Hsd-es-id: 2201619209

CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmramSaveState.c

commit 0602cca7404aa4c8ab8de7a6fbc701968ccb88f3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:59 2018 -0800

    Original commit hash: 9f63e47e0bbc763a8f4d97a459c9ba8995c746a0
    Original commit date: Fri Jan 5 16:38:06 2018 +0800
    Change-Id: I7c7bf1ea25b56b27c8e02a6cf9e5e9e1cbbdd35a
    Title: Remove obsolete GetSiPcdValueInternalOnly
    Resolution:
    CannonLakePlatSamplePkg :Remove obsolete GetSiPcdValueInternalOnly
    CannonLakeSiliconPkg : Remove obsolete GetSiPcdValueInternalOnly

CannonLakePlatSamplePkg/bld.bat
CannonLakePlatSamplePkg/prebuild.bat
CannonLakeSiliconPkg/SiPkgDxe.dsc

commit 74fdbd9c737afe91733ba73290ca371094505d80
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:58 2018 -0800

    Original commit hash: 982ff65fe4e4a1bf092877b92f225e660c623705
    Original commit date: Thu Jan 4 13:15:48 2018 +0800
    Change-Id: Ica0956165de713227dd0fcb5bb00dba4c7c076a8
    Title: [CNL/CFL] Add IntelGraphicsPeim.efi driver to EDK flow
    Resolution: 1. Update to add PEIM GOP driver in EDK build. 2. Add if statement not to install PeiGraphicPpi in S3 resume and other related scenario in order to fix ASSERT error in S3 resume and so on.
    Impacted Platform: CNL/CFL

CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

commit 58196acf3b2a5cdf86ad59e5911645a7065bfe89
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:57 2018 -0800

    Original commit hash: 967f6b07394b669885f944deea961301bba491d4
    Original commit date: Mon Jan 8 14:23:23 2018 +0530
    Change-Id: I7eb1fb194776c15e0f3d9d25a44b33af8e31c1bb
    Title: [EC][CFL U2+3][CFL-H][CNP-PCH-A1]:Fn+F3 key is not working as expected through scan matrix keyboard
    Resolution: VBT contains the display toggle list at 0th list. So needs to change the same at BIOS.
    Hsd-es-id: 1604365459
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakePlatSamplePkg/EC/Asl/EC.ASL

commit b4821e46cb0809e6b7185dc1428f191508703c3b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:56 2018 -0800

    Original commit hash: 91e0dfe1631cd727a8584fcef3afc1f665a3a900
    Original commit date: Mon Jan 8 12:41:01 2018 -0800
    Change-Id: Ib754974125d2fef1c9acdd345d05cb1676066919
    [CFL-H][CFL-S][PM]: While Running S3 Cycle, System hung at POSTCODE 9C18 is observed

CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.c

commit adffc251d8df14636838cb82a6b9276138df016f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:49 2018 -0800

    Original commit hash: f8a894adecb1612324a102af55ef9e6ce3d6d781
    Original commit date: Mon Jan 8 15:08:01 2018 -0800
    Change-Id: Ic0f44b4399b52748e7f69c65976d83de541f9bb2
    [REGRESSION][CFL U]-System Hanging at 0040 PC after flashing BIOS
    Description: Need to check config block policy only if config block is found
    Impacted Platform: CNL and CFL All SKUs

CannonLakeSiliconPkg/Pch/Library/PeiPchResetLib/PchReset.c

commit 8d5e4f09f918932f7f67388dc2b2afcbceb99775
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:48 2018 -0800

    Original commit hash: 85cef75445f45fe0bd3298900c165835bb0e2bb5
    Original commit date: Mon Jan 8 15:19:28 2018 -0800
    Back out changelist 563949
    Causing Icelake CI" External - MinTree Simics" and "External - MinTree - IcelakeUDdr4" build failure.
    Title:
    Resolution:
    Impacted Platform:
    HSD:

ClientCommonPkg/Tools/FspBinRebase/PatchFspBinFvsBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/pad.bin
ClientCommonPkg/Tools/FspBinRebase/pad_4.bin

commit 41fb2470d3bb4c1766d7138294dc44c89a5a32dd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:45 2018 -0800

    Original commit hash: 6b9b391f4955f58189480200f76a8cca59b60fcb
    Original commit date: Mon Jan 8 11:50:13 2018 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Mon Jan 8 11:50:13 2018 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 85f95715f856666dbe3748f70e35964fa03b0eca
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:44 2018 -0800

    Original commit hash: d77705af752600f185e4b852cd744a70e72beef2
    Original commit date: Thu Jan 4 18:11:17 2018 -0800
    Change-Id: Icd2f45eba895817561164545beb2224dee9d87c6
    Use TestDisableResets policy instead of PcdDisableResets
    Description: Based on review comments from HSD 1406633129,  don't need policy and PCD to control "Skip System Resets" setup option. Need to remove usage of PcdDisableResets and use the policy/hob instead.
    Impacted Platform: CNL and CFL All SKUs

CannonLakeSiliconPkg/Me/MePlatformReset/RuntimeDxe/MePlatformReset.inf
CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
CannonLakeSiliconPkg/Pch/Library/PeiPchResetLib/PchReset.c
CannonLakeSiliconPkg/Pch/Library/PeiPchResetLib/PeiPchResetLib.inf

commit 3f5500d0ff2c8ea05e5aa281b6e276ff0248c02f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:42 2018 -0800

    Original commit hash: ea3ff66502d7f056ee0bea08dc07066e859b58cd
    Original commit date: Mon Jan 8 10:24:20 2018 -0800
    Change-Id: Ie8bed249dfed96e984936bba07243ca607ed2328
    "CFL H " Mismatch between CPU_GLOBAL_NVS_AREA_PROTOCOL_GUID between BIOS and FFT "
    Revert "Update CPU Type in BIOS BOARD_ID string"
    This reverts commit 9bda806eaefe013474d52c7fc93ce54489c40b7b.

CannonLakePlatSamplePkg/prebuild.bat

commit 63319d29fbd5f9a9be2efb9985499b2c0e0406f0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:41 2018 -0800

    Original commit hash: fe553fc9ced356cf486c30e0bc2e79adf9eb2947
    Original commit date: Fri Jan 5 13:02:30 2018 -0800
    Change-Id: Ibd109d72788dc6ad3b069ca0d8787b2c11c45ba4
    [CFL U Daily CI]:With  both FSP_Debug and FSP_Release: "Continously BSOD is Observed after CS setting in bios"

CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c

commit b1267e999514c5fb0f0c3025cd6bf7cf1822cef1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:40 2018 -0800

    Original commit hash: 3cd4f27fc2349fa8f757736040d1b011897e4bf3
    Original commit date: Tue Jan 2 17:05:58 2018 -0800
    Change-Id: I4ceffea2fdb25c27181da047ba6789aba1d868ec
    CannonLakeSiliconPkg: Add UPD Support for DualDimmPerChannelBoardType Policy
    To configure this policy using FSP binary, the DualDimmPerChannelBoardType Policy must be exposed through UPD.

CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c

commit c14afd388273d774e2a585223ec3c3d6385aa6d1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:36 2018 -0800

    Original commit hash: 774dd3f4667fd09b95841d3c931b628b2c515a37
    Original commit date: Mon Jan 8 17:36:45 2018 +0800
    Change-Id: Ib3dab33b2ab3bbf52668b439ac76e27c416e9e8d
    [1604606996] CFL_S/H-Security: Capsule update is failing on update attempt from EDK Shell and OS
    [Description] Fix CFL-S Power check failure during capsule update. CFL-S platform (desktop SKU) does not have AC/DC. Add a policy to skip AC/DC check.

CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.c
CannonLakePlatSamplePkg/Include/Protocol/SysFwUpdatePlatformProtocol.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.c
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni

commit 55c9547b6767380ce7bde86211bf8222527e0c77
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:34 2018 -0800

    Original commit hash: 704c0390af39218d6e8e012aa5199a74f2035c4a
    Original commit date: Mon Jan 8 01:56:29 2018 -0800
    Title:  Move ProjectPlatSamplePkg\Tools\Fsp to ClientCommonPkg\Tools
    Resolution:  Move ProjectPlatSamplePkg\Tools\Fsp to ClientCommonPkg\Tools
    Impacted Platform: ICL
    HSD:1504689581

ClientCommonPkg/Tools/FspBinRebase/PatchFspBinFvsBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/pad.bin
ClientCommonPkg/Tools/FspBinRebase/pad_4.bin

commit 709812792760a0da1023ce8830fa03e389267543
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:33 2018 -0800

    Original commit hash: 5743435f1d64ba47f34279c93e544a4b93e27bcb
    Original commit date: Mon Dec 25 18:32:00 2017 +0800
    Change-Id: I470b91a3803cd2adfdf0ff14f0ecde06c76591e0
    Title: [CFL-H/CNL-Y Linux ] With EC low power mode enable, S3 failed to wake up
    Resolution: Intel is not support EC low power mode under S3. Check if EC
    is not in low power mode, stop BIOS IO trap handle.

CannonLakePlatSamplePkg/EC/EC.c

commit 613059799148e7cdadbb844544702aeb004d906f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:33 2018 -0800

    Original commit hash: 94e0dfb6fcbdfeecc8953c48a091cd795d4f98f2
    Original commit date: Tue Jan 2 17:34:38 2018 +0800
    Change-Id: Ia5e75d5d9c67327b5844bc668f3769589a290802
    Title: [CNL-Y Linux] Press power button cannot wake up SUT from freeze (fail rate 4/5) after enable EC low power mode in BIOS setup
    Resolution: According to EC team member's comment, notify EC exit CS as
    early as possible.

CannonLakePlatSamplePkg/EC/EC.c
CannonLakePlatSamplePkg/EC/EC.h

commit fa53468bccbb05386a77a12e3176c67bad27eea0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:31 2018 -0800

    Original commit hash: 6a2c8419f21fe5d0ab03e91ff42875d3e82eb073
    Original commit date: Sun Jan 7 23:34:20 2018 -0800
    Back out changelist 563922

ClientCommonPkg/Tools/FspBinRebase/PatchFspBinFvsBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/pad.bin
ClientCommonPkg/Tools/FspBinRebase/pad_4.bin

commit c5471dcdcaa4803038598a6945ac4da38324a3f1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:29 2018 -0800

    Original commit hash: 8c9aeee137a08594e36f7a253e9c2fc760522b96
    Original commit date: Sun Jan 7 23:07:25 2018 -0800
    Title:  Move ProjectPlatSamplePkg\Tools\Fsp to ClientCommonPkg\Tools
    Resolution:  Move ProjectPlatSamplePkg\Tools\Fsp to ClientCommonPkg\Tools
    Impacted Platform: ICL
    HSD:1504689581

ClientCommonPkg/Tools/FspBinRebase/PatchFspBinFvsBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/pad.bin
ClientCommonPkg/Tools/FspBinRebase/pad_4.bin

commit f421f58251aea4342038cf89d01b796f474bd673
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:26 2018 -0800

    Original commit hash: 08e852fe282ea1499081a2d639fa3e5e42501670
    Original commit date: Wed Jan 3 14:55:49 2018 +0800
    Change-Id: Ie12f66324fdfac103a3e4abbc60830b7f1b35885
    Title: [CFLU43e-LPDDR3][CFLU43e-DDR4][CFL_PnP] BIOS settings changed in CPU VR settings
    Resolution: Fixed VFR Cond () coding incorrect.
    Impacted Platform: CNL and CFL All SKUs
    HSD: 1604598255

CannonLakePlatSamplePkg/Setup/CpuSetup.hfr

commit bd522a96d9bd5fa4eb7ced39d4c82e631a2a6ce1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:24 2018 -0800

    Original commit hash: 93bcabe57b345127aca41245db6cc1e7fcaf0b32
    Original commit date: Sun Jan 7 12:10:02 2018 -0800
    [TeamCity] Weekly Update FSP/RC
    Increment FSP Revision Number and reset FSP Build Number to 1
    Sun Jan 7 12:10:02 2018 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 88daeaca39cc1c518f15cb46550dca54c11d1eb0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:22 2018 -0800

    Original commit hash: fefb129535dbea339de31b1225c859aa1b6cba86
    Original commit date: Sun Jan 7 11:47:17 2018 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Sun Jan 7 11:47:17 2018 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 647ce6e21a765262eecdcdc14670008ff1bdef60
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:20 2018 -0800

    Original commit hash: b8dc7e3d376f427174ef4b4155d688a69053d9ae
    Original commit date: Thu Jan 4 10:32:01 2018 +0200
    Change-Id: I92f6775aee8134ef44cc3f90ad9a67feff18ea6a
    [CNL][MRC] MRC should dis PTIT during MPR mode
    Issue:
    Micron D-Die DDR4 DIMMS fails MPR trainings on 2133
    due to bad DQ pattern received.
    Change:
    disable PTIT during MPR trainings.

CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

commit 07fa91530a8ae34b9828260d0117a9c7ee533ed6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:17 2018 -0800

    Original commit hash: 493b7d6439c403ef4a415c8b282a19e8e3606025
    Original commit date: Sat Jan 6 11:47:52 2018 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Sat Jan 6 11:47:52 2018 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 4eeae0764f5602397e72d3b57dae8303c9e2f11c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:15 2018 -0800

    Original commit hash: dc222c162d9c9db929d4bbe282201b30b0fe74cd
    Original commit date: Fri Jan 5 17:52:30 2018 -0800
    Change-Id: Ic8214a86ee7693e495dafd52010c47e2d54721cf
    CannonLakeSiliconPkg: [CNL][MRC] Update MrcVersion.h and ReleaseNotesMrcCnl.txt for previous commit
    Git commit: 2cf270f "[CFL][OC][MRC] Expose DDR4 memory timings for Memory Custom profile" is missing MrcVersion.h increment for CNL

CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit e8b6797e28b5f340dfedbed435f53f05766fa196
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:12 2018 -0800

    Original commit hash: 2cf270f4bccb3a0dad66e7a56391eaf11720cfec
    Original commit date: Fri Dec 8 11:33:30 2017 -0800
    Change-Id: I9eb3e703878ab04d5198573a8572d30762b3b847
    CannonLakeSiliconPkg: [CFL][OC][MRC] Expose DDR4 memory timings for Memory Custom profile
    Adding all setup option menu for all Turnaround Timings.
    Added DDR4 specific timings: tRRD_L, tRRD_S, tWTR_L, tWTR_S

CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
CannonLakePlatSamplePkg/Include/OemSetup.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
CannonLakePlatSamplePkg/Setup/SaSetup.c
CannonLakePlatSamplePkg/Setup/SetupId.h
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
CannonLakeSiliconPkg/SystemAgent/Include/MemInfoHob.h
CannonLakeSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 0543ffa127231c668f8ee3a815d9fa0dbd314683
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:06 2018 -0800

    Original commit hash: 256cd3c29512e11d016a3026b8055d12184c6705
    Original commit date: Fri Jan 5 13:43:45 2018 -0800
    Change-Id: I1cb173f091231d2315e3d4f4afecaacd2ebeafdd
    Integrate CNL C0 Patch 0x26
    Pcode
    1305505459: Need to reduce the GB by pCode and allow to go into PKC10
    1805840400: snoopconflict with clflushopt cause data corruption due to ordering violation in sbo
    Resolution: Integrate CNL C0 Patch 0x26

CannonLakePlatSamplePkg/PlatformPkg.fdf

commit 7b825e8dba6bd2ed2a3f0980907e2cda74a705a4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:05 2018 -0800

    Original commit hash: 1cd04328d9e3363df7b661438bee5c65560a55b8
    Original commit date: Thu Jan 4 16:17:11 2018 -0800
    Change-Id: Ib633315fe113f7c83d475e9193269b1dd1799c89
    Integrate CNL G0 Patch 0x2
    CNL G0 has a new Patch 0x2
    Resolution: Integrate CNL G0 Patch 0x2

CannonLakePlatSamplePkg/PlatformPkg.fdf

commit 78cdf2ed83ff7c0830167d9983580ae2a56c2ed2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:04 2018 -0800

    Original commit hash: add44e03dd9246a92be12f7c47dc2dfc00f7b898
    Original commit date: Fri Jan 5 11:47:28 2018 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Fri Jan 5 11:47:28 2018 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 8da88981a379fac0e6cab611ec104be8d93e7363
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:34:00 2018 -0800

    Original commit hash: 20a575f96a9c17b3677f8a0142b60764ae1043bc
    Original commit date: Sun Dec 17 20:42:28 2017 +0100
    Change-Id: I4b896166e50869cce8c2ac2675f85777c7ea3f97
    LtrMax settings propagate incorrectly through ASL. Discrepancy in default policy values for LtrMax.

CannonLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

commit 0e13790a8c466d3ad178eb0c8cc6bef624451b08
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:58 2018 -0800

    Original commit hash: ed7e133d488849a8a08cecb511b81b91e45e80c3
    Original commit date: Thu Jan 4 16:05:05 2018 +0800
    Change-Id: I42a1cf5d847772e7990cd20e4bc375f49c08d3ab
    CannonLakePlatSamplePkg: USBC Support: Mux agent control EC access update
    Resolution: Follow Platform BIOS Arch document to update flow.

CannonLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c

commit b32768d4c5d5a73ce6d99b5c917ac4873e6aa762
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:57 2018 -0800

    Original commit hash: 43f9cc32ba43f1395b6875b1c2dcbe530e9050d1
    Original commit date: Fri Jan 5 13:48:17 2018 +0530
    Change-Id: I2ce550dfee699b051faa522b5fdd7b03ab0a4c33
    Title: CL 538349 check-in broke PPV Windows Internal Graphics content
    Resolution: Needs to update the IGD_SSID for all primary display setup except the SG.
    Hsd-es-id: 2201724866
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakeSiliconPkg/SiInit/Pei/SiInit.c

commit 0cd7fa2355a81dbbbb5fc5d15a0d2dd04681bf38
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:51 2018 -0800

    Original commit hash: 7b24c2cc4ea3ec69897c7e9be887efbfa7c56d3d
    Original commit date: Thu Jan 4 17:11:25 2018 +0800
    Change-Id: Ic31fa523b029064e64c8a9326a6521428e22b702
    Title: CNL/CFL - Fix CNL build fail with EDK2 trunk
    Resolution:
    CannonLakePlatSamplePkg :add build type Prep Master, add PcdMasterEnable ClientSiliconPkg : include the new library instance when the pcd is enabled build the code with edk2 master

CannonLakePlatSamplePkg/PlatformPkgConfig.dsc
CannonLakePlatSamplePkg/prep.bat
CannonLakeSiliconPkg/SiPkg.dec

commit b52a4dab76891412e5d1a52ff85890dfb4272952
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:49 2018 -0800

    Original commit hash: ab6880c768d206173ac1ff543ce87420f7316e29
    Original commit date: Tue Jan 2 14:10:06 2018 +0800
    Change-Id: I181964978b0bb8b2a15ff5364b7cc6ba4399b0ca
    Title: [CFL] Set AVX2 ratio offset failed on CFL-S and CFL-H RVP
    Resolution: Fixed RequestedAvxRatioOffset local variable is uninitialized issue.
    Impacted Platform: CFL All SKUs
    HSD: 1504694247

CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/CpuOcInit.c

commit fd36632b34b7a8d8698df15e643bc54983a4124a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:42 2018 -0800

    Original commit hash: f46168ff1fc7a1b2a4560fecb11a92aa4d2567a3
    Original commit date: Thu Jan 4 11:49:53 2018 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Thu Jan 4 11:49:53 2018 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 6c57ee9d25af9623d56deec7794dec694827dfe1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:40 2018 -0800

    Original commit hash: afb8d0e85a38b8bc24d542f9b4fc27a39666b3e9
    Original commit date: Wed Dec 27 12:14:15 2017 +0100
    Change-Id: Ifb5d18716422e3eff323acc4c6a302fab565ae08
    CannonLakeSiliconPkg: RTC Top Swap Bit is non-accessible during BIOS Upgrade.
    Resolution: Add IA_POSTBOOT to SAI Policy during BIOS Upgrade.
    Note: This fix requires CSE 1042 or newer.

CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLpc.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.c
CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit 5da3371515c074039bd63f299ad9d50812a77f44
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:32 2018 -0800

    Original commit hash: 38e35a2888583502dd6a9aa1d35bc44d2c7ff110
    Original commit date: Wed Dec 27 14:04:45 2017 +0100
    Change-Id: Ib69244bffe6bf32af69e76cd6bd297f6e6f7f12a
    [CATERR][D3][CFL-U][CNL-U][CNL-Y] Platform catches caterror during S3 leave
    Fixed error in D3Cold blocking logic.

CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRaid.asl

commit 670e13d3d0ed4b537ddcdeb890ed2e35f55195aa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:31 2018 -0800

    Original commit hash: 647f00be2eb0a8fde0a45638ce43898baa1861aa
    Original commit date: Tue Jan 2 14:31:03 2018 +0530
    Change-Id: I8b07c64d11c499af7d561b74b0463f8d71b5b46e
    Enable PEG0 PEP Constraint by default
    CannonLakePlatSamplePkg: [CNL/CFL] Enable PEG0 PEP Constraint by default
    Resolution: Enable PEG0 PEP Constraint by default and If PEG0 is function disabled, please disable the PEG0 PEP constraint in ACPI.

CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr

commit f2b730056367be1a6b94b892ab4b6ccdf0d5adb6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:26 2018 -0800

    Original commit hash: f563cffa431262c5034c4bd22596dbc5f9870a4b
    Original commit date: Wed Jan 3 16:52:33 2018 -0800
    [TeamCity] Auto-Commit FSP
    Update auto-generated FSP UPD header files
    Wed Jan 3 16:52:33 2018 -0800

CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd
CannonLakeFspBinPkg/Include/FspUpd.h
CannonLakeFspBinPkg/Include/FspsUpd.h
CannonLakeFspBinPkg/Include/FsptUpd.h

commit dc031604c920ef012af8bf5fa14a872ca5586ffa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:25 2018 -0800

    Original commit hash: 7756daab1a31f1e74583a8abfb91413c1377f3b6
    Original commit date: Wed Jan 3 16:30:01 2018 -0800
    Change-Id: If9019b2af65161eddded2a9fd78d076c91c56cbc
    Set PEP CSME and PEP IPU to disabled by default
    Revert [2201411793][cannon_lake.u_ddr4_il_merged_rails][CNL] Please set PEP CSME to enabled by default
    Revert [1406601573][cannon_lake.u_ddr4_il_merged_rails][CNL] Please set PEP IPU to enabled by default
    Hsd-es-id: 2201411793, 1406601573

CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr

commit 8455278aec795b0d2c8c9c40cfb5ea43007a867b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:24 2018 -0800

    Original commit hash: 1eb665fb8222e7e79d873215b11ebceb9c3cf43a
    Original commit date: Fri Dec 22 12:32:07 2017 -0800
    Change-Id: I9834751c34c78fe73ca103dce1528c1d1a83fb89
    [CNL U11][GT0] Inclusion of BIOS option for "Type C support" Enable/Disable
    [Description] Add a setup option to force enable PcdUsbTypeCSupport

CannonLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/PlatformInit/PcdInitDxe/PcdInitDxe.c
CannonLakePlatSamplePkg/PlatformInit/PcdInitDxe/PcdInitDxe.inf
CannonLakePlatSamplePkg/Setup/Advanced.vfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni

commit 9205f2a8f8399455955e0438ee0113a2c730b511
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:20 2018 -0800

    Original commit hash: 759b001c0cd1bdf184f85bb300b439739c409db8
    Original commit date: Wed Jan 3 13:50:21 2018 -0800
    Change-Id: I83ca37fedb6cd2afb66945c8cf578a89d5f162bc
    [Ingredient] Integrate CNL D0 Patch 0x12
    A new patch has been released for CNL D0
    Resolution: Patch 0x12 needs to be integrated into CNL D0

CannonLakePlatSamplePkg/PlatformPkg.fdf

commit abd22aab710d5f160906e8e0ddf644d19fd6fd07
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:19 2018 -0800

    Original commit hash: 5bad8ca8768b701a98a697a09b0ad8ac91aa4201
    Original commit date: Wed Jan 3 11:15:47 2018 -0800
    Change-Id: Ibb7b5238f05847496a08a8e0f4a96824d6643dd0
    [CFL-S62_CNP-H][PM]:Hung with EC05 During S3 Cycle [ME FW initiated GR]
    [Description] Need to set Xtal DWORD0 Warm Stablitiy to 90us

CannonLakeSiliconPkg/Pch/Include/Register/PchRegsClk.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchClk.c

commit 53c4bb17599b6b2732a1c961b75271f5a174e8d8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:17 2018 -0800

    Original commit hash: a02de4215e344a9ad9aa73897910a3f67ce21aa7
    Original commit date: Wed Jan 3 13:52:01 2018 +0200
    Change-Id: I26c85c04fc77bc20142ee673e9ed0271855b22e6
    [CNL][MRC] LP4 Dq/Dqs Retraining Issues MRRs only for SubCh 0
    Issue:
    Dq/Dqs retraining MRRs for subchannel 1/3 are returning invalid
    responses, causing Retraining MRC step to fail.
    Change:
    fix MrcIssueMrr to deswizzle the MRR result according to the correct
    subchannel, and to fit for x8 parts.
    initiate MRRs to subchannel 1/3 in MrcWriteDqDqsReTraining.
    Enable Dq/Dqs retraining as default for MiniBios.

CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit 56cc44d934c45dada760e294cd42286b06915fce
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:16 2018 -0800

    Original commit hash: 43d7499fa8267df1800d34f3beb54db27e406eea
    Original commit date: Wed Jan 3 12:18:05 2018 -0800
    [TeamCity] Weekly Update BIOS ID
    Increment BIOS Major Version and reset Minor Version to 0
    Wed Jan 3 12:18:05 2018 -0800

CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit 2094e7b7a35977072b57f9f7a0633aa9ad91c983
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:15 2018 -0800

    Original commit hash: 3a7c03288682f3dda3be70c12dd26a67b591121b
    Original commit date: Wed Jan 3 11:48:00 2018 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Wed Jan 3 11:48:00 2018 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit b7959f8a87e112c4c0d64503babb067522f4dd27
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:14 2018 -0800

    Original commit hash: 3a7a317591d4f7799cae19847252ca8a66aec68e
    Original commit date: Tue Dec 19 18:12:54 2017 -0800
    Change-Id: I67c316e2ba1ecab0f1d6ed8dc19040a2df23767e
    CFL- S CNP BKC Bios reset at PC 9E06 when Skip System Reset setup option is enabled
    [Description] When setting Skip System Reset BIOS setup option, global reset on ISH disable still executes, leading to extra PPV cycles.

CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiIshInitLib/PeiIshInitLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiIshInitLib/PeiIshInitLib.inf

commit e6d09a957d29bf9e22406e75b756d61b28fe876c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:07 2018 -0800

    Original commit hash: 23fd3b488537c4987856645cacfd6481c847be6e
    Original commit date: Wed Jan 3 15:21:55 2018 +0800
    Change-Id: Ifc87cb31dd378b81c0fb5b0c103d851bfaa511ee
    Title: CNL U11: [Security] Few service\Protocols are failing and protocol names are showing as unknown for self-certification test
    Resolution: Remove wifi, variable and locate services override files. Add #ifndef ... #endif for MSG_DNS_DP.
    Impacted Platform: All CNL and CFL SKUs
    HSD: 1604581223

CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/EapContext.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsProtocol.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsProtocol.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsService.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsService.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsServiceSample.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/KeyLib.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/KeyLib.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableEx.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableEx.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableFormatEx.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrComponentName.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrComponentName.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfig.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfigHii.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfigNVDataStruct.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDriverBinding.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrFileUtil.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrFileUtil.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Dispatcher/Dependency.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Dispatcher/Dispatcher.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeCore.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeCoreExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeMain.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeMain.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeMain/DxeMain.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeMain/DxeProtocolNotify.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Event/Event.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Event/Event.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Event/Timer.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Event/Tpl.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/Ffs.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVol.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolAttrib.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolDriver.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolRead.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolWrite.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVolBlock/FwVolBlock.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVolBlock/FwVolBlock.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Gcd/Gcd.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Gcd/Gcd.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/DriverSupport.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/Handle.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/Handle.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/Locate.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/Notify.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Image/Image.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Image/Image.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Library/Library.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/Imem.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/MemData.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/MemoryProfileRecord.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/Page.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/Pool.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/DebugImageInfo.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/InstallConfigurationTable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/MemoryAttributesTable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/MemoryProtection.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/PropertiesTable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/SetWatchdogTimer.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/Stall.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/SectionExtraction/CoreSectionExtraction.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Dependency.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Dispatcher.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Handle.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/InstallConfigurationTable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Locate.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/MemoryAttributesTable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Notify.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Page.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmCore.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmCore.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmCore.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmCore.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmCoreExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmCorePrivateData.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmIpl.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmIpl.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmIpl.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmIplExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Pool.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Smi.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/SmiHandlerProfile.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/SmramProfileRecord.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/EmuRuntimeDxe/EmuVariable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/EmuRuntimeDxe/EmuVariableRuntimeDxe.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/EmuRuntimeDxe/EmuVariableRuntimeDxe.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/EmuRuntimeDxe/EmuVariableRuntimeDxeExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/EmuRuntimeDxe/InitVariable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/EmuRuntimeDxe/Variable.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/RuntimeDxe/Variable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/RuntimeDxe/Variable.h
CannonLakePlatSamplePkg/Override/MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.h
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

commit 2ca69098128033c0ca7f191444067826264961c5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:04 2018 -0800

    Original commit hash: 70686567266d81740161be059781aaa6d9aee6dc
    Original commit date: Wed Jan 3 01:41:28 2018 -0800
    Title: CNL/CFL - Fix CNL build fail with EDK2 trunk
    Resolution:
    ClientSiliconPkg : include the new library instance when the pcd is enabled build the code with edk2 master
    Hsd-es-id: 1504689582

ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/CpuExceptionCommon.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/CpuExceptionCommon.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionHandlerAsm.asm
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionTssEntryAsm.nasm
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiDxeSmmCpuException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ExceptionHandlerAsm.asm
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm

commit 02a7e8631578783cb378f9d6bda0e0349b36b29a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:02 2018 -0800

    Original commit hash: 5d9c1f00df1c7333cbfe7069b8c9125754831372
    Original commit date: Wed Dec 20 12:11:23 2017 +0100
    Change-Id: I1d3e3b5259fe78193b2bd2bfcbdf483ab64610b2
    Title:[CNL] Chnage the way how GPIO device is hidden from OS when platform doesn't use it
    GPIO Device is not visible under OS, when "Show Hidden Devices" option is set in Device Manager.
    Impacted Platform: CNL/CFL
    Hsd-es-id:1504600928
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl

commit bf28e60f462d49aa82ec6817fe8fd756e5c2dd6a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:33:00 2018 -0800

    Original commit hash: d51371b8d2e5c0a43f7e6772f36cba9d684593cd
    Original commit date: Wed Jan 3 00:18:46 2018 -0800
    Title: CFL-H/CNL-Y8 BIOS: [i-Touch] Observing partial Virtual Keyboard layout in BIOS and EDK Shell
    Resolution:  Update to always redraw on-screen keyboard every 500ms without checking if the screen is refresh or cleaned or not.
    Impacted Platform: CNL, ICL
    HSD:1604572534

ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Universal/VirtualKeyboardDxe/Keyboard.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboardDxe.inf

commit b5e2143b73c530f771a22f34cf2208f9830115c1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:59 2018 -0800

    Original commit hash: 2614cd48ea0d82a66359e2d4e79b2d71ef774823
    Original commit date: Wed Jan 3 14:57:40 2018 +0800
    Change-Id: I6c19aba678005bceb4a13945146cb855ed864221
    [1504687968][CFL_Ebat_Validation][CFL U LP3 KC][V118.2]: Yellow bang "Multimedia Audio Controller" observed in Device Manager Under System Devices
    Resolution: Set Audio DSP default disabled for CFL-U LP3 board based on LP3 BKC config document.
    Impacted Platform: CFL-U LP3 platform.

CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

commit fc9bad4d8b61152063bfb8899bba24ef514e2ecd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:50 2018 -0800

    Original commit hash: 969e51c36efa43b12638f5dd4716ae19293086d7
    Original commit date: Tue Jan 2 11:47:41 2018 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Tue Jan 2 11:47:41 2018 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 71be6761da22eb0ca1df8f2a3855b89bd828504a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:49 2018 -0800

    Original commit hash: 9bda806eaefe013474d52c7fc93ce54489c40b7b
    Original commit date: Tue Dec 26 14:14:24 2017 -0800
    Change-Id: Ic55eddd02f007c685bacbed7f7798956fbe3b414
    Update CPU Type in BIOS BOARD_ID string
    Resolution:
    Currently BIOS shows CNL for both CNL and CFL builds in the BOARD_ID string.
    Need to update CPU_TYPE to CFL for CFL builds

CannonLakePlatSamplePkg/prebuild.bat

commit 5b769bb631f134d48c91957b5bd22fb53502bfae
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:48 2018 -0800

    Original commit hash: 796c972bb7466ada5079479a65b1d3d801ffe123
    Original commit date: Tue Jan 2 07:39:57 2018 -0800
    [1604608045]Fix SMBIOS_STRUCTURE build breaking issue. ---

ClientSiliconPkg/Include/FirmwareVersionInfoHob.h

commit 1b5a3ec725f8222d1ae3f84e2cd8b153675e26a7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:45 2018 -0800

    Original commit hash: 4a55cab67588a0cb79e131df9ef6c36e94e97bdf
    Original commit date: Tue Jan 2 02:31:11 2018 -0800
    [1604608045]CNL FSP: Unable to locate FSP version info Hob using CNL FSP integration docs. ---

ClientSiliconPkg/Include/FirmwareVersionInfoHob.h

commit 93495001a88deca8736be23728cbaf456522f4d0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:43 2018 -0800

    Original commit hash: 991d73fa1c14091726209834c6de595aa25ed462
    Original commit date: Tue Jan 2 10:09:33 2018 +0530
    Change-Id: Ic715fb1f9e0d410a6958d6f88eebac1e32190cb8
    CannonLakeSiliconPkg: CNL FSP MemInfoHob header clean up (remove TODOs)
    Solutions: This patch ensures that MemInfoHob.h is using UEFI header
    for Hob Structure and variable types.
    TEST=Build and Boot CannonLake RVP.
    Hsd-es-id: 1604608152
    Attestation-link: CannonLakePlatformSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakeSiliconPkg/SystemAgent/Include/MemInfoHob.h

commit 08d0fcb9744d96fb69890f3ce08f170d7ed913fe
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:39 2018 -0800

    Original commit hash: aa3d0da01a2ea4a9950911f6fe992bdf93f8e974
    Original commit date: Fri Dec 29 11:51:26 2017 +0800
    Change-Id: I2f7e85f7a8b0df812f2c1d9b11a5a97e4869de5e
    Title: [2201712520][coffee_lake.h_ddr4_rvp][CNL/CFL] stornvme failure found in Intel PEP BIOS Checker test (no PEP constraint on PCI Express NVME disk [1604602351]CNL Y LP4:Two Potential Issues found after running Pep Bios Checker  in OS
    Resolution: Will remove the check associated with SATA PEP settings and report PEP enabled if PCIE ACHI or NVMe  controller class in the slots.
    Verified : Release build can boot to win10 on CFL, tested with PEP BIOS checker without issue.
    Impacted Platform: CNL, CFL
    HSD: 2201712520, 1604602351

CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieSsd.asl

commit 95d8e18b5b3d604fddae8557441edaf101e55622
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:37 2018 -0800

    Original commit hash: 57c9ddeaf64e2cffe34600a47fdb816c5fe69747
    Original commit date: Tue Dec 12 16:29:28 2017 +0800
    Change-Id: I49e4151aefc06845c3de30855683de2844c00b67
    [1504656561] Move BIOS Lock to PciEnumComplete
    [Description] Coffee Lake RC sets BIOS Lock in PEI, different from KBL RC that sets Lock in DXE.
    This change breaks recovery feature, need to move BIOS Lock to PciEnumComplete.

CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLpc.h
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmBiosLockLib/BiosLockLib.c
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmBiosLockLib/PeiDxeSmmBiosLockLib.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSecurity.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c

commit 5b4a8cf2aff0c5fadfb9248fb997329fff5fd4c8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:34 2018 -0800

    Original commit hash: fc212eaee78035c51e4ae16c1e6bbad516660ba5
    Original commit date: Tue Dec 26 10:57:34 2017 +0800
    Change-Id: I677e63e7968a57a5f91fb7e35a1b515ae4a16746
    [1504648207] [CNL/CFL] Platform Power Button code refactoring - Bug fix
    [Description]
    CS enable -> QD5 QD5 Q54 event will be triggered
    CS disable -> Only Q54 event is triggered

CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/EC/Asl/EC.ASL

commit 59a720761da419df32d46cec7c729350d676fbd5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:31 2018 -0800

    Original commit hash: 8fb07a50c344d59c2b9e882503736db4ec7491bd
    Original commit date: Tue Jan 2 10:25:46 2018 +0800
    Change-Id: I237430dc13f109a40d0bccc61e0afad2658f0d63
    [NO HSD] Merge SHA-1: 93a91e3c8acd1babe60811bc673dea2db071f468 -- BpCommonPkg WifiConnectionManagerDxe: Add gEfiRealTimeClockArchProtocolGuid depex
    Resolution: Add gEfiRealTimeClockArchProtocolGuid depex in WifiConnectionManagerDxe to fix
                a hang issue in BaseCryptLib.
    Impacted Platform: All CNL/CFL platform.

CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf

commit 71987645bf19f5898d822765061af355830779e9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:21 2018 -0800

    Original commit hash: 7dbd79959d561e0059b3a6bd78d857045e3493c9
    Original commit date: Mon Jan 1 11:47:03 2018 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Mon Jan 1 11:47:03 2018 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 8e0cd6b0dbd3d5c0a88a3a750ea5334103c726fc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:20 2018 -0800

    Original commit hash: 60524d706bfc7744f4ea27c542d32a115a226fb1
    Original commit date: Sun Dec 31 12:09:59 2017 -0800
    [TeamCity] Weekly Update FSP/RC
    Increment FSP Revision Number and reset FSP Build Number to 1
    Sun Dec 31 12:09:59 2017 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 20b087d115202ee9b2fcd76c82ad8fc523000db7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:19 2018 -0800

    Original commit hash: 0fd3c1b526fc1ca6e637e5e4a2ab3b09eb3e73af
    Original commit date: Sun Dec 31 11:46:58 2017 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Sun Dec 31 11:46:58 2017 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 360ce84a6535e51401d207253d6851181b66b8fb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:18 2018 -0800

    Original commit hash: cc7d3a84352edbf2c31dc3e79a8c6a2633c125d6
    Original commit date: Sat Dec 30 11:47:46 2017 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Sat Dec 30 11:47:46 2017 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 1e567352e84ffd12f948784142db576dadbad0f1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:17 2018 -0800

    Original commit hash: 8019d480e3f1f87dce16e1bae63d4cbe80a157e2
    Original commit date: Sat Dec 30 12:32:57 2017 +0800
    BpCommonPkg: Fix WifiConnectionManagerDxe Build Failure
    Remove unreferenced label 'Exit'.
    Contributed-under: TianoCore Contribution Agreement 1.1

BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c

commit ee403458ad934402e0189216ab3aec8a87a35ab1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:16 2018 -0800

    Original commit hash: 3f75621342836004ee2b8e8fa0e8ab906abec077
    Original commit date: Wed Dec 27 14:25:19 2017 +0800
    BpCommonPkg WifiConnectionManagerDxe: Fixed a status return error in ExtractConfig
    * Config Access protocol is installed when driver is loaded. But in
    current implementation, ExtractConfig will return EFI_INVALID_PARAMETER
    if no Nic is initialized. This error doesn't meet spec requirement.

BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c

commit 29c3fb86be3e28bab8981f974b6c22ae646a03a2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:15 2018 -0800

    Original commit hash: 93a91e3c8acd1babe60811bc673dea2db071f468
    Original commit date: Fri Dec 29 16:21:46 2017 +0800
    BpCommonPkg WifiConnectionManagerDxe: Add gEfiRealTimeClockArchProtocolGuid depex
    Add gEfiRealTimeClockArchProtocolGuid depex in WifiConnectionManagerDxe to fix
    a hang issue in BaseCryptLib.
    According to current KBL code execution flow, WifiConnectionManagerDxe is executed
    before PcatRealTimeClockRuntimeDxe that will produce gEfiRealTimeClockArchProtocolGuid
    to indicate time services in gRT are ready.
    The code flow below will call gRT->GetTime() before gEfiRealTimeClockArchProtocolGuid
    is installed and EFI_NOT_AVAILABLE_YET will be returned.
    WifiMgrDxeDriverEntryPoint() ->
    EfiKmsRegisterClient() ->
    RandomBytes() ->
    ...
    rand_nopseudo_bytes() ->
    rand_bytes() ->
    ...
    time() ->
    gRT->GetTime()
    Then the Time local variable in time() of CryptoPkg\Library\BaseCryptLib\SysCall\TimerWrapper.c
    will have random stack value and the for loop could not break if Time.Year is < 1970.

BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf

commit 3ee2859999bbe07cd084e4dd5bc2d56ed9baa54f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:14 2018 -0800

    Original commit hash: 8660110dd33358c788813ecc99e4054a409f7fc5
    Original commit date: Thu Dec 28 20:40:33 2017 +0800
    BpCommonPkg KeyEnroll: Fix GCC Build Failure

BpCommonPkg/Tools/KeyEnroll/AuthVarCertDB.c
BpCommonPkg/Tools/KeyEnroll/AuthVariable.c
BpCommonPkg/Tools/KeyEnroll/GNUmakefile

commit a36e90dbf59ab457759c5bf398c0853b38504d8d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:12 2018 -0800

    Original commit hash: 3b2efac589d3151829b10a6dbb9d137a4ad6246c
    Original commit date: Thu Dec 28 19:18:29 2017 -0800
    Change-Id: I11cd63704ee112652c4fbc2d3d11f4d05908057d
    [NO_HSD] Update BIOS ID to 119

CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit e52e220ce66a4a72d317435bca7c4f2c9f741566
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:09 2018 -0800

    Original commit hash: 02b9d943ffb495f8cfc8c4c39c87dd960380c19d
    Original commit date: Thu Dec 28 10:40:37 2017 +0800
    BpCommonPkg\KeyEnroll: Convert file to DOS format & update copyright
    Contributed-under: TianoCore Contribution Agreement 1.1

BpCommonPkg/Tools/KeyEnroll/AuthVarCertDB.c
BpCommonPkg/Tools/KeyEnroll/AuthVarCertDB.h
BpCommonPkg/Tools/KeyEnroll/AuthVariable.c
BpCommonPkg/Tools/KeyEnroll/AuthVariable.h
BpCommonPkg/Tools/KeyEnroll/HowToBuild.txt
BpCommonPkg/Tools/KeyEnroll/KeyEnroll.c
BpCommonPkg/Tools/KeyEnroll/KeyEnroll.h
BpCommonPkg/Tools/KeyEnroll/Makefile
BpCommonPkg/Tools/KeyEnroll/Pkcs7Verify.c
BpCommonPkg/Tools/KeyEnroll/Pkcs7Verify.h
BpCommonPkg/Tools/KeyEnroll/Unaligned.c
BpCommonPkg/Tools/KeyEnroll/Unaligned.h
BpCommonPkg/Tools/KeyEnroll/VariableCommon.h

commit 701a61d31083c2bd4b0c0445ae93087e520d1c11
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:07 2018 -0800

    Original commit hash: 7ddba6d5e379e5317339f2ae4036eafd80142461
    Original commit date: Wed Dec 27 23:28:30 2017 +0800
    FMMT Tool: Update binary to match with latest Source

BpCommonPkg/Tools/FMMT/FMMT.exe

commit b1a255a9e34e7090e0c6b679353df84875d5cc9b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:06 2018 -0800

    Original commit hash: 2dfa76749a1aba5bc1512f0c7611a9b1e14aa95f
    Original commit date: Wed Dec 27 23:27:54 2017 +0800
    FCE Tool: Update binary to match with latest Source

BpCommonPkg/Tools/FCE/BfmLib.exe
BpCommonPkg/Tools/FCE/FCE.exe

commit b6b31fff96773a616a06d33b00f6c63bc62c7dd6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:05 2018 -0800

    Original commit hash: 17d7b6e352c2edfc1f785db5ab198f7feb70ed30
    Original commit date: Wed Dec 27 23:03:51 2017 +0800
    FMMT: Fix the regression bug caused by 5bfdb4
    In last patch, it only updated the Index change in the if statement,
    but missed to change it in the else statement.

BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.c

commit 41ae1d3e4acc1f3adec8779a929c2ad17a5dae1b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:04 2018 -0800

    Original commit hash: e0e5850980d8cf8516afc33ce023af0cc7b57b6e
    Original commit date: Wed Dec 27 22:14:07 2017 +0800
    CryptoPkg/OpensslLib: Correct the GCC-AARCH64 build flag.
    Sync-up two commits from the community to fix the GCC build flags:
    08ba82934ebd026a0ea18405df847f0cda0441f5:
           AARCH64 - suppress format string warning
    c24d664dca26c41bbba84ca37b54e81f85bcb249
           AARCH64: disable rather than demote format warning

CryptoPkg/Library/OpensslLib/OpensslLib.inf
CryptoPkg/Library/OpensslLib/OpensslLibCrypto.inf

commit 1b806fe877b3d4788dd6e82e72826a09c4bde55f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:03 2018 -0800

    Original commit hash: 291a2b3a953beb6d22d3be1d38b45d849289a81f
    Original commit date: Mon Dec 18 09:29:02 2017 +0530
    Change-Id: I1045f794080fd9be331a260448e40361cc3d4802
    Fixes ECC issues in BpCommonPkg\Bluetooth

BpCommonPkg/Bluetooth/HidKbDxe/KeyBoard.c
BpCommonPkg/Bluetooth/UsbBtHciDxe/UsbBtHci.c

commit a4fd2c628b0708810cfdd63f02da79be4caee731
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:32:00 2018 -0800

    Original commit hash: fba85aa73ceb10757cc63f59ee3d06fe2cd073b5
    Original commit date: Wed Dec 20 12:16:36 2017 -0800
    Change-Id: I25c6468fde7980a2920db86685b64e57a5326034
    CannonLakeSiliconPkg: [CNL][MRC] LPDDR4 x8 Dies have different tWR and tWTR than x16
    Change: Updated ther MR1 write recovery latencies. This check-in is based on MRC version 0.5.1.14.

CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4Registers.h

commit 67c7cafa5a51a13e4091fe922d6be798bf247b2b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:57 2018 -0800

    Original commit hash: 27d675bef83e95b8a2d70ac05934389a5b9523dc
    Original commit date: Wed Dec 27 19:18:31 2017 -0800
    Title:
    Clean up ClientCommonPkg/Override/BpCommonPkg
    Resolution:  Clean up ClientCommonPkg/Override/BpCommonPkg
    Impacted Platform: ICL
    HSD:[1504660956]

ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/TraceHubStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/TraceHubStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/TraceHubStatusCodeWorker.c
ClientCommonPkg/Override/RoyalParkCommonOverride.md

commit c1a8af1a8bbcefc4e83621850361250fc982bec3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:45 2018 -0800

    Original commit hash: 3fa5d21bf540dfb737ddb5127fae534d689d4c63
    Original commit date: Thu Dec 7 14:54:51 2017 +0100
    Change-Id: Ieb913b3325d070052429d5e458795933bbf2fe8e
    RST_CONFIG_VARIABLE flag ModeSwitch change to address Data Drive Acceleration feature
    BIOS will disable remapping on all root ports if RST installer requested mode switch to RAID.
    This is to avoid remapping the system drive while RST driver with remapping support is not yet present.

CannonLakePlatSamplePkg/Features/Rst/RstOneClickEnable/RstOneClickEnable.c
CannonLakePlatSamplePkg/Features/Rst/RstOneClickEnable/RstOneClickEnable.h

commit 8453b3ef429beb7f088c0f533f2ec90a05f9306a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:42 2018 -0800

    Original commit hash: 9ea8e7710687979b89dcd6794a1341dca82ffa1e
    Original commit date: Wed Dec 27 03:08:02 2017 +0800
    CryptoPkg: Update OpenSSL version to 1.1.0g
    Update the supported OpenSSL version to the latest 1.1.0g (02-Nov-2017).
    (EDKII commit: dce03c46aaa980babefa06393354bc0adfd87ae3)
    And also sync-up two extra EDKII commits:
    9c14f76bae256820993e060461bc036b82634700: TlsLib - Add some parameter
                                                check and clarification.
    4a75acbed352c43dbb01d32d4d0afcb28eb128e3: Remove Cryptest Application.

CryptoPkg/Application/Cryptest/AuthenticodeVerify.c
CryptoPkg/Application/Cryptest/BlockCipherVerify.c
CryptoPkg/Application/Cryptest/Cryptest.c
CryptoPkg/Application/Cryptest/Cryptest.h
CryptoPkg/Application/Cryptest/Cryptest.inf
CryptoPkg/Application/Cryptest/Cryptest.uni
CryptoPkg/Application/Cryptest/CryptestExtra.uni
CryptoPkg/Application/Cryptest/DhVerify.c
CryptoPkg/Application/Cryptest/HashVerify.c
CryptoPkg/Application/Cryptest/HmacVerify.c
CryptoPkg/Application/Cryptest/Pkcs5Pbkdf2Verify.c
CryptoPkg/Application/Cryptest/RandVerify.c
CryptoPkg/Application/Cryptest/RsaVerify.c
CryptoPkg/Application/Cryptest/RsaVerify2.c
CryptoPkg/Application/Cryptest/TSVerify.c
CryptoPkg/CryptoPkg.dsc
CryptoPkg/Include/Library/TlsLib.h
CryptoPkg/Library/OpensslLib/OpenSSL-HOWTO.txt
CryptoPkg/Library/OpensslLib/OpensslLib.inf
CryptoPkg/Library/OpensslLib/OpensslLibCrypto.inf
CryptoPkg/Library/OpensslLib/buildinf.h
CryptoPkg/Library/OpensslLib/openssl/.travis.yml
CryptoPkg/Library/OpensslLib/openssl/CHANGES
CryptoPkg/Library/OpensslLib/openssl/Configurations/10-main.conf
CryptoPkg/Library/OpensslLib/openssl/Configurations/README
CryptoPkg/Library/OpensslLib/openssl/Configurations/descrip.mms.tmpl
CryptoPkg/Library/OpensslLib/openssl/Configurations/unix-Makefile.tmpl
CryptoPkg/Library/OpensslLib/openssl/Configurations/windows-makefile.tmpl
CryptoPkg/Library/OpensslLib/openssl/Configure
CryptoPkg/Library/OpensslLib/openssl/INSTALL
CryptoPkg/Library/OpensslLib/openssl/LICENSE
CryptoPkg/Library/OpensslLib/openssl/Makefile.shared
CryptoPkg/Library/OpensslLib/openssl/NEWS
CryptoPkg/Library/OpensslLib/openssl/NOTES.WIN
CryptoPkg/Library/OpensslLib/openssl/README
CryptoPkg/Library/OpensslLib/openssl/apps/apps.c
CryptoPkg/Library/OpensslLib/openssl/apps/apps.h
CryptoPkg/Library/OpensslLib/openssl/apps/build.info
CryptoPkg/Library/OpensslLib/openssl/apps/ca.c
CryptoPkg/Library/OpensslLib/openssl/apps/dhparam.c
CryptoPkg/Library/OpensslLib/openssl/apps/enc.c
CryptoPkg/Library/OpensslLib/openssl/apps/engine.c
CryptoPkg/Library/OpensslLib/openssl/apps/openssl.c
CryptoPkg/Library/OpensslLib/openssl/apps/opt.c
CryptoPkg/Library/OpensslLib/openssl/apps/passwd.c
CryptoPkg/Library/OpensslLib/openssl/apps/pkcs12.c
CryptoPkg/Library/OpensslLib/openssl/apps/pkcs8.c
CryptoPkg/Library/OpensslLib/openssl/apps/progs.h
CryptoPkg/Library/OpensslLib/openssl/apps/progs.pl
CryptoPkg/Library/OpensslLib/openssl/apps/rehash.c
CryptoPkg/Library/OpensslLib/openssl/apps/req.c
CryptoPkg/Library/OpensslLib/openssl/apps/rsa.c
CryptoPkg/Library/OpensslLib/openssl/apps/s_cb.c
CryptoPkg/Library/OpensslLib/openssl/apps/s_client.c
CryptoPkg/Library/OpensslLib/openssl/apps/s_server.c
CryptoPkg/Library/OpensslLib/openssl/apps/s_socket.c
CryptoPkg/Library/OpensslLib/openssl/apps/s_time.c
CryptoPkg/Library/OpensslLib/openssl/apps/smime.c
CryptoPkg/Library/OpensslLib/openssl/apps/speed.c
CryptoPkg/Library/OpensslLib/openssl/apps/spkac.c
CryptoPkg/Library/OpensslLib/openssl/apps/srp.c
CryptoPkg/Library/OpensslLib/openssl/apps/ts.c
CryptoPkg/Library/OpensslLib/openssl/apps/tsget.in
CryptoPkg/Library/OpensslLib/openssl/apps/verify.c
CryptoPkg/Library/OpensslLib/openssl/apps/x509.c
CryptoPkg/Library/OpensslLib/openssl/appveyor.yml
CryptoPkg/Library/OpensslLib/openssl/config
CryptoPkg/Library/OpensslLib/openssl/crypto/aes/aes_ige.c
CryptoPkg/Library/OpensslLib/openssl/crypto/aes/asm/aes-s390x.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/aes/asm/aesni-sha1-x86_64.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/aes/asm/aesni-sha256-x86_64.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/aes/asm/bsaes-armv7.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/armcap.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/a_bitstr.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/a_digest.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/a_gentm.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/a_int.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/a_sign.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/a_strex.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/a_strnid.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/a_time.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/a_utctm.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/a_verify.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/ameth_lib.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/asn1_err.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/asn1_locl.h
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/asn1_par.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/bio_asn1.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/build.info
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/f_int.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/tasn_fre.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/tasn_new.c
CryptoPkg/Library/OpensslLib/openssl/crypto/asn1/x_long.c
CryptoPkg/Library/OpensslLib/openssl/crypto/bf/bf_locl.h
CryptoPkg/Library/OpensslLib/openssl/crypto/bio/b_addr.c
CryptoPkg/Library/OpensslLib/openssl/crypto/bio/b_print.c
CryptoPkg/Library/OpensslLib/openssl/crypto/bio/b_sock.c
CryptoPkg/Library/OpensslLib/openssl/crypto/bio/bss_dgram.c
CryptoPkg/Library/OpensslLib/openssl/crypto/bio/bss_fd.c
CryptoPkg/Library/OpensslLib/openssl/crypto/bio/bss_file.c
CryptoPkg/Library/OpensslLib/openssl/crypto/bn/asm/sparcv9-mont.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/bn/asm/x86_64-mont5.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/bn/bn_exp.c
CryptoPkg/Library/OpensslLib/openssl/crypto/bn/bn_gcd.c
CryptoPkg/Library/OpensslLib/openssl/crypto/bn/bn_lib.c
CryptoPkg/Library/OpensslLib/openssl/crypto/bn/bn_mont.c
CryptoPkg/Library/OpensslLib/openssl/crypto/bn/bn_mul.c
CryptoPkg/Library/OpensslLib/openssl/crypto/bn/bn_prime.c
CryptoPkg/Library/OpensslLib/openssl/crypto/bn/bn_print.c
CryptoPkg/Library/OpensslLib/openssl/crypto/bn/bn_x931p.c
CryptoPkg/Library/OpensslLib/openssl/crypto/buffer/buffer.c
CryptoPkg/Library/OpensslLib/openssl/crypto/cast/c_enc.c
CryptoPkg/Library/OpensslLib/openssl/crypto/cast/cast_lcl.h
CryptoPkg/Library/OpensslLib/openssl/crypto/cmac/cmac.c
CryptoPkg/Library/OpensslLib/openssl/crypto/cms/cms_asn1.c
CryptoPkg/Library/OpensslLib/openssl/crypto/cms/cms_smime.c
CryptoPkg/Library/OpensslLib/openssl/crypto/conf/conf_def.c
CryptoPkg/Library/OpensslLib/openssl/crypto/conf/conf_err.c
CryptoPkg/Library/OpensslLib/openssl/crypto/cryptlib.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ct/ct_log.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ct/ct_x509v3.c
CryptoPkg/Library/OpensslLib/openssl/crypto/des/des_locl.h
CryptoPkg/Library/OpensslLib/openssl/crypto/dh/dh_key.c
CryptoPkg/Library/OpensslLib/openssl/crypto/dh/dh_lib.c
CryptoPkg/Library/OpensslLib/openssl/crypto/dsa/dsa_ameth.c
CryptoPkg/Library/OpensslLib/openssl/crypto/dsa/dsa_gen.c
CryptoPkg/Library/OpensslLib/openssl/crypto/dsa/dsa_lib.c
CryptoPkg/Library/OpensslLib/openssl/crypto/dsa/dsa_ossl.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ec/asm/ecp_nistz256-x86_64.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/ec/curve25519.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ec/ec_ameth.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ec/ec_asn1.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ec/ec_kmeth.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ec/ec_mult.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ec/ecdh_ossl.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ec/ecdsa_ossl.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ec/eck_prn.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ec/ecp_nistp224.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ec/ecp_nistp256.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ec/ecp_nistp521.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ec/ecp_nistz256.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ec/ecx_meth.c
CryptoPkg/Library/OpensslLib/openssl/crypto/engine/eng_lib.c
CryptoPkg/Library/OpensslLib/openssl/crypto/err/err.c
CryptoPkg/Library/OpensslLib/openssl/crypto/err/openssl.ec
CryptoPkg/Library/OpensslLib/openssl/crypto/evp/e_aes.c
CryptoPkg/Library/OpensslLib/openssl/crypto/evp/e_aes_cbc_hmac_sha1.c
CryptoPkg/Library/OpensslLib/openssl/crypto/evp/e_aes_cbc_hmac_sha256.c
CryptoPkg/Library/OpensslLib/openssl/crypto/evp/evp_enc.c
CryptoPkg/Library/OpensslLib/openssl/crypto/evp/evp_err.c
CryptoPkg/Library/OpensslLib/openssl/crypto/evp/evp_key.c
CryptoPkg/Library/OpensslLib/openssl/crypto/evp/m_sigver.c
CryptoPkg/Library/OpensslLib/openssl/crypto/evp/p5_crpt2.c
CryptoPkg/Library/OpensslLib/openssl/crypto/evp/p_lib.c
CryptoPkg/Library/OpensslLib/openssl/crypto/evp/pmeth_lib.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ex_data.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ia64cpuid.S
CryptoPkg/Library/OpensslLib/openssl/crypto/idea/idea_lcl.h
CryptoPkg/Library/OpensslLib/openssl/crypto/include/internal/bn_dh.h
CryptoPkg/Library/OpensslLib/openssl/crypto/include/internal/evp_int.h
CryptoPkg/Library/OpensslLib/openssl/crypto/init.c
CryptoPkg/Library/OpensslLib/openssl/crypto/lhash/lh_stats.c
CryptoPkg/Library/OpensslLib/openssl/crypto/lhash/lhash.c
CryptoPkg/Library/OpensslLib/openssl/crypto/lhash/lhash_lcl.h
CryptoPkg/Library/OpensslLib/openssl/crypto/mem.c
CryptoPkg/Library/OpensslLib/openssl/crypto/mem_sec.c
CryptoPkg/Library/OpensslLib/openssl/crypto/modes/asm/ghash-s390x.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/modes/cbc128.c
CryptoPkg/Library/OpensslLib/openssl/crypto/modes/gcm128.c
CryptoPkg/Library/OpensslLib/openssl/crypto/modes/ocb128.c
CryptoPkg/Library/OpensslLib/openssl/crypto/o_dir.c
CryptoPkg/Library/OpensslLib/openssl/crypto/o_str.c
CryptoPkg/Library/OpensslLib/openssl/crypto/o_time.c
CryptoPkg/Library/OpensslLib/openssl/crypto/objects/o_names.c
CryptoPkg/Library/OpensslLib/openssl/crypto/objects/obj_dat.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ocsp/ocsp_ht.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ocsp/ocsp_vfy.c
CryptoPkg/Library/OpensslLib/openssl/crypto/pem/pem_lib.c
CryptoPkg/Library/OpensslLib/openssl/crypto/pem/pem_pk8.c
CryptoPkg/Library/OpensslLib/openssl/crypto/pem/pem_pkey.c
CryptoPkg/Library/OpensslLib/openssl/crypto/pem/pvkfmt.c
CryptoPkg/Library/OpensslLib/openssl/crypto/perlasm/x86_64-xlate.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/pkcs12/p12_kiss.c
CryptoPkg/Library/OpensslLib/openssl/crypto/pkcs12/p12_mutl.c
CryptoPkg/Library/OpensslLib/openssl/crypto/pkcs7/pk7_asn1.c
CryptoPkg/Library/OpensslLib/openssl/crypto/poly1305/asm/poly1305-armv8.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/ppccap.c
CryptoPkg/Library/OpensslLib/openssl/crypto/rand/md_rand.c
CryptoPkg/Library/OpensslLib/openssl/crypto/rand/rand_lib.c
CryptoPkg/Library/OpensslLib/openssl/crypto/rand/randfile.c
CryptoPkg/Library/OpensslLib/openssl/crypto/rc2/rc2_locl.h
CryptoPkg/Library/OpensslLib/openssl/crypto/rc5/rc5_locl.h
CryptoPkg/Library/OpensslLib/openssl/crypto/rsa/rsa_gen.c
CryptoPkg/Library/OpensslLib/openssl/crypto/rsa/rsa_lib.c
CryptoPkg/Library/OpensslLib/openssl/crypto/rsa/rsa_oaep.c
CryptoPkg/Library/OpensslLib/openssl/crypto/rsa/rsa_ossl.c
CryptoPkg/Library/OpensslLib/openssl/crypto/rsa/rsa_pk1.c
CryptoPkg/Library/OpensslLib/openssl/crypto/rsa/rsa_pmeth.c
CryptoPkg/Library/OpensslLib/openssl/crypto/rsa/rsa_pss.c
CryptoPkg/Library/OpensslLib/openssl/crypto/rsa/rsa_x931g.c
CryptoPkg/Library/OpensslLib/openssl/crypto/s390xcap.c
CryptoPkg/Library/OpensslLib/openssl/crypto/s390xcpuid.S
CryptoPkg/Library/OpensslLib/openssl/crypto/seed/seed.c
CryptoPkg/Library/OpensslLib/openssl/crypto/sha/asm/sha1-586.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/sha/asm/sha1-s390x.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/sha/asm/sha1-x86_64.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/sha/asm/sha512-s390x.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/sha/sha512.c
CryptoPkg/Library/OpensslLib/openssl/crypto/srp/srp_vfy.c
CryptoPkg/Library/OpensslLib/openssl/crypto/txt_db/txt_db.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ui/ui_lib.c
CryptoPkg/Library/OpensslLib/openssl/crypto/ui/ui_openssl.c
CryptoPkg/Library/OpensslLib/openssl/crypto/whrlpool/wp_dgst.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509/by_dir.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509/by_file.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509/x509_att.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509/x509_ext.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509/x509_lu.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509/x509_v3.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509/x509_vfy.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509/x509name.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509/x_all.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509/x_name.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509v3/pcy_tree.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509v3/v3_addr.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509v3/v3_alt.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509v3/v3_cpols.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509v3/v3_genn.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509v3/v3_info.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509v3/v3_ncons.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509v3/v3_purp.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x509v3/v3_utl.c
CryptoPkg/Library/OpensslLib/openssl/crypto/x86_64cpuid.pl
CryptoPkg/Library/OpensslLib/openssl/crypto/x86cpuid.pl
CryptoPkg/Library/OpensslLib/openssl/demos/evp/aesgcm.c
CryptoPkg/Library/OpensslLib/openssl/doc/CT_POLICY_EVAL_CTX_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/HOWTO/keys.txt
CryptoPkg/Library/OpensslLib/openssl/doc/README
CryptoPkg/Library/OpensslLib/openssl/doc/SCT_validate.pod
CryptoPkg/Library/OpensslLib/openssl/doc/SSL_CTX_set_ct_validation_callback.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/asn1parse.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/ca.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/ciphers.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/cms.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/config.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/crl.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/crl2pkcs7.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/dgst.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/dhparam.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/dsa.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/dsaparam.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/ec.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/ecparam.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/enc.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/engine.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/errstr.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/gendsa.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/genpkey.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/genrsa.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/list.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/nseq.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/ocsp.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/openssl.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/passwd.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/pkcs12.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/pkcs7.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/pkcs8.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/pkey.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/pkeyparam.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/pkeyutl.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/rand.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/rehash.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/req.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/rsa.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/rsautl.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/s_client.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/s_server.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/s_time.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/sess_id.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/smime.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/speed.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/spkac.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/ts.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/tsget.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/verify.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/version.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/x509.pod
CryptoPkg/Library/OpensslLib/openssl/doc/apps/x509v3_config.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ASN1_INTEGER_get_int64.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ASN1_STRING_print_ex.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ASN1_generate_nconf.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ASYNC_WAIT_CTX_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BIO_ADDRINFO.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BIO_ctrl.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BIO_get_data.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BIO_get_ex_new_index.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BIO_meth_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BIO_parse_hostserv.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BIO_push.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BIO_set_callback.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BIO_should_retry.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_BLINDING_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_CTX_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_add.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_add_word.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_bn2bin.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_cmp.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_copy.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_generate_prime.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_mod_inverse.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_mod_mul_montgomery.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_mod_mul_reciprocal.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_num_bytes.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_rand.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_set_bit.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_swap.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BN_zero.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/BUF_MEM_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/CMS_add0_cert.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/CMS_get0_SignerInfos.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/CONF_modules_load_file.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/CRYPTO_THREAD_run_once.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/CRYPTO_get_ex_new_index.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/CT_POLICY_EVAL_CTX_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/DEFINE_STACK_OF.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/DH_get0_pqg.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/DH_meth_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/DH_set_method.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/DSA_generate_parameters.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/DSA_get0_pqg.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/DSA_meth_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/DSA_set_method.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ECPKParameters_print.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EC_GFp_simple_method.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EC_GROUP_copy.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EC_GROUP_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EC_KEY_get_enc_flags.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EC_KEY_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EC_POINT_add.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EC_POINT_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ERR_GET_LIB.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ERR_clear_error.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ERR_error_string.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ERR_get_error.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ERR_load_crypto_strings.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ERR_load_strings.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ERR_print_errors.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ERR_put_error.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ERR_remove_state.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ERR_set_mark.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EVP_CIPHER_meth_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EVP_DigestSignInit.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EVP_DigestVerifyInit.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EVP_EncryptInit.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EVP_MD_meth_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EVP_PKEY_keygen.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EVP_PKEY_set1_RSA.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EVP_SignInit.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/EVP_VerifyInit.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/OCSP_response_status.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/OPENSSL_ia32cap.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/OPENSSL_init_crypto.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/OPENSSL_secure_malloc.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/PEM_read_bio_PrivateKey.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/PKCS12_newpass.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/PKCS12_parse.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/RAND_load_file.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/RSA_generate_key.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/RSA_get0_key.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/RSA_meth_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/RSA_padding_add_PKCS1_type_1.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/RSA_private_encrypt.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/RSA_public_encrypt.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/RSA_set_method.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/SCT_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/SCT_validate.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/SMIME_read_PKCS7.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/SSL_set_bio.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/UI_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/X509_CRL_get0_by_serial.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/X509_LOOKUP_hash_dir.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/X509_STORE_CTX_new.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/X509_STORE_get0_param.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/X509_STORE_set_verify_cb_func.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/X509_VERIFY_PARAM_set_flags.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/X509_digest.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/X509_get_notBefore.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/ct.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/d2i_PrivateKey.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/d2i_X509.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/des_modes.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/evp.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/hmac.pod
CryptoPkg/Library/OpensslLib/openssl/doc/crypto/x509.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/SSL_CTX_dane_enable.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/SSL_CTX_set_alpn_select_cb.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/SSL_CTX_set_ct_validation_callback.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/SSL_CTX_set_min_proto_version.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/SSL_CTX_set_options.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/SSL_CTX_set_verify.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/SSL_SESSION_free.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/SSL_SESSION_get0_id_context.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/SSL_SESSION_get_time.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/SSL_SESSION_has_ticket.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/SSL_SESSION_set1_id.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/SSL_library_init.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/SSL_set_bio.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/SSL_set_connect_state.pod
CryptoPkg/Library/OpensslLib/openssl/doc/ssl/ssl.pod
CryptoPkg/Library/OpensslLib/openssl/e_os.h
CryptoPkg/Library/OpensslLib/openssl/engines/afalg/e_afalg.c
CryptoPkg/Library/OpensslLib/openssl/engines/afalg/e_afalg.h
CryptoPkg/Library/OpensslLib/openssl/engines/e_capi.c
CryptoPkg/Library/OpensslLib/openssl/engines/e_dasync.c
CryptoPkg/Library/OpensslLib/openssl/engines/engine_vector.mar
CryptoPkg/Library/OpensslLib/openssl/include/internal/dso.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/asn1.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/asn1t.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/bio.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/bn.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/buffer.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/conf.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/crypto.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/dh.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/e_os2.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/ec.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/err.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/evp.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/lhash.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/objects.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/opensslv.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/seed.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/srtp.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/ssl.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/tls1.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/x509.h
CryptoPkg/Library/OpensslLib/openssl/include/openssl/x509_vfy.h
CryptoPkg/Library/OpensslLib/openssl/ssl/bio_ssl.c
CryptoPkg/Library/OpensslLib/openssl/ssl/d1_msg.c
CryptoPkg/Library/OpensslLib/openssl/ssl/record/rec_layer_d1.c
CryptoPkg/Library/OpensslLib/openssl/ssl/record/rec_layer_s3.c
CryptoPkg/Library/OpensslLib/openssl/ssl/record/record.h
CryptoPkg/Library/OpensslLib/openssl/ssl/record/ssl3_record.c
CryptoPkg/Library/OpensslLib/openssl/ssl/s3_enc.c
CryptoPkg/Library/OpensslLib/openssl/ssl/s3_lib.c
CryptoPkg/Library/OpensslLib/openssl/ssl/ssl_asn1.c
CryptoPkg/Library/OpensslLib/openssl/ssl/ssl_cert.c
CryptoPkg/Library/OpensslLib/openssl/ssl/ssl_ciph.c
CryptoPkg/Library/OpensslLib/openssl/ssl/ssl_conf.c
CryptoPkg/Library/OpensslLib/openssl/ssl/ssl_err.c
CryptoPkg/Library/OpensslLib/openssl/ssl/ssl_lib.c
CryptoPkg/Library/OpensslLib/openssl/ssl/ssl_locl.h
CryptoPkg/Library/OpensslLib/openssl/ssl/ssl_rsa.c
CryptoPkg/Library/OpensslLib/openssl/ssl/ssl_sess.c
CryptoPkg/Library/OpensslLib/openssl/ssl/ssl_stat.c
CryptoPkg/Library/OpensslLib/openssl/ssl/statem/statem.c
CryptoPkg/Library/OpensslLib/openssl/ssl/statem/statem.h
CryptoPkg/Library/OpensslLib/openssl/ssl/statem/statem_clnt.c
CryptoPkg/Library/OpensslLib/openssl/ssl/statem/statem_dtls.c
CryptoPkg/Library/OpensslLib/openssl/ssl/statem/statem_srvr.c
CryptoPkg/Library/OpensslLib/openssl/ssl/t1_enc.c
CryptoPkg/Library/OpensslLib/openssl/ssl/t1_ext.c
CryptoPkg/Library/OpensslLib/openssl/ssl/t1_lib.c
CryptoPkg/Library/OpensslLib/openssl/ssl/t1_trce.c
CryptoPkg/Library/OpensslLib/openssl/ssl/tls_srp.c
CryptoPkg/Library/OpensslLib/openssl/test/README
CryptoPkg/Library/OpensslLib/openssl/test/afalgtest.c
CryptoPkg/Library/OpensslLib/openssl/test/asynctest.c
CryptoPkg/Library/OpensslLib/openssl/test/build.info
CryptoPkg/Library/OpensslLib/openssl/test/danetest.c
CryptoPkg/Library/OpensslLib/openssl/test/dhtest.c
CryptoPkg/Library/OpensslLib/openssl/test/ecdhtest.c
CryptoPkg/Library/OpensslLib/openssl/test/ecdhtest_cavs.h
CryptoPkg/Library/OpensslLib/openssl/test/enginetest.c
CryptoPkg/Library/OpensslLib/openssl/test/evp_test.c
CryptoPkg/Library/OpensslLib/openssl/test/evptests.txt
CryptoPkg/Library/OpensslLib/openssl/test/exdatatest.c
CryptoPkg/Library/OpensslLib/openssl/test/handshake_helper.c
CryptoPkg/Library/OpensslLib/openssl/test/recipes/15-test_ecdh.t
CryptoPkg/Library/OpensslLib/openssl/test/recipes/15-test_rsa.t
CryptoPkg/Library/OpensslLib/openssl/test/recipes/25-test_verify.t
CryptoPkg/Library/OpensslLib/openssl/test/recipes/70-test_sslrecords.t
CryptoPkg/Library/OpensslLib/openssl/test/recipes/80-test_cms.t
CryptoPkg/Library/OpensslLib/openssl/test/recipes/80-test_ocsp.t
CryptoPkg/Library/OpensslLib/openssl/test/recipes/80-test_ssl_new.t
CryptoPkg/Library/OpensslLib/openssl/test/recipes/80-test_ssl_old.t
CryptoPkg/Library/OpensslLib/openssl/test/recipes/80-test_tsa.t
CryptoPkg/Library/OpensslLib/openssl/test/recipes/90-test_shlibload.t
CryptoPkg/Library/OpensslLib/openssl/test/run_tests.pl
CryptoPkg/Library/OpensslLib/openssl/test/secmemtest.c
CryptoPkg/Library/OpensslLib/openssl/test/smime-certs/mksmime-certs.sh
CryptoPkg/Library/OpensslLib/openssl/test/ssl-tests/04-client_auth.conf.in
CryptoPkg/Library/OpensslLib/openssl/test/ssl-tests/12-ct.conf
CryptoPkg/Library/OpensslLib/openssl/test/ssl-tests/12-ct.conf.in
CryptoPkg/Library/OpensslLib/openssl/test/ssl-tests/17-renegotiate.conf.in
CryptoPkg/Library/OpensslLib/openssl/test/ssl-tests/18-dtls-renegotiate.conf.in
CryptoPkg/Library/OpensslLib/openssl/test/ssl-tests/ssltests_base.pm
CryptoPkg/Library/OpensslLib/openssl/test/ssl_test_ctx.c
CryptoPkg/Library/OpensslLib/openssl/test/sslapitest.c
CryptoPkg/Library/OpensslLib/openssl/test/ssltest_old.c
CryptoPkg/Library/OpensslLib/openssl/test/ssltestlib.c
CryptoPkg/Library/OpensslLib/openssl/test/testlib/OpenSSL/Test.pm
CryptoPkg/Library/OpensslLib/openssl/test/testlib/OpenSSL/Test/Utils.pm
CryptoPkg/Library/OpensslLib/openssl/test/testutil.h
CryptoPkg/Library/OpensslLib/openssl/util/TLSProxy/Proxy.pm
CryptoPkg/Library/OpensslLib/openssl/util/build.info
CryptoPkg/Library/OpensslLib/openssl/util/find-doc-nits.pl
CryptoPkg/Library/OpensslLib/openssl/util/libcrypto.num
CryptoPkg/Library/OpensslLib/openssl/util/mkdef.pl
CryptoPkg/Library/OpensslLib/openssl/util/process_docs.pl
CryptoPkg/Library/OpensslLib/openssl/util/shareable_image_wrap.c.in
CryptoPkg/Library/TlsLib/TlsConfig.c

commit 7b7405c309a20b77b659a52d0eed99bd5f8b45cc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:33 2018 -0800

    Original commit hash: 271b2044597dd7147b7f5b01bb8bb98be6a8153f
    Original commit date: Mon Dec 25 09:56:38 2017 +0800
    BpCommonPkg/KeyEnroll: Update KeyEnroll binary.
    Update the new version binary.

BpCommonPkg/Tools/KeyEnroll/KeyEnroll.exe

commit 695c0739155b237ba10bfc3fa0a4d35f66a92a79
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:32 2018 -0800

    Original commit hash: 6aed988e6788bd05a69339b0900c0093f9b9b229
    Original commit date: Fri Dec 22 12:09:55 2017 +0800
    BpCommonPkg/KeyEnroll: Modify Makefile and add HowToBuild for building.
    For support -t flag, it depends on OpenSSL lib. Add HowToBuild file for
    building OpenSSL.

BpCommonPkg/Tools/KeyEnroll/HowToBuild.txt
BpCommonPkg/Tools/KeyEnroll/Makefile

commit 55d93e907a05bb0c96c43f1f3d9c665958557915
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:31 2018 -0800

    Original commit hash: 5a6f53324e5cebc2ed9d73b6c16b878b7173ce22
    Original commit date: Fri Dec 22 12:09:44 2017 +0800
    BpCommonPkg/KeyEnroll: Support -t flag for auth variable.
    Add function "ParsingVariableParams" to check and verify the
    input parameters, function makes the code logic more clear.
    Add the declaration of some function for other .c file using.

BpCommonPkg/Tools/KeyEnroll/KeyEnroll.c
BpCommonPkg/Tools/KeyEnroll/KeyEnroll.h
BpCommonPkg/Tools/KeyEnroll/VariableCommon.h

commit 4d1c654b493420895267f6b063de8ba94565cd7a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:30 2018 -0800

    Original commit hash: 18fd9c70f9d435d75ffd02e4567b082b1d212e71
    Original commit date: Fri Dec 22 12:56:00 2017 +0800
    BpCommonPkg/KeyEnroll: Add processing to handle time-base auth variable.
    This processing is similar to AuthService.c file in edk2. It will
    split auth2 descriptor from data buffer and by the following steps:
    1. Check and verify Auth2 descriptor.
    2. Check and verify certificate in Auth2 and will update the "certdb".
    3. Process the payload part of variable.

BpCommonPkg/Tools/KeyEnroll/AuthVariable.c
BpCommonPkg/Tools/KeyEnroll/AuthVariable.h

commit 8f0174914b78c47d9c8c516c188bf80b6a3af21e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:29 2018 -0800

    Original commit hash: b96a4101334a512b9837448712b9cbf74fc04a20
    Original commit date: Fri Dec 22 12:08:57 2017 +0800
    BpCommonPkg/KeyEnroll: Add database "certdb" for maintain certificate.
    For support -t flag, we should maintaining the corresponding
    certificate for time-based auth variable. This part is defined
    to manipulating the database "certdb". It supports insert
    certificates to "certdb" or delete certificates from "certdb",
    and support getting certificates by corresponding variable name
    and GUID from "certdb".

BpCommonPkg/Tools/KeyEnroll/AuthVarCertDB.c
BpCommonPkg/Tools/KeyEnroll/AuthVarCertDB.h

commit 13473f8418e00382a3b2d743282ef2d3bb1a9198
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:29 2018 -0800

    Original commit hash: 9d40246974229aab24dac5c46e0b6564612d9be3
    Original commit date: Fri Dec 22 12:02:57 2017 +0800
    BpCommonPkg/KeyEnroll: Add verification for PKCS#7.
    This part is duplicated from edk2 and remaining the same functionality.

BpCommonPkg/Tools/KeyEnroll/Pkcs7Verify.c
BpCommonPkg/Tools/KeyEnroll/Pkcs7Verify.h
BpCommonPkg/Tools/KeyEnroll/Unaligned.c
BpCommonPkg/Tools/KeyEnroll/Unaligned.h

commit c08df72571ecc9ed6b8fc640b38c384bb763a6ca
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:26 2018 -0800

    Original commit hash: 5c4a33eb71ac2c65142a7bc0d58d2f4d3b8f5e51
    Original commit date: Tue Dec 26 11:47:28 2017 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Tue Dec 26 11:47:28 2017 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 9603211eac6c31b278dd192e6c9631b3d47c4034
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:23 2018 -0800

    Original commit hash: e9e48b668c5fa12a64545399b9635a0555834f38
    Original commit date: Mon Dec 25 11:47:55 2017 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Mon Dec 25 11:47:55 2017 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 5cba58f66dbcfe0a8543d18e1063fc3beb17cf2c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:22 2018 -0800

    Original commit hash: 154c6eb79f235349bdbb6197a7e499b9945903ca
    Original commit date: Fri Dec 22 13:17:31 2017 -0800
    Change-Id: Ie56144378c546c6c80c6aa5d83d408ae187ce34f
    CFL-H + CNP-H BIOS[TBT][Regression]: TBT C0 card not enumerating/working.
    Resolution: Set GPIO to high only for CFL-H when Tbt RTD3 is enabled
    Impacted Platform: CFL-H

CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h

commit 50e0833a3e2fc78334524bc7cb0671ea1193be35
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:19 2018 -0800

    Original commit hash: 1b40895691f6c34554f2116b919c4369d68a5601
    Original commit date: Sun Dec 24 12:07:36 2017 -0800
    [TeamCity] Weekly Update FSP/RC
    Increment FSP Revision Number and reset FSP Build Number to 1
    Sun Dec 24 12:07:36 2017 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit a2ad304df45864605ffcf5caa8690422593fab2b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:17 2018 -0800

    Original commit hash: ba5082813cf5fae586904eb1b4de2ff800726cea
    Original commit date: Sun Dec 24 11:47:22 2017 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Sun Dec 24 11:47:22 2017 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 166dcdb481970cac64034841783505484f186f47
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:14 2018 -0800

    Original commit hash: 746e9a8803e327ccf43739d571f834b35b4f6ece
    Original commit date: Sat Dec 23 11:48:19 2017 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Sat Dec 23 11:48:19 2017 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 9f8c8e4cf309791ea4ff41d4e68412bac6cabb99
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:11 2018 -0800

    Original commit hash: dfd4e8cffe6a1826f3687559b801a640d501bce5
    Original commit date: Tue Dec 19 11:17:29 2017 -0800
    Change-Id: Ic08b54614f6677889005c0fee3c513740bf52019
    Title: [CFL-S][CNP][OC] OS content lost (Host  Reset) on resuming from S3 while BCLK freq is set
    Resolution: Use a PMC scratchpad register to track the BCLK warm reset flow during S3 resume.
    Impacted Platform: CFL/CNL platforms
    HSD: 1305429311

CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakeSiliconPkg/Pch/Include/Library/PmcLib.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.inf

commit ee96498e81d44b5000ebaede6bb7613827289c4d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:08 2018 -0800

    Original commit hash: b74133398da2afd6a72874d0e92d52f7df290aa4
    Original commit date: Fri Dec 22 11:47:38 2017 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Fri Dec 22 11:47:38 2017 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit e3ccd1d672046c489b53e1e190849b5220e89c81
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:04 2018 -0800

    Original commit hash: 83e7c29d0114b1fe4d541dcda6c4d07339ec9322
    Original commit date: Thu Dec 21 17:57:41 2017 +0530
    Change-Id: I07b0f467944ca3afae0cb467035ce8782ceba016
    Title: CNL/CFL - Debug BIOS Asserts when setting primary display to IGFX or SG
    Resolution: Needs to change the way we are skipping to dispatch the option ROM incase of IGFX or SG mode where DPGU can load the option ROM which is not requires because already we have GOP.
    Hsd-es-id: 1604602096
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c

commit 31f0abad55492150ca6804b79bebab3e833f054f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:02 2018 -0800

    Original commit hash: 527b200ac8a590f3b8b5e532ad6fcd57d723a592
    Original commit date: Fri Dec 22 15:41:48 2017 +0800
    Change-Id: Ib90c49d2809e199d951e04b62aea50381668d4aa
    Title: Implement CFL S42 B0 Patch 0x7C
    Resolution: Integrate Patch 0x7C for CFL S B0
    Impacted Platform: CFL S42 B0
    HSD: NO HSD

CannonLakePlatSamplePkg/PlatformPkg.fdf

commit 0d4098cf4301bb4e280b07244d9ce159efd16cc7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:31:00 2018 -0800

    Original commit hash: 10c6179abd2b194a44aadb23e16cf3bca05c79be
    Original commit date: Thu Dec 21 20:55:55 2017 +0800
    Change-Id: I9594b09538920fc5750e1172d507649e6bad6587
    Title:CNL U11: [Security] Few service\Protocols are failing and protocol names are showing as unknown for self-certification test
    Resolution: Update the latest EDK code
    Impacted Platform: All CNL and CFL SKUs
    HSD:1604581223

CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/EapContext.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsProtocol.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsProtocol.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsService.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsService.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsServiceSample.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/KeyLib.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/KeyLib.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableEx.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableEx.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableFormatEx.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrComponentName.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrComponentName.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfig.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfigHii.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfigNVDataStruct.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDriverBinding.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrFileUtil.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrFileUtil.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.h
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Dispatcher/Dependency.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Dispatcher/Dispatcher.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeCore.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeCoreExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeMain.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeMain.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeMain/DxeMain.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeMain/DxeProtocolNotify.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Event/Event.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Event/Event.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Event/Timer.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Event/Tpl.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/Ffs.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVol.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolAttrib.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolDriver.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolRead.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolWrite.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVolBlock/FwVolBlock.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVolBlock/FwVolBlock.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Gcd/Gcd.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Gcd/Gcd.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/DriverSupport.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/Handle.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/Handle.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/Locate.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/Notify.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Image/Image.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Image/Image.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Library/Library.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/Imem.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/MemData.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/MemoryProfileRecord.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/Page.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/Pool.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/DebugImageInfo.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/InstallConfigurationTable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/MemoryAttributesTable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/MemoryProtection.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/PropertiesTable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/SetWatchdogTimer.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/Stall.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/SectionExtraction/CoreSectionExtraction.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Dependency.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Dispatcher.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Handle.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/InstallConfigurationTable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Locate.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/MemoryAttributesTable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Notify.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Page.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmCore.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmCore.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmCore.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmCore.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmCoreExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmCorePrivateData.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmIpl.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmIpl.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmIpl.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/PiSmmIplExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Pool.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/Smi.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/SmiHandlerProfile.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/PiSmmCore/SmramProfileRecord.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/EmuRuntimeDxe/EmuVariable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/EmuRuntimeDxe/EmuVariableRuntimeDxe.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/EmuRuntimeDxe/EmuVariableRuntimeDxe.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/EmuRuntimeDxe/EmuVariableRuntimeDxeExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/EmuRuntimeDxe/InitVariable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/EmuRuntimeDxe/Variable.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/RuntimeDxe/Variable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/RuntimeDxe/Variable.h
CannonLakePlatSamplePkg/Override/MdePkg/Library/UefiDevicePathLib/DevicePathFromText.c
CannonLakePlatSamplePkg/Override/MdePkg/Library/UefiDevicePathLib/DevicePathToText.c
CannonLakePlatSamplePkg/Override/MdePkg/Library/UefiDevicePathLib/DevicePathUtilities.c
CannonLakePlatSamplePkg/Override/MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.c
CannonLakePlatSamplePkg/Override/MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.h
CannonLakePlatSamplePkg/Override/MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.inf
CannonLakePlatSamplePkg/Override/MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.uni
CannonLakePlatSamplePkg/Override/MdePkg/Library/UefiDevicePathLib/UefiDevicePathLibOptionalDevicePathProtocol.c
CannonLakePlatSamplePkg/Override/MdePkg/Library/UefiDevicePathLib/UefiDevicePathLibOptionalDevicePathProtocol.inf
CannonLakePlatSamplePkg/Override/MdePkg/Library/UefiDevicePathLib/UefiDevicePathLibOptionalDevicePathProtocol.uni
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

commit 9dadd7892d5cb080496206db3cde5960d3130442
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:51 2018 -0800

    Original commit hash: dc550705255eaf9c784c601f42473d9571b61598
    Original commit date: Fri Dec 22 11:36:05 2017 +0800
    Change-Id: I76ff2570a92eeb362d053a7d2f5b2812d1b0801f
    CannonLakeSiliconPkg: Fix non-ascii character issue in MRC
    MrcGeneral.c contained non-ascii.
    Solution: Change from "doesn't" to "does not"

CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

commit baf4f3de477cc067c8e2b52ada3bd660b5025e8b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:49 2018 -0800

    Original commit hash: 44f483f922a4905db607fe0b98caa990054f2940
    Original commit date: Thu Dec 21 18:40:30 2017 +0800
    Change-Id: I65b356b08f5c5a70bdc83c7b4210bbc137568eb0
    CannonLakePlatSamplePkg: [X_Ebat_Validation][CFL-U LPDDR3 KC ] BIOS information "GOP version" show N/A.
    Resolution: Remove SecureBoot variable because it should not impact whether
    GOP version show on Setup.

CannonLakePlatSamplePkg/Setup/SaSetup.c
CannonLakePlatSamplePkg/Setup/Setup.inf

commit e62039b905d185214db743d5e0f2a78135811485
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:48 2018 -0800

    Original commit hash: 5800572984c37511398ee97766d0a6f83115792d
    Original commit date: Thu Dec 21 17:22:07 2017 +0800
    Change-Id: I48daa18699e188197bf2afbc94f83f0200d58c41
    CannonLakePlatSamplePkg: Build tools platform override clean up
    Resolution: Remove BfmLib/FCE/FMMT build tools override.

CannonLakePlatSamplePkg/BuildPlatTools.sh
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/BfmLib.exe
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/FCE.exe
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Intel Firmware Configuration Editor Quick Start Guide.pdf
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/ReadMe.txt
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/BfmLib/BfmLib.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/BfmLib/BinFileManager.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/BfmLib/BinFileManager.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/BfmLib/GNUmakefile
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/BfmLib/Makefile
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/BinaryCreate.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/BinaryCreate.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/BinaryParse.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/BinaryParse.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/Common.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/Common.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/Expression.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/Fce.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/Fce.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/GNUmakefile
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/Makefile
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/MonotonicBasedVariable.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/MonotonicBasedVariable.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/TimeBasedVariable.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/TimeBasedVariable.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/Variable.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/Variable.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FCE/Source/FCE/VariableCommon.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FMMT/FMMT.exe
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FMMT/FMMT_User_Guide.pdf
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FMMT/ReadMe.txt
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.h
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtConf.ini
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FMMT/Source/FMMT/GNUmakefile
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FMMT/Source/FMMT/Makefile
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FMMT/Source/FMMT/Rebase.c
CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FMMT/Source/FMMT/Rebase.h
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h

commit ffc4eb363d6f60f1e2fe2f098d8a80790bfbc2db
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:47 2018 -0800

    Original commit hash: bc4b4beff841ad0edaf0fc1d2203ba11bd430653
    Original commit date: Thu Dec 21 18:06:17 2017 +0800
    Change-Id: I5a282b8e35425f7278b2a916c8408d8a6cd05d96
    CannonLakeFspPkg: Clean up EDK2 hash table in document
    FspBuildSteps.md had obsolete EDK2 package hash table.
    Solution: Remove obsolete EDK2 package hash table and
    document from ClientSiliconPkg should hold the info.

CannonLakeFspPkg/FspBuildSteps.md

commit dd75937071d7a0badc49d131f0bd42507ec30b9c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:46 2018 -0800

    Original commit hash: 8a24232052e1ac446c4ac691dc53343d4bb7c53b
    Original commit date: Mon Dec 18 19:03:43 2017 +0800
    Change-Id: I2271ac88f27846114f021b19d5f9bd0e8f4ca2c2
    [Description]
    There is not enough MTRRs to cache above 4 GB. Set MTRRs in FSP and remove all MTRRS in other code.
    CannonLakeFspPkg: Set PcdCpuNumberOfReservedVariableMtrrs is 0.
                                         Enlarge above 4GB memory size to be 512MB aligned.
    CannonLakePlatSamplePkg: 1. Remove MTRRs setting.
                                                      2. Setting GmAdr Memory as WriteCombine. If not enough MTRRs, set flash area as UC.

CannonLakeFspPkg/CannonLakeFspPkg.dsc
CannonLakeFspPkg/FspInit/Pei/FspInitPreMem.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitDxe/SaPlatformInitDxe.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakePlatSamplePkg/PlatformPkg.dsc

commit ad4b5cd80418f67264f53e477ca229c8e9e07103
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:42 2018 -0800

    Original commit hash: 071074cd83e3ac5797e1afbdd9d91d88f7a6fd87
    Original commit date: Mon Dec 11 12:49:21 2017 -0800
    Change-Id: I6e2c7f7479b8d661f3ee88845f0e04540cfb932a
    CannonLakeSiliconPkg: [CNL] [MRC] Update DDR Channel hash\ehash Tuning values
    Change: Update DDR Channel hash\ehash Tuning values.
      // DDR Channel hash\ehash Tuning values :
      // Memory Tech  HASH_MASK  HASH_LSB_MASK_BIT  EHASH_MASK  EHASH_LSB_MASK_BIT
      // LPDDR4       0x2094     Bit 8 (0x2)        0x1068      Bit 9 (0x3)
      // NonLPDDR4    0x30CC     Bit 8 (0x2)        N/A         N/A

CannonLakePlatSamplePkg/Setup/SaSetup.hfr
CannonLakePlatSamplePkg/Setup/SaSetup.uni
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

commit 0631d82087addac26508466bea02ad5a428029cc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:39 2018 -0800

    Original commit hash: 256f6066f8b6bbeab9ec6ce33d41a9edc7a4250c
    Original commit date: Thu Dec 14 15:12:36 2017 -0800
    Change-Id: Ibd62fa030baa5f5eabddf25ec1daa549747bd7df
    CannonLakeSiliconPkg: MRC needs to check MR8.OP[7:6] to match device width with SPD and fail it does not match
    Change: Micron, Samsung and Hynix LPDDR4 specs and all 3 vendors use MR8 bits [7:6] = 0 for x16 and =1 for x8.
    MRC checks to read this MR  and compare to SPD configuration.
    If SPD is wrong, MRC indicates failure with a nice error message.

CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 3a8a73b915032ecc40f2b5d9139e6101a24767d9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:37 2018 -0800

    Original commit hash: 2e8d111d3a3f0d9fef4de323222bae821f12c1d1
    Original commit date: Wed Dec 20 18:15:51 2017 +0000
    Change-Id: Ic1ab77e0b2b51d0a7e24d0422dd33314ecdd0eef
    CannonLakeSiliconPkg: [CNL]CNLY hang up post code dd1d durning boot to OS with V118.2 External GCC build BIOS
    Resolution: Use GNUC flag instead of clang to prevent VA_START macro use wrong definition with gcc build.

CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit b3f7bb53544d9a4cd2fedbaf2f6e8d4a25be113f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:35 2018 -0800

    Original commit hash: 2338d63c92cdd7de3ab059abcde75b34c2de180d
    Original commit date: Thu Dec 21 11:53:38 2017 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Thu Dec 21 11:53:38 2017 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit 9d78607a8c9b4c40fefee3128cce591a16ca6024
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:34 2018 -0800

    Original commit hash: c7d532f436df651f61724cbcbcccd30cd626a4d0
    Original commit date: Mon Dec 18 14:54:33 2017 -0800
    Change-Id: Ieee44a0c6aca306f059b5f822959f02853af9fc5
    Title:[CNL] Device Guard and Credential Guard tests are failing
    Resolution: Ported previous MSFT build fix over to GCC compile.
    Compile flag does not apply to Clang compiler. Also, confirmed no build
    failures with personal builds.
    Impacted Platform: Cannonlake
    HSD: 1604567981

CannonLakePlatSamplePkg/PlatformPkgBuildOption.dsc
CannonLakeSiliconPkg/SiPkgBuildOption.dsc

commit a57691c538d7293418999fbfb0983a51e5f3aa29
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:28 2018 -0800

    Original commit hash: 12f407b0276aa40611cceb2e1a446686ea331e29
    Original commit date: Mon Dec 11 11:29:30 2017 +0100
    Change-Id: I501bdfafa771da2daf0cbe09b6cab29854a71fe6
    Title: [CNL] SmiHandlerProfileInfo register the same event in several times.
    SmiHandlerProfileRegisterHandler is called only when recording event returns TRUE.
    Remove SmiHandlerProfileRegisterHandler from IoTrapRegisterHelper because
    SmiHandlerProfileRegisterHandler should be called always on the same layer.
    Impacted Platform: CNL/CFL
    Hsd-es-id:1805823533
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/IoTrap.c
CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmm.h
CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c
CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c

commit 2600fcc7bf8c6be171948cb0ae5f138a28d9d49c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:23 2018 -0800

    Original commit hash: 46eab899a036ced96e6f1281199da2195702c026
    Original commit date: Mon Dec 11 15:35:35 2017 +0800
    Change-Id: I4169fd7c809e864a57c491699d6bb7d8970dea4f
    Title: UEFI-Wi-Fi(BIOS): Ping command fails to give output sporadically in EDK shell
    Resolution: Adding change to EDK git repo.
    Impacted Platform:CNL/CFL
    HSD: 1604586084

CannonLakePlatSamplePkg/PlatformPkg.dsc

commit 7728e66a1da22b8de080f36f75ca0154b4e019a4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:20 2018 -0800

    Original commit hash: a4b4f122b79c41394c1cd3bca1c921b033b88bc9
    Original commit date: Thu Dec 21 11:25:04 2017 +0800
    Change-Id: If620a0f22e71c6ab30d60038293014f85e1da0b2
    CannonLakeSiliconPkg: Merge ICL CL@561151 for external bios is failing compilation in release mode

CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c

commit 43ba53bc1f463555f1d91a8ebdff241babef3e5d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:19 2018 -0800

    Original commit hash: a8d799aef48726bd152f97370728c88cf8604585
    Original commit date: Tue Dec 19 19:43:46 2017 +0530
    Change-Id: Ic7f62ff0e6b4548f8753345e2fa99b91de4227dc
    Title: ANDD structure of the DMAR table contains PCI enumerated devices
    Resolution: Needs to remove the PCI enumerated devices from the DMAR table.
    Hsd-es-id: 2201658878
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakeSiliconPkg/SystemAgent/AcpiTables/Dmar/Dmar.aslc
CannonLakeSiliconPkg/SystemAgent/Include/DmaRemappingTable.h
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

commit 6da7eeca1a05552c823f017f58a906ed99a26824
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:16 2018 -0800

    Original commit hash: cf34060e4b2e24dd5f38252ee0aa05dadabaef11
    Original commit date: Wed Dec 20 09:01:11 2017 +0530
    Change-Id: I270b8be92e35a3e1c1c51aed89bdcc42b23d4ec9
    Code fixes for XCODE compiler X Replaces 'while' loop with empty body with 'do while' loop

BpCommonPkg/Bluetooth/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c

commit 660eea2bc891c23b58fc1c2d4b7a5e0223b42f18
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:09 2018 -0800

    Original commit hash: 1dd80c38f66767681f1c42ce2efad1c3d2646a53
    Original commit date: Mon Dec 18 21:40:29 2017 -0800
    Change-Id: Ib32c65173926a80273d66beaf42b200679f757a5
    Implement CFL U0 Patch 0x7E
    Request has been made to integrate Patch 0x7E for CFL U0
    Resolution: Integrate Patch 0x7E for CFL U0

CannonLakePlatSamplePkg/PlatformPkg.fdf

commit e9762814b3fc7cbb8c7e535176d46ef9cecf5d85
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:08 2018 -0800

    Original commit hash: e219891add7e0a5507ca02c0ddb7010a52be41b8
    Original commit date: Mon Dec 18 15:11:03 2017 -0800
    Change-Id: Ia51e7caa3ca78d4f49f259ec3b7cfa890e68bb2a
    Title:[CFL _S_CNPH]-Security  : OEM ID string is Blank  under ACPI TPM2 for FTPM.
    Resolution: PttHciSmm driver is the one publishes TPM2 table in case of PTT IFWI.
                This driver doesnt initialize OEMID. As a fix, this file is synced with
                Tcg2SMM driver from EDKII core.
    Impacted Platform: Cannonlake

CannonLakeSiliconPkg/Me/Ptt/Smm/PttHciSmm.c
CannonLakeSiliconPkg/Me/Ptt/Smm/PttHciSmm.inf
CannonLakeSiliconPkg/SiPkg.dec

commit 47e711b01236055409e8f6bad731d6c8d38962af
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:30:04 2018 -0800

    Original commit hash: 5885421a9a05af377547b8364442996b21d9857a
    Original commit date: Wed Dec 20 15:51:10 2017 -0800
    [TeamCity] Auto-Commit NVS
    Update auto-generated NVS structure definitions
    Wed Dec 20 15:51:10 2017 -0800

CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/TbtNvs.asl
CannonLakePlatSamplePkg/Features/Tbt/Include/TbtNvsAreaDef.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/TraceHubStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/TraceHubStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/TraceHubStatusCodeWorker.c

commit 79379dcc91ff7c11d7b47a46209e269d55a84b67
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:13:50 2018 -0800

    Original commit hash: a4c31c9660be86c9b3bafc305ad1221ddb7d5a18
    Original commit date: Wed Dec 20 15:32:11 2017 -0800
    [TeamCity] Auto-Commit FSP
    Update auto-generated FSP UPD header files

BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.c
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd
CannonLakeFspBinPkg/Include/FspsUpd.h
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeFspPkg/FspBuildSteps.md
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/GlanDsmSupport.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h
CannonLakePlatSamplePkg/BuildIafw.sh
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.c
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieSsd.asl
CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/Tbt.asl
CannonLakePlatSamplePkg/Features/Tbt/Include/Library/TbtCommonLib.h
CannonLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiTbtCommonInitLib.h
CannonLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeTbtPolicy.h
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtPolicyLib/DxeTbtPolicyLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiTbtCommonInitLib/PeiTbtCommonInitLib.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
CannonLakePlatSamplePkg/Include/Protocol/SysFwUpdatePlatformProtocol.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLibCnl.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciDeviceSupport.c
CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/PostBuild.sh
CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.uni
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
CannonLakePlatSamplePkg/Setup/SaSetup.hfr
CannonLakePlatSamplePkg/Setup/TbtSetup.c
CannonLakePlatSamplePkg/Setup/TbtSetup.hfr
CannonLakePlatSamplePkg/Setup/TbtSetup.uni
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.sh
CannonLakeSiliconPkg/Cpu/Include/Library/BootGuardLib.h
CannonLakeSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
CannonLakeSiliconPkg/Me/Library/DxeAsfLib/DxeAsfLib.inf
CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.c
CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmramSaveState.c
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSelfTestDsdt.asl
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx_Edbc.bin
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/DmiConfig.h
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
CannonLakeSiliconPkg/Pch/Include/Library/PmcLib.h
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioBx.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsClk.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLpc.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLib.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi14.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioBx.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchClk.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.c
CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
CannonLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.h
CannonLakeSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
CannonLakeSiliconPkg/SiPkg.dec
CannonLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegCommon.asl
CannonLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegSsdt.asl
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiConfig.h
CannonLakeSiliconPkg/SystemAgent/Include/MemInfoHob.h
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.inf
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/LegacyUsb/Setup/Usb.hfr
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c
ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/ComponentName.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Driver.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Driver.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.uni
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4DxeExtra.uni
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Impl.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Impl.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Io.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Io.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Option.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Option.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/ComponentName.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Common.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Common.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Config2.vfr
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Config2Impl.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Config2Impl.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Config2Nv.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Config2Nv.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Driver.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Driver.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.uni
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4DxeExtra.uni
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4DxeStrings.uni
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Icmp.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Icmp.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4If.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4If.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Igmp.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Igmp.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Impl.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Impl.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Input.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Input.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4NvData.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Option.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Option.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Output.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Output.h
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Route.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Route.h
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/ComponentName.c
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Driver.c
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Driver.h
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Dxe.inf
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Dxe.uni
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6DxeExtra.uni
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Impl.c
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Impl.h
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Io.c
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Io.h
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Utility.c
ClientCommonPkg/Override/NetworkPkg/Dhcp6Dxe/Dhcp6Utility.h
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork1CommandsLib/Ifconfig.c
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork1CommandsLib/Ping.c
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1CommandsLib.c
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1CommandsLib.h
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1CommandsLib.inf
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1CommandsLib.uni
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork2CommandsLib/Ifconfig6.c
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork2CommandsLib/Ping6.c
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork2CommandsLib/UefiShellNetwork2CommandsLib.c
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork2CommandsLib/UefiShellNetwork2CommandsLib.h
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork2CommandsLib/UefiShellNetwork2CommandsLib.inf
ClientCommonPkg/Override/ShellPkg/Library/UefiShellNetwork2CommandsLib/UefiShellNetwork2CommandsLib.uni

commit badc1711415102740f05c0380741e7a5dad4c1dc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:04:00 2018 -0800

    Original commit hash: ae8c2fa57fa9ed3f848f15817fee03f86ca3a939
    Original commit date: Thu Jan 11 20:40:24 2018 -0800
    Change-Id: I632d695b072185adfda116a59b5d7308e624d69a
    [NO HSD] Update BIOS ID as 118.9 and FSP/RC version to be 7.x.1C.57
    Thu Jan 11 20:40:24 2018 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

commit 5bc0ab4a8745cc04a8c45c4a29507c1491809896
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:59 2018 -0800

    Original commit hash: 781ea75efc2b70c5b30dd7d5503b5d43f9cf9a6d
    Original commit date: Thu Jan 11 17:37:07 2018 -0800
    Change-Id: I0048d195c1694d6404aa8d09c08378abd2faea6d
    [CFL-H][Corp][B1][Regression]: After S4 System is not Entering to SLP_S0.

CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/GlanDsmSupport.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

commit bac7c48cd8044a069af19616e65616d898f91a01
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:57 2018 -0800

    Original commit hash: faa4782c3a65cd028668f5ecc92b0f7e15a6557d
    Original commit date: Tue Jan 9 16:14:22 2018 +0100
    Change-Id: I5c5232be9b2451617bc397be4a6cade6004f6d35
    Platform stuck at PC 9B04 during warm reset cycle
    Issue is due to timing and improper check after write in AFE programming flows.
    Some AFE registers might have RO bits that may change between write and read back
    to verify programming. This led to ASSERT being hit on data mismatch on bits that
    weren't programmed at all during boot flow.
    Resolution: Add filtering after programing that only changed bits are verified
    Impacted Platform: ALL

CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit b6716e90f6f957af5f8e8f2a82ebe90a77047a5c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:56 2018 -0800

    Original commit hash: 30bf3455f0a72dc3edb26964a70457faec31f8b5
    Original commit date: Wed Jan 10 16:55:08 2018 +0530
    Change-Id: I41294570eae8b6e66de6fcb6b18d4eff389ab0e7
    Title: TBT BIOS: Pre-Boot ACL support for S4 EXIT Flow.
    Resolution: Code is ported from KBL with CL#551229 and CL#553439.
    Impacted Platform: CFL/CNL platforms.
    HSD: NO HSD

CannonLakePlatSamplePkg/Features/Tbt/Include/Library/TbtCommonLib.h
CannonLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiTbtCommonInitLib.h
CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiTbtCommonInitLib/PeiTbtCommonInitLib.c
CannonLakePlatSamplePkg/Setup/TbtSetup.hfr
CannonLakePlatSamplePkg/Setup/TbtSetup.uni

commit 95c61c153734a65e941f534b9d92d82d548dd2cb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:55 2018 -0800

    Original commit hash: 91b608aeba284d00f54f9962196dc5a852bc561e
    Original commit date: Tue Jan 9 21:59:45 2018 -0800
    Change-Id: Id91406ab93c007f81061b0ffd1077af8a0efcf30
    [NO HSD] Update BIOS ID as 118.8 and FSP/RC version to be 7.x.1C.56
    Tue Jan 9 21:59:45 2018 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

commit ccaeeb75c03673268ab86e66ac7af1b5c61b3066
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:54 2018 -0800

    Original commit hash: a21e9628ce63e6a920e1091e867dcd9adfde0a39
    Original commit date: Tue Jan 9 21:15:51 2018 -0800
    Change-Id: I0deb1fb63d8b544347103040d1bf2a3ba0d54713
    [CNL-U7/U8/U11/Y8][PM] 9b00 hung observed on system while Sx cycles 3 strike error waiting for GBe to respond

CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.uni

commit b0935e786a748abfd0e25b70735b0988a37b50c7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:53 2018 -0800

    Original commit hash: a639bde976cf0139bb274eb05a51f02608027403
    Original commit date: Tue Dec 19 11:17:29 2017 -0800
    Change-Id: Ic08b54614f6677889005c0fee3c513740bf52019
    Title: [CFL-S][CNP][OC] OS content lost (Host  Reset) on resuming from S3 while BCLK freq is set
    Resolution: Use a PMC scratchpad register to track the BCLK warm reset flow during S3 resume.
    Impacted Platform: CFL/CNL platforms
    HSD: 1305429311

CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakeSiliconPkg/Pch/Include/Library/PmcLib.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.inf

commit 246c1378a1c72bbcbf9e8dabd0c1323215a4fdba
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:51 2018 -0800

    Original commit hash: 692ac23d19ec3c75ded9ad77b26a72f7d0c8d6a4
    Original commit date: Tue Jan 9 15:08:42 2018 -0800
    Change-Id: If3460aa886bb5f500f6e293dc0edb019bc6b3813
    CFL-S/H + CNP-H : WoWLAN from S4 stops working after 10 cycles with JFP2 QS sample
    Description : Need to change Byte Access to Dword access

CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c

commit 0b868b488ce36f7ffd4d28487867fd81aa8fc7b0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:50 2018 -0800

    Original commit hash: 96dd6b068e05860726cb90180eef3736095b026f
    Original commit date: Tue Jan 9 16:41:15 2018 -0800
    Change-Id: If6a964e9e5178726e3d33bea131df598734c720c
    Title: CFL-S: MEI_INITIALIZATION_FAILED on Recovery from S3 when OC data exists (perm/dynamic). Recovery by G3
    Resolution: Add IMR config message to S3 flow when BCLK OC S3 flow is triggered
    Impacted Platform: CFL/CNL platforms
    HSD: 1305237310

CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 2014de515332ca6904f4e7dde3e0d1536b3dbfeb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:49 2018 -0800

    Original commit hash: e4f6efdcae636b87c4a89bc34e1ee7b3f7db0e0a
    Original commit date: Mon Jan 8 23:10:25 2018 -0800
    Change-Id: I4a658ba1c0e73442640fa1c7ff97534f7687903e
    [CNP-H] Request to to add DMI Link ASPM Control -> <L1 Only> Option in BIOS Menu
    Description : Customers need to be given an option to have DmiAspm Disable/L0sL1/L1Only/L0Only

CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/SaSetup.hfr
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/DmiConfig.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi14.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiConfig.h

commit 6d047ecd21aaa1035a530f2a028c185cd6e9e631
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:47 2018 -0800

    Original commit hash: eedc256f2039a25d0afb149fc3c815238da356a6
    Original commit date: Tue Jan 9 18:01:26 2018 -0800
    Revert "RST_CONFIG_VARIABLE flag ModeSwitch change to address Data Drive Acceleration feature"
    This reverts commit 8f4343f90d9396de441c6f68cd1ca6f31cbf3286.
    Tue Jan 9 18:01:26 2018 -0800

CannonLakePlatSamplePkg/Features/Rst/RstOneClickEnable/RstOneClickEnable.c
CannonLakePlatSamplePkg/Features/Rst/RstOneClickEnable/RstOneClickEnable.h

commit 912235e180f3ee47e5b323683aae8b736a8b3b1f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:46 2018 -0800

    Original commit hash: 86cfa257ea75ce18ae7d2f4055788fec49335a9a
    Original commit date: Tue Jan 9 15:12:12 2018 -0800
    Change-Id: Ifa50112639d4b27df9240e4a134c8c3ebc6cae8a
    Integrate CNL P0 Patch 0x1E
    CNL P0 needs to be updated with Patch 0x1E
    Resolution: Update CNL P0 with Patch 0x1E

CannonLakePlatSamplePkg/PlatformPkg.fdf

commit f69ce106ceddc4871daeae9e1bd6c2001887554d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:45 2018 -0800

    Original commit hash: dd55e4aa0569ea80f8f19d694699444008262fe1
    Original commit date: Mon Jan 8 10:18:30 2018 -0800
    Change-Id: Ia27477aab5955bc63bc9199faacb7072798a0022
    Integrate Patch 0x80 for CFL B0/D0/U0
    Ucode: GPz exclusive access
    Resolution: Integrate Patch 0x80 for CFL B0/D0/U0

CannonLakePlatSamplePkg/PlatformPkg.fdf

commit a3fb68fa8665a895a01eca8bf3a8aac9ef53ea48
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:44 2018 -0800

    Original commit hash: 9f2c434bfb9d3977aa78d4b0f752532bdff5d85f
    Original commit date: Thu Jan 4 16:17:11 2018 -0800
    Change-Id: Ib633315fe113f7c83d475e9193269b1dd1799c89
    Integrate CNL G0 Patch 0x2
    CNL G0 has a new Patch 0x2
    Resolution: Integrate CNL G0 Patch 0x2

CannonLakePlatSamplePkg/PlatformPkg.fdf

commit 7d0e6e98689c7cc8d189d7131b34b7eea8d60f6e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:42 2018 -0800

    Original commit hash: 8f4343f90d9396de441c6f68cd1ca6f31cbf3286
    Original commit date: Thu Dec 7 14:54:51 2017 +0100
    Change-Id: Ieb913b3325d070052429d5e458795933bbf2fe8e
    RST_CONFIG_VARIABLE flag ModeSwitch change to address Data Drive Acceleration feature
    BIOS will disable remapping on all root ports if RST installer requested mode switch to RAID.
    This is to avoid remapping the system drive while RST driver with remapping support is not yet present.

CannonLakePlatSamplePkg/Features/Rst/RstOneClickEnable/RstOneClickEnable.c
CannonLakePlatSamplePkg/Features/Rst/RstOneClickEnable/RstOneClickEnable.h

commit a008e4e53f2a71b0422e396489c9fd10f446cbdf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:42 2018 -0800

    Original commit hash: e174a183e432cb238ed102d8701e1c80b2196470
    Original commit date: Tue Dec 19 20:36:06 2017 +0800
    Change-Id: Idb19f7b058b1f65f0a0b08ef802863fe0e9909cf
    [1604576410] CNL-Security: Capsule update is getting failed in CNL U11 with Prod Silicon in EDK Shell & Windows environment - take 2
    [Description] 1. Resolve the issue that Capsule update cannot be successfully triggered after adopting the fix for [1305418390][1305290502]CannonLakeSiliconPkg :[CNL][MRC] Enable back Retraining, Faset boot infinit loop fix. This is because PlatformHooklib is hard coding SSKPD value as 1 (bit 0) before MRC init in BOOT_ON_FLASH_UPDATE boot mode. However new MRC patch also examines bit 1 (SSKPD_PCU_CNL_SKPD_MEM_TEST_DONE) to determine if system needs a forced cold boot. SSKPD value = 1 makes MRC always forcing a cold boot so the capsule content gets destroyed.
                  2. Also adopted solution 032de38a073aa5327c178c1bf02d1a30116b7fa7 from EDKII trunk in order to mitigate the issue that Capsule might not be found when MemoryDescriptor of SystemMemory changes.

CannonLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/CapsulePei/Capsule.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/CapsulePei/CapsulePei.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/CapsulePei/CapsulePei.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/CapsulePei/CapsulePeiExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/CapsulePei/Common/CapsuleCoalesce.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/CapsulePei/Common/CommonHeader.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/CapsulePei/UefiCapsule.c
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

commit 21ff7868d1f4b56b7656bdd003e164f03279a260
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:40 2018 -0800

    Original commit hash: e05fb3d6af749f2ddb82f1dac2bce1cd21b2b26b
    Original commit date: Thu Jan 4 11:46:42 2018 +0530
    Change-Id: Iaf076551cfccffba81c2a595a7c942ddd17469b9
    Title: TBT BIOS: Native/RTD3/Legacy Switch option flow needs to change.
    Resolution: Disconnect controllers from BIOS before switch to shutdown USB driver and Perform system shutdown, merging CL#540098 and CL#530010 from KBL
    Impacted Platform: [CFL/CNL - All]
    [HSD#1305429830]:  TBT BIOS: Native/RTD3/Legacy Switch option flow needs to change.

CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/Tbt.asl
CannonLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeTbtPolicy.h
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtPolicyLib/DxeTbtPolicyLib.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c
CannonLakePlatSamplePkg/Setup/TbtSetup.c

commit a5047f0f856c81114db4be9aebcd9ec3e606c93c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:38 2018 -0800

    Original commit hash: 20c678c34c610e553c2d57e4e9a200c345e4b21e
    Original commit date: Mon Jan 8 21:56:22 2018 -0800
    Change-Id: Ic42df997c03b8d5f26fe60adb1a7bdacb9186445
    Title: [CNL]:Correction to checking for ME manufaturing mode
    Resolution: Changed code as needed.
    Hsd-es-id: 1604601451
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c

commit 3ffd5ead7c38abefcf8dfcda5b9fe03b784c58a6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:38 2018 -0800

    Original commit hash: 9e06d3a808920ca84ba84caa87733a88b3584fed
    Original commit date: Tue Jan 9 11:44:59 2018 -0800
    Change-Id: Iba391cc783e56b12c61d943efce0f8fc5ea8b6fe
    [CNP-H] CNP-H B1 Integrate Chipsetinit Version 5

CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx_Edbc.bin
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioBx.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioBx.c

commit 3b2d80e7fd27e2428bf935c7dac77061cee050d2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:37 2018 -0800

    Original commit hash: ded5caabefc6195e884cd6bd4157a6537b1ce5ca
    Original commit date: Tue Dec 19 16:59:48 2017 +0530
    Change-Id: Ibb379cc5df6a881a960fe5d407e0fb536d392fd0
    ClientSiliconPkg: Make FSP BuildFsp.sh uniform between VS and GCC build
    Solution: Allow to have option to override default WORKSPACE settings.
    TEST=Build and Boot CannonLake RVP with GCC build.
    Hsd-es-id: 1604599313
    Attestation-link: CannonLakePlatformSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

ClientSiliconPkg/BuildFsp.sh

commit bc632b2ca4c31d78f8e572616af18db3efa8d1d4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:34 2018 -0800

    Original commit hash: f5483d852b0d6ba44048ec3e9103ce5146077dab
    Original commit date: Tue Jan 2 10:09:33 2018 +0530
    Change-Id: Ic715fb1f9e0d410a6958d6f88eebac1e32190cb8
    CannonLakeSiliconPkg: CNL FSP MemInfoHob header clean up (remove TODOs)
    Solutions: This patch ensures that MemInfoHob.h is using UEFI header
    for Hob Structure and variable types.
    TEST=Build and Boot CannonLake RVP.
    Hsd-es-id: 1604608152
    Attestation-link: CannonLakePlatformSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakeSiliconPkg/SystemAgent/Include/MemInfoHob.h

commit 2c071a384dec90d961a41ade1037b5c7667d6a51
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:33 2018 -0800

    Original commit hash: 51afc69bc2288fdf097d5a1ca05baa85e07be945
    Original commit date: Thu Dec 21 18:06:17 2017 +0800
    Change-Id: I5a282b8e35425f7278b2a916c8408d8a6cd05d96
    CannonLakeFspPkg: Clean up EDK2 hash table in document
    FspBuildSteps.md had obsolete EDK2 package hash table.
    Solution: Remove obsolete EDK2 package hash table and
    document from ClientSiliconPkg should hold the info.

CannonLakeFspPkg/FspBuildSteps.md
CannonLakeSiliconPkg/externals.txt

commit 5f09d74a8e1a64e374a955c0a65d1bc88693c795
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:33 2018 -0800

    Original commit hash: 47ce48b4c3079551a8bb91d9bba5ced99de1951d
    Original commit date: Mon Jan 8 17:36:45 2018 +0800
    Change-Id: Ib3dab33b2ab3bbf52668b439ac76e27c416e9e8d
    [1604606996] CFL_S/H-Security: Capsule update is failing on update attempt from EDK Shell and OS
    [Description] Fix CFL-S Power check failure during capsule update. CFL-S platform (desktop SKU) does not have AC/DC. Add a policy to skip AC/DC check.

CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.c
CannonLakePlatSamplePkg/Include/Protocol/SysFwUpdatePlatformProtocol.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.c
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni

commit 202cc63bc17b610cf5923dfcfe704bc53a01f11d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:31 2018 -0800

    Original commit hash: 7384f7c21e90b9e7b02871f2fbaeb0b1d162babd
    Original commit date: Mon Jan 8 14:59:30 2018 +0200
    Change-Id: I87743656b9c66e5d69adc4da57895a125e691393
    System hang-up during serial port loopback test
    Resoultion: Remove support for checking ins/outs in SMM save state. Otherwise if ins/outs occurs in one thread during SMI, a page fault will occur.
    Impacted Platform: All
    Hsd-es-id: 2201619209

CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmramSaveState.c

commit fa76cd3a25bd6470705278d7b7191f308ff09e0c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:30 2018 -0800

    Original commit hash: 156e2a383b6e648aeff54128e32147e024362009
    Original commit date: Fri Dec 29 11:51:26 2017 +0800
    Change-Id: I2f7e85f7a8b0df812f2c1d9b11a5a97e4869de5e
    Title: [2201712520][coffee_lake.h_ddr4_rvp][CNL/CFL] stornvme failure found in Intel PEP BIOS Checker test (no PEP constraint on PCI Express NVME disk [1604602351]CNL Y LP4:Two Potential Issues found after running Pep Bios Checker  in OS
    Resolution: Will remove the check associated with SATA PEP settings and report PEP enabled if PCIE ACHI or NVMe  controller class in the slots.
    Verified : Release build can boot to win10 on CFL, tested with PEP BIOS checker without issue.
    Impacted Platform: CNL, CFL
    HSD: 2201712520, 1604602351

CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieSsd.asl

commit c4e2fadc4e7659ce2da95607a6b17b0e208cc02a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:29 2018 -0800

    Original commit hash: 278fbff8eb8305909adcc1e59f4e472e1a45ebb9
    Original commit date: Sun Dec 17 16:20:47 2017 +0800
    Change-Id: I323a262f86ba3a247b2044b02999a3f73f082321
    [2201659100]CFL S OC:"Debug logs converts from English text into undefined langaugae syntax in the middle of boot "
    Resolution: Set Lpc clock run default disabled for OC board.
    Impacted Platform: CFL OC platform.

CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

commit ad5e9a968f92136d057ff2a8a35f60f4506186ad
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:29 2018 -0800

    Original commit hash: c365e34d5c9ac14c4e9f40c4a61547401d1be2c7
    Original commit date: Tue Dec 19 11:54:27 2017 -0800
    Change-Id: Ie8c62be2cffdbe387d6cc205e3d8510d78d031b7
    Title: [CFL-S CNP-H][OC] BIOS: Default Platform Voltage Override offset values are not reflecting
    Resolution: Add clarification in help text.
    Impacted Platform: CFL/CNL platforms
    HSD: 1604596850

CannonLakePlatSamplePkg/Setup/OverClockSetup.uni

commit ca66cf893bfa2d5ec48cf3449deee4b66805da77
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:28 2018 -0800

    Original commit hash: e6039ed7854e5157c8382b30c7b2b0c71765c26f
    Original commit date: Mon Jan 8 12:41:01 2018 -0800
    Change-Id: Ib754974125d2fef1c9acdd345d05cb1676066919
    [CFL-H][CFL-S][PM]: While Running S3 Cycle, System hung at POSTCODE 9C18 is observed

CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.c

commit 4ccb42df844e0f0e324c32b2593b6c13636fefac
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:27 2018 -0800

    Original commit hash: c0642cb9cb945757713f7cf7100c3a3e8814f9ca
    Original commit date: Wed Dec 27 12:14:15 2017 +0100
    Change-Id: Ifb5d18716422e3eff323acc4c6a302fab565ae08
    CannonLakeSiliconPkg: RTC Top Swap Bit is non-accessible during BIOS Upgrade.
    Resolution: Add IA_POSTBOOT to SAI Policy during BIOS Upgrade.
    Note: This fix requires CSE 1042 or newer.

CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLpc.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.c
CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit 26b16c8dfe6d854e955807db4421acf53366bd7a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:25 2018 -0800

    Original commit hash: 595b09fd835b4999c16a80e8bc0ffb11856fb7ba
    Original commit date: Wed Jan 3 16:30:01 2018 -0800
    Change-Id: If9019b2af65161eddded2a9fd78d076c91c56cbc
    Set PEP CSME and PEP IPU to disabled by default
    Revert [2201411793][cannon_lake.u_ddr4_il_merged_rails][CNL] Please set PEP CSME to enabled by default
    Revert [1406601573][cannon_lake.u_ddr4_il_merged_rails][CNL] Please set PEP IPU to enabled by default
    Hsd-es-id: 2201411793, 1406601573

CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr

commit dacb16c7f1b574536fafd5062420ebd76abde109
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:23 2018 -0800

    Original commit hash: 0be8eb5080eda38ca43d5870bda5488e688290b7
    Original commit date: Mon Dec 18 16:24:49 2017 +0530
    Change-Id: I0c5382d7632094a9dfb50045aea0b73f1e606293
    Title: Removal of additional 10sec delay while waking from S3 or S4 with TBT Device connected.
    Resolution:  Giving correct Device Number and Function Number for TBT Device while waiting for Device Ready state.
    Impacted Platform: All [CFL] and [CNL] project.
    [HSD#1604545880]: [CFL_H6+2+CNP_PCH] [TBT RS3 AR NE] : After waking from S4 with device taking time to boot (with Device 40 Sec / without device 10 Sec ).

CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c

commit 829302d4630fb7eb3651984224a64f179017efbc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:22 2018 -0800

    Original commit hash: c1f6ae01fd65b85a7c3be451feba89c85c843b3f
    Original commit date: Tue Dec 19 12:23:39 2017 +0530
    Change-Id: Ie649b7a6ab0770270830344408b061d7da029cf3
    Title: [CNPH][CFL][OC] CNP OC board is not detecting discrete GPUs
    Resolution: Needs to configure the clock for both PCH and PEG to detect PCIe cards.
    Hsd-es-id: 1305379829
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

commit 2bb190295fbea60bca8d1caa0bf61fbb3a29a530
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:22 2018 -0800

    Original commit hash: 6c70a0a62ec58fb41e73f32fbf450d42e3ddbe49
    Original commit date: Thu Jan 4 14:20:18 2018 +0800
    Change-Id: Ib76e63325e447fca15183c00774259b2558e1608
    [NO HSD] Update BIOS ID as 118.7 and FSP/RC version to be 7.x.1C.55
    Thu Jan 4 14:20:18 2018 +0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

commit 0043c05e20fa59acc6e81f378ed4520d73c47650
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:21 2018 -0800

    Original commit hash: bbf286920eb0c4d0023f5151114d9764053a98ab
    Original commit date: Wed Jan 3 11:15:47 2018 -0800
    Change-Id: Ibb7b5238f05847496a08a8e0f4a96824d6643dd0
    [CFL-S62_CNP-H][PM]:Hung with EC05 During S3 Cycle [ME FW initiated GR]
    [Description] Need to set Xtal DWORD0 Warm Stablitiy to 90us

CannonLakeSiliconPkg/Pch/Include/Register/PchRegsClk.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchClk.c

commit 87acefe040877ba4b41300c5515f60132107846c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:20 2018 -0800

    Original commit hash: f319781213ea3590d71a1635aad9f6c1462c6a59
    Original commit date: Sun Dec 24 21:13:49 2017 -0800
    Change-Id: I4a28fe2ab58380fcf3b48e697326c3f9e8d0dfca
    [NO HSD] Update BIOS ID as 118.6 and FSP/RC version to be 7.x.1C.54
    Sun Dec 24 21:13:49 2017 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

commit 38a1e1f718500441cff28c89e36a71694a0c1658
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:19 2018 -0800

    Original commit hash: 33ebc9bf69d178edc4ed8ca4e4914a5a3c103b64
    Original commit date: Fri Dec 22 13:17:31 2017 -0800
    Change-Id: Ie56144378c546c6c80c6aa5d83d408ae187ce34f
    CFL-H + CNP-H BIOS[TBT][Regression]: TBT C0 card not enumerating/working.
    Resolution: Set GPIO to high only for CFL-H when Tbt RTD3 is enabled
    Impacted Platform: CFL-H

CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h

commit e347e50ce5c922d94b5572c5093f26836d1daa6a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:18 2018 -0800

    Original commit hash: 0796899f0934e45341fb95e755325371343e934a
    Original commit date: Fri Dec 22 16:26:17 2017 +0800
    Change-Id: I6d883e76c01c9f4dabf4586e06fdcac4d7b35473
    [NO HSD] Update BIOS ID as 118.5 and FSP/RC version to be 7.x.1C.53
    Fri Dec 22 16:26:17 2017 +0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

commit d3d81f5428e26bd7badb4edfcae912dbfc4027ba
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:17 2018 -0800

    Original commit hash: 87f8bc331edeea74a52583bf70642e8f112272b9
    Original commit date: Fri Dec 22 15:41:48 2017 +0800
    Change-Id: Ib90c49d2809e199d951e04b62aea50381668d4aa
    Title: Implement CFL S42 B0 Patch 0x7C
    Resolution: Integrate Patch 0x7C for CFL S B0
    Impacted Platform: CFL S42 B0
    HSD: NO HSD

CannonLakePlatSamplePkg/PlatformPkg.fdf

commit fce701759a48728a1ed26c8805bea588e341cac6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:16 2018 -0800

    Original commit hash: 27dd30db87b885c98e04c8b7961d6e4417477aa1
    Original commit date: Wed Dec 20 17:22:22 2017 -0800
    Change-Id: Ic33bac683d1acc0eb009c1012a27e7f4ec1b8cd9
    [NO HSD] Update BIOS ID as 118.4 and FSP/RC version to be 7.x.1C.52
    Wed Dec 20 17:22:22 2017 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

commit 48a8dca039dee50b1eccaded7a57627a15bf9614
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:15 2018 -0800

    Original commit hash: a30445d46bffeae10f563e0096b76ea96d69a3dc
    Original commit date: Mon Dec 18 21:40:29 2017 -0800
    Change-Id: Ib32c65173926a80273d66beaf42b200679f757a5
    Implement CFL U0 Patch 0x7E
    Request has been made to integrate Patch 0x7E for CFL U0
    Resolution: Integrate Patch 0x7E for CFL U0

CannonLakePlatSamplePkg/PlatformPkg.fdf

commit 75adfdcea517880ea28edad1ca0d5e904bffa2b0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:14 2018 -0800

    Original commit hash: ffbe4fe1838b8972efcda7671376b4fc349d4a8d
    Original commit date: Fri Dec 8 19:31:27 2017 -0800
    Change-Id: Iac77be855a1c79548bef48097a41b4a3d6a1cb29
    CFL-U43e CNL-U :SUT Hangs at Intel LOGO when UART2 Controller option is enabled in debug BIOS
    Part 2
    Hsd-es-id: 1504660561
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c

commit 47d8412e9828442f238e015ce8064092d40ccedc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:13 2018 -0800

    Original commit hash: 4539a064728b0b6f8c0285443b9568bd3e20d3ed
    Original commit date: Mon Dec 18 19:41:02 2017 +0530
    Change-Id: I1bc3d023359da6987ac37c3b852cc01f8adb03e0
    Title: [CFL H] [AR ][Native + RTD3] : SUT auto wakes from S3/S4/S5 with or without any Device connected on TBT having AR in Native + RTD3 mode, Porting RTD3 realted changes for CFL H from KBL.
    Resolution: Wake control GPIO needs to be configured as Deep reset, Changes for RTD3 support of TBT on CNL H platform.
    Impacted Platform: [CFL-H]
    [HSD#1604594343]: [CFL H] [AR ][Native + RTD3] : SUT auto wakes from S3/S4/S5 with or without any Device connected on TBT having AR in Native + RTD3 mode.

CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Gpe.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h
CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/Tbt.asl
CannonLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeTbtPolicy.h
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtPolicyLib/DxeTbtPolicyLib.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c

commit 78762e45f0c143d9d4909ea05928ac70aabb3a7e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:11 2018 -0800

    Original commit hash: b7dd03f7e478ff0b88cab0f8132d4ea455c612a6
    Original commit date: Tue Dec 19 17:20:57 2017 -0800
    Change-Id: I2a167e6fdd62d99126cb4ca90cf37cdf70b21e11
    [NO HSD] Update BIOS ID as 118.3 and FSP/RC version to be 7.x.1C.51
    Tue Dec 19 17:20:57 2017 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

commit a8fab0e59eef99269c4019b713e92bbf19192a78
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:09 2018 -0800

    Original commit hash: 57147d6088a439ccaa0104aa81252787b67526ca
    Original commit date: Mon Dec 18 10:52:31 2017 -0800
    Change-Id: I122764ad7c9b31732387252f18cfed84e9f2cab4
    CNP-H B1 Integrate Chipsetinit Version 3

CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx_Edbc.bin
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioBx.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioBx.c

commit c023f75ff076580800c5306f79592ece1ea53e90
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:30 2018 -0800

    Original commit hash: 6a20039474fa5ad36ea696e0db950bf05bd95bde
    Original commit date: Fri Dec 15 14:01:29 2017 +0800
    Change-Id: I3b9066a4b340276f49f1bef3750d422bb62b112a
    CannonLakeFsp: Fixing comment issue for x2ApicOptOut UPD
    Solution: Default is 0 but comment still mentioning 1.

CannonLakeFspPkg/Upd/FspsUpd.dsc

commit d88323a8e4312845f99fbb0bc0020239e59077cc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:27 2018 -0800

    Original commit hash: 758dbca5345b4b2b8039810c2038dbf8e7a937ea
    Original commit date: Thu Dec 14 12:03:33 2017 -0800
    Change-Id: I10a305635ee5f8aea9ec3040c87480620345ba2e
    CannonLakeSiliconPkg: CNL-H can't change Memory frequency with FCE.exe
    Change: Exposing all valid frequencies removing the RefClk condition.
    Valid values should match the refclk, i.e. divide by 133 or 100.
    This change is on top of the MRC Version 0.5.1.7

CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/Setup/SaSetup.hfr
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 568affd5293d1afded13c8dc7cd13a50fcecef38
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:25 2018 -0800

    Original commit hash: dce22faee529186bbcbaeea9d351545872aca6fb
    Original commit date: Thu Dec 14 15:06:48 2017 +0800
    BpCommonPkg HddPasswordSmm: Add missing "goto EXIT"
    It is missing for e37825d9639542cfa9c9b3cd42ab17576a982904.

BpCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.c

commit af1d154d2dafbcb9dbdd77c9d29770256dc95654
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:22 2018 -0800

    Original commit hash: 464006a921853826106fa71b8d2a40a6cb4cfa58
    Original commit date: Thu Dec 14 15:02:56 2017 -0800
    Change-Id: Iea0a58db0a4bbb48d4e85af50d66a6f634cfaaf6
    [NO_HSD] Update BIOS ID to 118.2

CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit d5429b9d132287dc763822d67be4c0aef5a907f1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:21 2018 -0800

    Original commit hash: 20806bb407e1c7d7cec2b3fd4c01d2d18b95959c
    Original commit date: Thu Dec 14 17:25:28 2017 -0800
    Change-Id: Id312f509231488c303749726b02bde77d6e0a754
    Removed GCC build for 0x1000 alignment due to RC Clang build failure caused by [[CNL] Device Guard and Credential Guard tests are failing]

CannonLakePlatSamplePkg/PlatformPkgBuildOption.dsc
CannonLakeSiliconPkg/SiPkgBuildOption.dsc

commit 20d1b50d062d6fb1e912ab33dcbb34789ba317f4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:19 2018 -0800

    Original commit hash: 3d2ff4da3b9cb8149a0b80a9cbc85e489692a3b7
    Original commit date: Thu Dec 14 11:24:25 2017 -0800
    Change-Id: Ief1b70571657b76e222ca788d721fa46ffc6b0ea
    Integrate CFL D0 Patch 0x7C
    Patch 0x7C needs to be integrated in for CFL D0
    Resolution: Integrate Patch 0x7C for CFL D0

CannonLakePlatSamplePkg/PlatformPkg.fdf

commit ba95a685c36f39077a6970a16f3245efb45db3d6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:14 2018 -0800

    Original commit hash: 7e4bca87d8894336b9770e0275eb6cb50ea01f1d
    Original commit date: Thu Dec 14 11:27:07 2017 -0800
    Change-Id: I7126935fc38c3617d14fa635678663f683bf6db4
    [2201595836] CNP-H B1 Integrate Chipsetinit Version 1 - Phase2
    [Description] Add MPHY support for CNP-H B1

CannonLakePlatSamplePkg/Setup/PchSetup.c
CannonLakeSiliconPkg/Library/Private/PeiSiFviInitLib/PeiSiFvi.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

commit 5913ade3cce388037534d8d583cb2d0e078dd699
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:10 2018 -0800

    Original commit hash: 6dfda7f825e30eb5bbff46d40d24b127ab341850
    Original commit date: Thu Dec 14 11:49:19 2017 -0800
    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Thu Dec 14 11:49:19 2017 -0800

CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

commit f604962cfe9a62723b0594202b339b73e069d822
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:03 2018 -0800

    Original commit hash: 130fc5123c602053f14c7edb7f08e349365d21bf
    Original commit date: Thu Dec 14 16:24:59 2017 +0800
    Change-Id: I243f238565dad566cb12230baf719c95b9b625a5
    Title:Reboot cycle after flashing BIOS once UFP2DFP is enabled
    Resolution: Add break for switch case "Usb3TcDbgNoChange"
    Hsd-es-id: 1504683964
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakeSiliconPkg/Cpu/Include/Library/BootGuardLib.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.c

commit fde6c64684f7d8b294e2dcac7fdbd8b4238e860b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:02 2018 -0800

    Original commit hash: fa6ffb278aa1a77d0f00a17415655356a2cf1e8f
    Original commit date: Tue Dec 12 17:34:27 2017 +0100
    Change-Id: I81a35fbd68797a6bb29379b55aa24734acc7b59c
    RaidDeviceID hardcoding in CNL silicon code
    Provided enumeration type for Raid device id option.
    Hsd-es-id: 1504683402
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SataConfig.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiSataPrivateLib/PeiSataPrivateLib.c

commit 99891f00faffaabd55d4bfad2094685ac3de8fd0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:00 2018 -0800

    Original commit hash: 1cc60630bc4a1304b7797f1216828ac0b095d5c6
    Original commit date: Thu Dec 14 16:39:20 2017 +0800
    Change-Id: I9d9e9b55c6dc7ff47b764a1cf11e4e3011db816d
    Title: FSP enhancement for supporting big logo display -- Corrected UPD offset
    Resolution: Put the new UPDs to rsvd area to align the original UPD offset.
    Impacted Platform: CFL/CNL all
    Hsd-es-id: 1504670743

CannonLakeFspPkg/Upd/FspsUpd.dsc

commit e17d4cb557de96bf878d12fdb124443a21b2b8a1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:49:59 2018 -0800

    Original commit hash: 3bc843cdfe8e78a9710800739eaafc5a795fbe42
    Original commit date: Wed Dec 13 17:13:28 2017 +0800
    Change-Id: I0af3c7f5da6246a1ec82cb8edc04ecf659d0b096
    [1504683942][CNL] Klocwork issues for ME based on Daily_117_00_43
    Resolution: Correct the code flow.
    Impacted Platform: All CNL/CFL platform.

CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
CannonLakePlatSamplePkg/Library/BaseAmtWrapperLib/BaseAmtWrapperLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
CannonLakeSiliconPkg/Me/Library/Private/PeiActiveManagementLib/StartWatchDog.h

commit 862ee565101b6737305e6192392536e3be490e1a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:49:58 2018 -0800

    Original commit hash: 115ea653a37188902fe417bce1dbe04dacb43bef
    Original commit date: Wed Dec 13 13:58:52 2017 +0100
    Change-Id: Ie91d779fb5a4d4ea7251f80ad6074fffe62775f8
    BIOS doesn't trigger Gen3 equalization for TBT devices

CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit b230297079c1e3f22881b883e0e499a180ea8341
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:49:57 2018 -0800

    Original commit hash: d4e87d5e1dcf25566f05316e3a8f6f9b3bd4265c
    Original commit date: Thu Dec 14 15:51:01 2017 +0800
    Change-Id: I6dbb9b1b75de9c8326f8b85869d167a33d7c9509
    Title: [NO_HSD] Update SA for RC 7.0.1B.3x API Review
    Resolution: doxygen update
    Hsd-es-id: N/A
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsPeiConfig.h

commit 4e8ada84e4f7195800a95c5d84a52f38cab490c1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:49:56 2018 -0800

    Original commit hash: 5ef06ecb1380abb788a51ca281658ec529d4b548
    Original commit date: Thu Dec 14 11:49:17 2017 +0800
    Change-Id: Id5cdf814511ed05bcd255c0a955b936e130af47b
    Title: FSP x2ApicOptOut UPD default should be 0
    Resolution: Set x2ApicOptOut UPD default to 0
    Impacted Platform: CFL/CNL all
    Hsd-es-id: 1504684681

CannonLakeFspPkg/Upd/FspsUpd.dsc

commit 154038b4b145878e677c0a1660fa88f93a322c31
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:49:51 2018 -0800

    Original commit hash: 00bcdb5e8138aa609f3c2825294f47e7fc639c02
    Original commit date: Wed Dec 13 22:11:05 2017 +0800
    Change-Id: I26fb05e71aeed275984c4973beaf585372dcaa41
    Title: Reboot cycle after flashing BIOS once UFP2DFP is enabled
    Resolution: BIOS retain UFP2DFP bit for no change
    Hsd-es-id: 1504683964
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.c

commit 7ca2d4030e599a52f3879038466cabffa7cd9ad7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:49:51 2018 -0800

    Original commit hash: 8248cb89cd0d39242af7542f6b3f67c0e1b67492
    Original commit date: Wed Dec 13 11:31:27 2017 +0530
    Change-Id: I52a1d356b269542c48fa7b15214c8a1ebdda0197
    LPK Clock issue
    CannonLakePlatSamplePkg: [CNLH62] LPK compliance reference clock disappears on Post Code 0C09 due to BIOS
    Resolution: PCIE CLKREQ is enabled in Silicon code using EnableClkReq function. So the CLKREQ GPIO should not be programmed in Platform code. Removing the same to fix the issue

CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHDdr4.h

commit 5280335c8ab0cddc29042baeb284719ae76de8b1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:44:46 2018 -0800

    Original commit hash: 664fc8a7a11cf30e0f2e910a9958f36bc83416f8
    Original commit date: Wed Dec 13 21:29:05 2017 -0800
    Change-Id: I7660f5d33442cc708d5bd4043c3084d1d1f4e493
    [NO_HSD] Update BIOS ID to 118.1

CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit 1b003a2afdee290288fd99446371d41bf7692a9d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:44:45 2018 -0800

    Original commit hash: a9760b3436b130fd1095c95c712e449ba865de19
    Original commit date: Wed Dec 13 13:40:47 2017 -0800
    Change-Id: I31c7e140278335ff503709d41b18b95ed07070a4
    [2201595836] CNP-H B1 Integrate Chipsetinit Version 1
    [Description] Add MPHY support for CNP-H  B1

CannonLakePlatSamplePkg/Setup/PchSetup.c
CannonLakePlatSamplePkg/Setup/PchSetup.h
CannonLakeSiliconPkg/Include/SiFvi.h
CannonLakeSiliconPkg/Library/Private/PeiSiFviInitLib/PeiSiFvi.c
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioBx.h
CannonLakeSiliconPkg/Pch/Include/Private/PchHsio.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioBx.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf

commit 925497e61a8dca88061b43b186372d0b4daf1ac1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:44:42 2018 -0800

    Original commit hash: a9b557e7b11ed62e87d805d2a9fbc3cc96c710fd
    Original commit date: Wed Dec 13 13:59:54 2017 -0800
    Change-Id: If21b650de95fc3b41c0b700e621f468b52a50a9e
    [HSD-ES][client_platf][bug][1305311147][cannon_lake][MiniBios "The requested operation has timed out" error followed by unresponsive system]
    Issue:
     ScanPci() fails in ITP when MRC MiniBios is used.
    Solution:
     Disable all PCIe root ports at the beginning of MiniBios, this makes PCI scan in ITP pass.

CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 338d1c04c55c46012e67e989911d23f942476eb8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:44:39 2018 -0800

    Original commit hash: 460d02090eeb4fa30655b7f06e9dc0155cd3d3ca
    Original commit date: Wed Dec 13 21:41:15 2017 +0800
    Change-Id: I1f756d6d28eca57973105a8a3cda90afb4e41406
    Title: [NO_HSD] Update PCH for RC 7.0.1B.3x API Review
    Resolution: doxygen update
    Hsd-es-id: N/A
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h

commit 39b4ac8a7f314965592605ee271e73eeb8c19903
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:44:38 2018 -0800

    Original commit hash: 28130e1b07ccf84f9bbe6e0a8714fbaafae03a04
    Original commit date: Tue Dec 12 15:00:04 2017 -0800
    Change-Id: Id4010617bd5b5683afe31df1eb09e937269b9fdd
    [2201211251] PCI clock frequency can't keep in 100 Mhz.
    [Description] Need to update PID for MODPHY for PCIe PLL programming

CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c

commit 943a87a4d2142f0b51c0e8f44d721a857f58b0b3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:44:36 2018 -0800

    Original commit hash: 69435d08448576f369acab59f0bed6c5143ac4b3
    Original commit date: Tue Dec 12 17:49:22 2017 +0800
    Change-Id: I8635621164318896ab11c405d388e2c812544a73
    Title: PCH TH is disabled when BIOS built with PcdBootGuardEnable FALSE
    Resolution: Move DCD check API out of BootGuardLib
    Hsd-es-id: 1504683629
    Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

CannonLakeSiliconPkg/Cpu/Include/Library/BootGuardLib.h
CannonLakeSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/BootGuardLibrary.c
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLibNull/BootGuardLibraryNull.c
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.inf
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf

commit bca7bc18ed9e056e91f2687067d06ccaf3d82ff2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:44:35 2018 -0800

    Original commit hash: c364389b318e7bec70ddfd42e3868f6b27023239
    Original commit date: Wed Dec 13 18:36:49 2017 -0800
    Title:
    Clean up ClientCommonPkg/Override/BpCommonPkg
    Resolution:  Clean up ClientCommonPkg/Override/BpCommonPkg
    Impacted Platform: ICL
    HSD:[1504660956]

ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c
ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/TraceHubStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/TraceHubStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/TraceHubStatusCodeWorker.c
ClientCommonPkg/Override/RoyalParkCommonOverride.md

commit 82bd3c9a008489a3a3052917671973b22af3628c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:19:53 2018 -0800

    Original commit hash: c20401e971f73b490fd3b396c62b138b5a0671ea
    Original commit date: Wed Dec 13 16:47:27 2017 -0800
    [TeamCity] Auto-Commit FSP
    Update auto-generated FSP UPD header files

BpCommonPkg/Bluetooth/BluetoothBusDxe/iLE/apps/src/uefi_app.c
BpCommonPkg/Bluetooth/BluetoothHidDxe/BluetoothHidProtocol.c
BpCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
BpCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
BpCommonPkg/Tools/FCE/Source/FCE/Expression.c
BpCommonPkg/Tools/FCE/Source/FCE/Fce.c
BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.c
BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.h
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd
CannonLakeFspBinPkg/Include/FirmwareVersionInfoHob.h
CannonLakeFspBinPkg/Include/FspUpd.h
CannonLakeFspBinPkg/Include/FspmUpd.h
CannonLakeFspBinPkg/Include/FspsUpd.h
CannonLakeFspBinPkg/Include/FsptUpd.h
CannonLakeFspBinPkg/Include/GpioConfig.h
CannonLakeFspBinPkg/Include/HobUsageDataHob.h
CannonLakeFspBinPkg/Include/MemInfoHob.h
CannonLakeFspBinPkg/Include/SmbiosCacheInfoHob.h
CannonLakeFspBinPkg/Include/SmbiosProcessorInfoHob.h
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeFspPkg/Include/FspmUpd.h
CannonLakeFspPkg/Include/FspsUpd.h
CannonLakeFspPkg/Include/FsptUpd.h
CannonLakeFspPkg/Include/MemInfoHob.h
CannonLakeFspPkg/Library/TscAcpiTimerLib/PeiTscTimerLib.inf
CannonLakeFspPkg/Library/TscAcpiTimerLib/SecTscTimerLib.inf
CannonLakeFspPkg/Library/TscAcpiTimerLib/TscTimerLibShare.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/2017CannonLake.sln
CannonLakePlatSamplePkg/2017CannonLake.vcxproj
CannonLakePlatSamplePkg/2017CannonLake.vcxproj.filters
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CannonLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
CannonLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
CannonLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4PreMem.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHLpDdr4.h
CannonLakePlatSamplePkg/EC/Asl/EC.ASL
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.c
CannonLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c
CannonLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.h
CannonLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.inf
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/CameraParticipant.asl
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieSsd.asl
CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/Tbt.asl
CannonLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiDTbtInitLib.h
CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c
CannonLakePlatSamplePkg/Include/MultiPlatform/_SvM_BusNumberTranslator.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_SvM_MpTableData.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_SvM_PirqTableData.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_Sv_BusNumberTranslator.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_Sv_MpTableData.h
CannonLakePlatSamplePkg/Include/MultiPlatform/_Sv_PirqTableData.h
CannonLakePlatSamplePkg/Include/PlatformBoardId.h
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/BaseTraceHubPostCodeLib.c
CannonLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/BaseTraceHubPostCodeLib.inf
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLibCsm.inf
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLibCsm.inf
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformData.c
CannonLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/DxeCapsuleLibFmp/DxeCapsuleProcessLib.c
CannonLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/PlatformPkgBuildOption.dsc
CannonLakePlatSamplePkg/Setup/AcpiSetup.c
CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr
CannonLakePlatSamplePkg/Setup/AcpiSetup.uni
CannonLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
CannonLakePlatSamplePkg/Setup/ConnectivitySetup.uni
CannonLakePlatSamplePkg/Setup/CpuSetup.c
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr
CannonLakePlatSamplePkg/Setup/MeSetup.c
CannonLakePlatSamplePkg/Setup/MeSetup.h
CannonLakePlatSamplePkg/Setup/MeSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.uni
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
CannonLakePlatSamplePkg/Setup/TbtSetup.c
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakePlatSamplePkg/bpvp.bat
CannonLakePlatSamplePkg/output.html
CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/FspMPlatformSecLib.inf
CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/FspSPlatformSecLib.inf
CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/FspTPlatformSecLib.inf
CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Flat32.asm
CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Flat32.nasm
CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLib.c
CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLib.inf
CannonLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLibrary.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPei.c
CannonLakeSiliconPkg/Include/ConfigBlock/SiConfig.h
CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
CannonLakeSiliconPkg/Me/Include/MkhiMsgs.h
CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIo.asl
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsFia15.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsIsh.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLpc.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLpcCnl.h
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibCnl.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiIshInitLib/PeiIshInitLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiLpcLib/PeiLpcLib.c
CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIo.c
CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/IoTrap.c
CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
CannonLakeSiliconPkg/SiPkg.dec
CannonLakeSiliconPkg/SiPkgBuildOption.dsc
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsPeiConfig.h
CannonLakeSiliconPkg/SystemAgent/Include/Private/Library/SaInitLib.h
CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIpu.h
CannonLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmSaPcieLib/DxeSmmSaPcieLib.inf
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiIpuInitLib/PeiIpuInitLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4Registers.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c
ClientCommonPkg/Override/PcAtChipsetPkg/Library/AcpiTimerLib/AcpiTimerLib.c
ClientCommonPkg/Override/PcAtChipsetPkg/Library/AcpiTimerLib/BaseAcpiTimerLib.c
ClientCommonPkg/Override/PcAtChipsetPkg/Library/AcpiTimerLib/BaseAcpiTimerLib.inf
ClientCommonPkg/Override/PcAtChipsetPkg/Library/AcpiTimerLib/BaseAcpiTimerLib.uni
ClientCommonPkg/Override/RoyalParkCommonOverride.md
