{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542438716256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542438716271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 17 15:11:56 2018 " "Processing started: Sat Nov 17 15:11:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542438716271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542438716271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542438716271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542438717099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542438717099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendingmachine.v 1 1 " "Found 1 design units, including 1 entities, in source file vendingmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachine " "Found entity 1: VendingMachine" {  } { { "VendingMachine.v" "" { Text "E:/VendingMachine2.0/VendingMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542438735861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542438735861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "price_product.v 1 1 " "Found 1 design units, including 1 entities, in source file price_product.v" { { "Info" "ISGN_ENTITY_NAME" "1 price_product " "Found entity 1: price_product" {  } { { "price_product.v" "" { Text "E:/VendingMachine2.0/price_product.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542438735861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542438735861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing.v 1 1 " "Found 1 design units, including 1 entities, in source file processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 processing " "Found entity 1: processing" {  } { { "processing.v" "" { Text "E:/VendingMachine2.0/processing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542438735877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542438735877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "change.v 1 1 " "Found 1 design units, including 1 entities, in source file change.v" { { "Info" "ISGN_ENTITY_NAME" "1 change " "Found entity 1: change" {  } { { "change.v" "" { Text "E:/VendingMachine2.0/change.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542438735877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542438735877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "putting_money.v 1 1 " "Found 1 design units, including 1 entities, in source file putting_money.v" { { "Info" "ISGN_ENTITY_NAME" "1 putting_money " "Found entity 1: putting_money" {  } { { "putting_money.v" "" { Text "E:/VendingMachine2.0/putting_money.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542438735877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542438735877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VendingMachine " "Elaborating entity \"VendingMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542438735940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VendingMachine.v(37) " "Verilog HDL assignment warning at VendingMachine.v(37): truncated value with size 32 to match size of target (1)" {  } { { "VendingMachine.v" "" { Text "E:/VendingMachine2.0/VendingMachine.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542438736002 "|VendingMachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "price_product price_product:U1 " "Elaborating entity \"price_product\" for hierarchy \"price_product:U1\"" {  } { { "VendingMachine.v" "U1" { Text "E:/VendingMachine2.0/VendingMachine.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542438736002 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "price_product.v(11) " "Verilog HDL Case Statement information at price_product.v(11): all case item expressions in this case statement are onehot" {  } { { "price_product.v" "" { Text "E:/VendingMachine2.0/price_product.v" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542438736002 "|VendingMachine|price_product:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "putting_money putting_money:V1 " "Elaborating entity \"putting_money\" for hierarchy \"putting_money:V1\"" {  } { { "VendingMachine.v" "V1" { Text "E:/VendingMachine2.0/VendingMachine.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542438736002 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "putting_money.v(18) " "Verilog HDL Case Statement information at putting_money.v(18): all case item expressions in this case statement are onehot" {  } { { "putting_money.v" "" { Text "E:/VendingMachine2.0/putting_money.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542438736002 "|VendingMachine|putting_money:V1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processing processing:W1 " "Elaborating entity \"processing\" for hierarchy \"processing:W1\"" {  } { { "VendingMachine.v" "W1" { Text "E:/VendingMachine2.0/VendingMachine.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542438736002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change change:X1 " "Elaborating entity \"change\" for hierarchy \"change:X1\"" {  } { { "VendingMachine.v" "X1" { Text "E:/VendingMachine2.0/VendingMachine.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542438736002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 change.v(23) " "Verilog HDL assignment warning at change.v(23): truncated value with size 5 to match size of target (3)" {  } { { "change.v" "" { Text "E:/VendingMachine2.0/change.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542438736002 "|change"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 change.v(29) " "Verilog HDL assignment warning at change.v(29): truncated value with size 5 to match size of target (3)" {  } { { "change.v" "" { Text "E:/VendingMachine2.0/change.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542438736002 "|change"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 change.v(35) " "Verilog HDL assignment warning at change.v(35): truncated value with size 5 to match size of target (3)" {  } { { "change.v" "" { Text "E:/VendingMachine2.0/change.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542438736002 "|change"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 change.v(41) " "Verilog HDL assignment warning at change.v(41): truncated value with size 5 to match size of target (3)" {  } { { "change.v" "" { Text "E:/VendingMachine2.0/change.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542438736002 "|change"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Selected_product_price\[4\] " "Net \"Selected_product_price\[4\]\" is missing source, defaulting to GND" {  } { { "VendingMachine.v" "Selected_product_price\[4\]" { Text "E:/VendingMachine2.0/VendingMachine.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542438736033 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542438736033 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542438736939 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "five_num_o\[1\] GND " "Pin \"five_num_o\[1\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/VendingMachine2.0/VendingMachine.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542438737018 "|VendingMachine|five_num_o[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542438737018 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542438737189 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542438737592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542438737905 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542438737905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542438738077 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542438738077 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542438738077 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542438738077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542438738139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 17 15:12:18 2018 " "Processing ended: Sat Nov 17 15:12:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542438738139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542438738139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542438738139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542438738139 ""}
