$date
	Sun Oct 23 01:09:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#535634
b10 &
b10 %
1$
b10 !
1"
#535635
0"
#535638
b1 &
1#
b1 %
#535642
b0 &
b0 %
0#
0$
#1539029
b1101 !
1"
#1539030
b1101 &
b1101 %
1$
#1539031
0"
#1539034
b101000 &
b101000 %
#1539038
b10100 &
b10100 %
#1539042
b1010 &
b1010 %
#1539046
b101 &
b101 %
#1539050
b10000 &
b10000 %
#1539054
b1000 &
b1000 %
#1539058
b100 &
b100 %
#1539062
b10 &
b10 %
#1539066
b1 &
b1 %
1#
#1539070
b0 &
0#
b0 %
0$
#2531184
b1100 !
1"
#2531186
b1100 &
b1100 %
1$
#2531187
0"
#2531190
b110 &
b110 %
#2531194
b11 &
b11 %
#2531198
b1010 &
b1010 %
#2531202
b101 &
b101 %
#2531206
b10000 &
b10000 %
#2531210
b1000 &
b1000 %
#2531214
b100 &
b100 %
#2531218
b10 &
b10 %
#2531222
b1 &
1#
b1 %
#2531226
b0 &
b0 %
0#
0$
#4500012
