# ece251 Final Project
Dong Min Shin
Joongyeong Cho

This is a non-pipelined 8-bit CPU with 16-bit address width, allowing for a total of 64Kb of memory.

A modified Harvard architecture allows a simulataneous reading of instruction and data bits from the memory; it has a read-only instruction 8-bit output and a bidirectional 8-bit data bus for data.

ISA:
https://docs.google.com/spreadsheets/d/1xIWIiHUWTO98X2x6F-8v5xEQb_RIVlbs323F4KGAg8I/edit?usp=sharing

