# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/starfive,jh7110-clk-vout.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: StarFive JH7110 VOUT Clock Generator

maintainers:
  - Xingyu Wu <xingyu.wu@starfivetech.com>

description: |
  The JH7110 SoC provides clock generator in various system controller (*crg)
  hardware modules. The clock generator provides clock to the targeted domain
  in the SoC. The clock generator node is defined as a child node of its
  system controller node.

properties:
  compatible:
    const: starfive,jh7110-clk-vout

  reg:
    maxItems: 1

  clocks:
    items:
      - description: external HDMI clock
      - description: external MIPI Escape mode Receive clock
      - description: external MIPI high-speed Transmit clock
      - description: VOUT SRC clock
      - description: VOUT AHB clock

  clock-names:
    items:
      - const: hdmitx0_pixelclk
      - const: mipitx_dphy_rxesc
      - const: mipitx_dphy_txbytehs
      - const: vout_src
      - const: vout_top_ahb

  resets:
    items:
      - description: VOUT SRC reset

  reset-names:
    items:
      - const: vout_src

  '#clock-cells':
    const: 1
    description:
      See <dt-bindings/clock/starfive-jh7110-vout.h> for valid indices.

  power-domains:
    maxItems: 1
    description:
      VOUT domain power

required:
  - compatible
  - reg
  - reg-names
  - clocks
  - clock-names
  - resets
  - reset-names
  - '#clock-cells'
  - power-domains

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/starfive-jh7110-clkgen.h>
    #include <dt-bindings/clock/starfive-jh7110-vout.h>
    clkvout: clock-controller@295C0000 {
        compatible = "starfive,jh7110-clk-vout";
        reg = <0x0 0x295C0000 0x0 0x10000>;
        reg-names = "vout";
        clocks = <&hdmitx0_pixelclk>,
                 <&mipitx_dphy_rxesc>,
                 <&mipitx_dphy_txbytehs>,
                 <&clkgen JH7110_VOUT_SRC>,
                 <&clkgen JH7110_VOUT_TOP_CLK_VOUT_AHB>;
        clock-names = "hdmitx0_pixelclk",
                      "mipitx_dphy_rxesc",
                      "mipitx_dphy_txbytehs",
                      "vout_src",
                      "vout_top_ahb";
        resets = <&rstgen RSTN_U0_DOM_VOUT_TOP_SRC>;
        reset-names = "vout_src";
        #clock-cells = <1>;
        power-domains = <&pwrc JH7110_PD_VOUT>;
    };
