# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FinalProject.srcs/sources_1/new/ALU.v" \
"../../../../FinalProject.srcs/sources_1/new/Data_memory.v" \
"../../../../FinalProject.srcs/sources_1/new/EXE_MEM.v" \
"../../../../FinalProject.srcs/sources_1/new/ID_EXE.v" \
"../../../../FinalProject.srcs/sources_1/new/IF_ID.v" \
"../../../../FinalProject.srcs/sources_1/new/Instruction_memory.v" \
"../../../../FinalProject.srcs/sources_1/new/MEM_WB.v" \
"../../../../FinalProject.srcs/sources_1/new/MuxFourWay.v" \
"../../../../FinalProject.srcs/sources_1/new/PC_register.v" \
"../../../../FinalProject.srcs/sources_1/new/Reg_file.v" \
"../../../../FinalProject.srcs/sources_1/new/adder.v" \
"../../../../FinalProject.srcs/sources_1/new/controlunit.v" \
"../../../../FinalProject.srcs/sources_1/new/mux.v" \
"../../../../FinalProject.srcs/sources_1/new/mux2.v" \
"../../../../FinalProject.srcs/sources_1/new/sign_ext.v" \
"../../../../FinalProject.srcs/sim_1/new/test_clk.v" \
"../../../../FinalProject.srcs/sim_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
