
*** Running vivado
    with args -log soc_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source soc_top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Oct  5 14:43:00 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source soc_top.tcl -notrace
Command: link_design -top soc_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1857.090 ; gain = 0.000 ; free physical = 18289 ; free virtual = 31728
INFO: [Netlist 29-17] Analyzing 2503 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[0]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[1]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[2]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[3]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[4]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[5]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[6]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[7]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[8]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[9]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[10]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[11]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[12]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[13]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[14]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[15]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[16]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[17]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[18]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[19]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[20]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[21]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[22]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[23]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[24]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[25]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[26]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[27]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[28]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[29]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[30]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[31]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[32]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[33]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[34]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[35]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[36]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[37]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[38]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[39]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[40]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[41]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[42]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[43]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[44]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[45]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[46]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[47]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[48]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[49]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[50]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[51]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[52]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[53]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[54]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[55]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[56]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[57]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[58]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[59]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[60]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[61]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[62]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[63]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[64]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[65]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[66]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[67]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[68]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[69]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[70]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[71]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[72]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[73]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[74]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[75]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[76]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[77]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[78]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[79]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[80]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[81]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[82]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[83]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[84]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[85]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[86]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[87]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[88]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[89]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[90]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[91]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[92]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[93]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[94]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[95]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[96]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[97]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[98]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[99]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.977 ; gain = 0.000 ; free physical = 17679 ; free virtual = 31119
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 457 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 206 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 14 instances
  RAM64M => RAM64M (RAMD64E(x4)): 98 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 50 instances

19 Infos, 109 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2685.977 ; gain = 1257.504 ; free physical = 17681 ; free virtual = 31120
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2750.008 ; gain = 64.031 ; free physical = 17664 ; free virtual = 31103

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 272ba4a74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2750.008 ; gain = 0.000 ; free physical = 17648 ; free virtual = 31087

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 7a01d430f8a686c0.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 0ba86ab9d6bc5869.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3007.734 ; gain = 0.000 ; free physical = 17303 ; free virtual = 30773
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.734 ; gain = 0.000 ; free physical = 17299 ; free virtual = 30768
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3076.547 ; gain = 0.000 ; free physical = 17222 ; free virtual = 30691
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 2996c1eee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3076.547 ; gain = 88.656 ; free physical = 17222 ; free virtual = 30691
Phase 1.1 Core Generation And Design Setup | Checksum: 2996c1eee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3076.547 ; gain = 88.656 ; free physical = 17222 ; free virtual = 30691

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2996c1eee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3076.547 ; gain = 88.656 ; free physical = 17222 ; free virtual = 30691
Phase 1 Initialization | Checksum: 2996c1eee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3076.547 ; gain = 88.656 ; free physical = 17222 ; free virtual = 30691

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2996c1eee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3077.547 ; gain = 89.656 ; free physical = 17187 ; free virtual = 30656

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2996c1eee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3077.547 ; gain = 89.656 ; free physical = 17179 ; free virtual = 30649
Phase 2 Timer Update And Timing Data Collection | Checksum: 2996c1eee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3077.547 ; gain = 89.656 ; free physical = 17179 ; free virtual = 30649

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 59 inverters resulting in an inversion of 1594 pins
INFO: [Opt 31-138] Pushed 14 inverter(s) to 62 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 32cee77c0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 3077.547 ; gain = 89.656 ; free physical = 17179 ; free virtual = 30649
Retarget | Checksum: 32cee77c0
INFO: [Opt 31-389] Phase Retarget created 97 cells and removed 262 cells
INFO: [Opt 31-1021] In phase Retarget, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 2f99a9ef5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3077.547 ; gain = 89.656 ; free physical = 17179 ; free virtual = 30649
Constant propagation | Checksum: 2f99a9ef5
INFO: [Opt 31-389] Phase Constant propagation created 83 cells and removed 173 cells
INFO: [Opt 31-1021] In phase Constant propagation, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2637f47a2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3077.547 ; gain = 89.656 ; free physical = 17179 ; free virtual = 30648
Sweep | Checksum: 2637f47a2
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 760 cells
INFO: [Opt 31-1021] In phase Sweep, 2204 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 27b499fa2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3077.547 ; gain = 89.656 ; free physical = 17181 ; free virtual = 30651
BUFG optimization | Checksum: 27b499fa2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 27b499fa2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3077.547 ; gain = 89.656 ; free physical = 17181 ; free virtual = 30651
Shift Register Optimization | Checksum: 27b499fa2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
Phase 8 Post Processing Netlist | Checksum: 2ce97994d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3077.547 ; gain = 89.656 ; free physical = 17181 ; free virtual = 30651
Post Processing Netlist | Checksum: 2ce97994d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 102 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 226cee479

Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 3077.547 ; gain = 89.656 ; free physical = 17173 ; free virtual = 30648

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3077.547 ; gain = 0.000 ; free physical = 17174 ; free virtual = 30649
Phase 9.2 Verifying Netlist Connectivity | Checksum: 226cee479

Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 3077.547 ; gain = 89.656 ; free physical = 17174 ; free virtual = 30649
Phase 9 Finalization | Checksum: 226cee479

Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 3077.547 ; gain = 89.656 ; free physical = 17174 ; free virtual = 30649
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              97  |             262  |                                             93  |
|  Constant propagation         |              83  |             173  |                                             58  |
|  Sweep                        |               0  |             760  |                                           2204  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            102  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 226cee479

Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 3077.547 ; gain = 89.656 ; free physical = 17174 ; free virtual = 30649

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 124 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 32 Total Ports: 248
Ending PowerOpt Patch Enables Task | Checksum: 2a705a67e

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16594 ; free virtual = 30063
Ending Power Optimization Task | Checksum: 2a705a67e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3814.008 ; gain = 736.461 ; free physical = 16594 ; free virtual = 30064

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2a705a67e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16594 ; free virtual = 30064

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16594 ; free virtual = 30064
Ending Netlist Obfuscation Task | Checksum: 280b9a5d6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16594 ; free virtual = 30064
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 121 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 3814.008 ; gain = 1128.031 ; free physical = 16594 ; free virtual = 30064
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_top_drc_opted.rpt -pb soc_top_drc_opted.pb -rpx soc_top_drc_opted.rpx
Command: report_drc -file soc_top_drc_opted.rpt -pb soc_top_drc_opted.pb -rpx soc_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16606 ; free virtual = 30082
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16606 ; free virtual = 30082
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16609 ; free virtual = 30086
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16594 ; free virtual = 30079
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16594 ; free virtual = 30079
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16594 ; free virtual = 30080
Write Physdb Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16594 ; free virtual = 30080
INFO: [Common 17-1381] The checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16574 ; free virtual = 30058
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 24f3a3aa3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16574 ; free virtual = 30058
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16574 ; free virtual = 30058

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1aac36b21

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16570 ; free virtual = 30060

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c84a8e30

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16590 ; free virtual = 30079

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c84a8e30

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16591 ; free virtual = 30080
Phase 1 Placer Initialization | Checksum: 1c84a8e30

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16591 ; free virtual = 30080

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2308e1a9c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16616 ; free virtual = 30100

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 29005ea8e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16619 ; free virtual = 30103

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 29005ea8e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16619 ; free virtual = 30103

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2678517cc

Time (s): cpu = 00:01:31 ; elapsed = 00:00:26 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16648 ; free virtual = 30138

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1769 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 777 nets or LUTs. Breaked 0 LUT, combined 777 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16652 ; free virtual = 30136

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            777  |                   777  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            777  |                   777  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 21264962b

Time (s): cpu = 00:01:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16651 ; free virtual = 30135
Phase 2.4 Global Placement Core | Checksum: 242c94f5f

Time (s): cpu = 00:01:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16651 ; free virtual = 30135
Phase 2 Global Placement | Checksum: 242c94f5f

Time (s): cpu = 00:01:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16651 ; free virtual = 30135

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a944bddc

Time (s): cpu = 00:01:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16647 ; free virtual = 30137

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21d5b4b79

Time (s): cpu = 00:01:55 ; elapsed = 00:00:34 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16639 ; free virtual = 30123

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26d6039d6

Time (s): cpu = 00:01:56 ; elapsed = 00:00:34 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16639 ; free virtual = 30123

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26d18777f

Time (s): cpu = 00:01:56 ; elapsed = 00:00:35 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16639 ; free virtual = 30123

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 282e6b459

Time (s): cpu = 00:02:06 ; elapsed = 00:00:37 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16635 ; free virtual = 30125

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c3612b4e

Time (s): cpu = 00:02:17 ; elapsed = 00:00:45 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16638 ; free virtual = 30123

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 277c7badd

Time (s): cpu = 00:02:19 ; elapsed = 00:00:46 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16635 ; free virtual = 30125

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a404afd8

Time (s): cpu = 00:02:19 ; elapsed = 00:00:47 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16635 ; free virtual = 30125
Phase 3 Detail Placement | Checksum: 1a404afd8

Time (s): cpu = 00:02:19 ; elapsed = 00:00:47 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16635 ; free virtual = 30125

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 278cb38f9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.606 | TNS=-46.082 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b3292f8c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16646 ; free virtual = 30130
INFO: [Place 46-33] Processed net rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b489ce49

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16636 ; free virtual = 30122
Phase 4.1.1.1 BUFG Insertion | Checksum: 278cb38f9

Time (s): cpu = 00:02:41 ; elapsed = 00:00:54 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16632 ; free virtual = 30118

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.551. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1dad2b73d

Time (s): cpu = 00:02:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16632 ; free virtual = 30119

Time (s): cpu = 00:02:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16632 ; free virtual = 30119
Phase 4.1 Post Commit Optimization | Checksum: 1dad2b73d

Time (s): cpu = 00:02:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16628 ; free virtual = 30121

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dad2b73d

Time (s): cpu = 00:02:44 ; elapsed = 00:00:56 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16621 ; free virtual = 30115

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1dad2b73d

Time (s): cpu = 00:02:44 ; elapsed = 00:00:56 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16580 ; free virtual = 30079
Phase 4.3 Placer Reporting | Checksum: 1dad2b73d

Time (s): cpu = 00:02:44 ; elapsed = 00:00:57 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16580 ; free virtual = 30079

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16580 ; free virtual = 30079

Time (s): cpu = 00:02:44 ; elapsed = 00:00:57 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16580 ; free virtual = 30079
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bccb077e

Time (s): cpu = 00:02:44 ; elapsed = 00:00:57 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16582 ; free virtual = 30080
Ending Placer Task | Checksum: 153e940d3

Time (s): cpu = 00:02:45 ; elapsed = 00:00:57 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16586 ; free virtual = 30078
108 Infos, 121 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:48 ; elapsed = 00:00:58 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16586 ; free virtual = 30078
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file soc_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16590 ; free virtual = 30083
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16599 ; free virtual = 30092
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_top_utilization_placed.rpt -pb soc_top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16581 ; free virtual = 30084
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16474 ; free virtual = 30037
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16474 ; free virtual = 30037
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16474 ; free virtual = 30037
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16466 ; free virtual = 30034
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16466 ; free virtual = 30034
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16466 ; free virtual = 30034
INFO: [Common 17-1381] The checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16519 ; free virtual = 30031
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.551 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 121 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16506 ; free virtual = 30029
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16442 ; free virtual = 30031
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16442 ; free virtual = 30031
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16442 ; free virtual = 30031
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16434 ; free virtual = 30028
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16434 ; free virtual = 30028
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16434 ; free virtual = 30028
INFO: [Common 17-1381] The checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3435a286 ConstDB: 0 ShapeSum: 6de13eb7 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 942dbd61 | NumContArr: 614d7f6c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27acd3207

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16499 ; free virtual = 30030

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27acd3207

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16499 ; free virtual = 30030

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27acd3207

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16499 ; free virtual = 30030
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 25e6f2478

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16483 ; free virtual = 30015
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.978  | TNS=0.000  | WHS=-1.373 | THS=-1741.690|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 294c9b356

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16504 ; free virtual = 30034
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.978  | TNS=0.000  | WHS=-2.367 | THS=-1126.857|

Phase 2.4 Update Timing for Bus Skew | Checksum: 2ac6fb2da

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16506 ; free virtual = 30035

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00113157 %
  Global Horizontal Routing Utilization  = 0.0014919 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 61392
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 61371
  Number of Partially Routed Nets     = 21
  Number of Node Overlaps             = 17

Phase 2 Router Initialization | Checksum: 2b6fe47eb

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16506 ; free virtual = 30036

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2b6fe47eb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16506 ; free virtual = 30036

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 28d1c6877

Time (s): cpu = 00:01:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16411 ; free virtual = 29941
Phase 4 Initial Routing | Checksum: 28d1c6877

Time (s): cpu = 00:01:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16411 ; free virtual = 29941

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 9272
 Number of Nodes with overlaps = 1169
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.832  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1df17740c

Time (s): cpu = 00:02:18 ; elapsed = 00:01:02 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16448 ; free virtual = 29981

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.598  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2d748bdd0

Time (s): cpu = 00:02:21 ; elapsed = 00:01:04 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16451 ; free virtual = 29978
Phase 5 Rip-up And Reroute | Checksum: 2d748bdd0

Time (s): cpu = 00:02:21 ; elapsed = 00:01:04 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16451 ; free virtual = 29978

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2d748bdd0

Time (s): cpu = 00:02:21 ; elapsed = 00:01:04 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16451 ; free virtual = 29978

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2d748bdd0

Time (s): cpu = 00:02:21 ; elapsed = 00:01:04 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16451 ; free virtual = 29978
Phase 6 Delay and Skew Optimization | Checksum: 2d748bdd0

Time (s): cpu = 00:02:22 ; elapsed = 00:01:04 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16451 ; free virtual = 29978

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.598  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 259e71032

Time (s): cpu = 00:02:28 ; elapsed = 00:01:06 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16451 ; free virtual = 29978
Phase 7 Post Hold Fix | Checksum: 259e71032

Time (s): cpu = 00:02:28 ; elapsed = 00:01:06 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16451 ; free virtual = 29978

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.0226 %
  Global Horizontal Routing Utilization  = 20.2057 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 259e71032

Time (s): cpu = 00:02:29 ; elapsed = 00:01:06 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16451 ; free virtual = 29978

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 259e71032

Time (s): cpu = 00:02:29 ; elapsed = 00:01:06 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16451 ; free virtual = 29978

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 299f5e304

Time (s): cpu = 00:02:32 ; elapsed = 00:01:07 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16447 ; free virtual = 29980

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 299f5e304

Time (s): cpu = 00:02:32 ; elapsed = 00:01:07 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16447 ; free virtual = 29980

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.598  | TNS=0.000  | WHS=0.006  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 299f5e304

Time (s): cpu = 00:02:33 ; elapsed = 00:01:08 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16447 ; free virtual = 29980
Total Elapsed time in route_design: 67.53 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1f8f327c8

Time (s): cpu = 00:02:33 ; elapsed = 00:01:08 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16448 ; free virtual = 29982
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1f8f327c8

Time (s): cpu = 00:02:34 ; elapsed = 00:01:08 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16448 ; free virtual = 29982

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 121 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:37 ; elapsed = 00:01:10 . Memory (MB): peak = 3814.008 ; gain = 0.000 ; free physical = 16456 ; free virtual = 29984
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_top_drc_routed.rpt -pb soc_top_drc_routed.pb -rpx soc_top_drc_routed.rpx
Command: report_drc -file soc_top_drc_routed.rpt -pb soc_top_drc_routed.pb -rpx soc_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file soc_top_methodology_drc_routed.rpt -pb soc_top_methodology_drc_routed.pb -rpx soc_top_methodology_drc_routed.rpx
Command: report_methodology -file soc_top_methodology_drc_routed.rpt -pb soc_top_methodology_drc_routed.pb -rpx soc_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3869.066 ; gain = 0.000 ; free physical = 16444 ; free virtual = 29974
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3869.066 ; gain = 0.000 ; free physical = 16436 ; free virtual = 29975
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file soc_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file soc_top_bus_skew_routed.rpt -pb soc_top_bus_skew_routed.pb -rpx soc_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file soc_top_route_status.rpt -pb soc_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
Command: report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
155 Infos, 122 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3869.066 ; gain = 0.000 ; free physical = 16420 ; free virtual = 29960
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file soc_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:01:11 ; elapsed = 00:00:22 . Memory (MB): peak = 3869.066 ; gain = 55.059 ; free physical = 16417 ; free virtual = 29957
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3869.066 ; gain = 0.000 ; free physical = 16399 ; free virtual = 29954
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3869.066 ; gain = 0.000 ; free physical = 16325 ; free virtual = 29942
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3869.066 ; gain = 0.000 ; free physical = 16325 ; free virtual = 29942
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3869.066 ; gain = 0.000 ; free physical = 16321 ; free virtual = 29948
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3869.066 ; gain = 0.000 ; free physical = 16321 ; free virtual = 29952
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3869.066 ; gain = 0.000 ; free physical = 16313 ; free virtual = 29945
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3869.066 ; gain = 0.000 ; free physical = 16313 ; free virtual = 29945
INFO: [Common 17-1381] The checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <SD_Card_Controller>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <SD_Card_Controller>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force soc_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00 output genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0 output genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00 output genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0 output genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00 multiplier stage genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0 multiplier stage genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg multiplier stage genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg__0 multiplier stage genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00 multiplier stage genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0 multiplier stage genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg multiplier stage genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg__0 multiplier stage genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A2))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A2))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net Amo_arbiter/n_state is a gated clock net sourced by a combinational pin Amo_arbiter/FSM_onehot_n_state_reg[2]_i_2/O, cell Amo_arbiter/FSM_onehot_n_state_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Device_arbiter/n_state is a gated clock net sourced by a combinational pin Device_arbiter/FSM_onehot_n_state_reg[2]_i_2__0/O, cell Device_arbiter/FSM_onehot_n_state_reg[2]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Memory_Arbiter/n_state is a gated clock net sourced by a combinational pin Memory_Arbiter/FSM_onehot_n_state_reg[4]_i_2/O, cell Memory_Arbiter/FSM_onehot_n_state_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net genblk1[0].Aquila_SoC/I_Cache/S_nxt is a gated clock net sourced by a combinational pin genblk1[0].Aquila_SoC/I_Cache/FSM_onehot_S_nxt_reg[4]_i_2/O, cell genblk1[0].Aquila_SoC/I_Cache/FSM_onehot_S_nxt_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net genblk1[1].Aquila_SoC/I_Cache/S_nxt is a gated clock net sourced by a combinational pin genblk1[1].Aquila_SoC/I_Cache/FSM_onehot_S_nxt_reg[4]_i_2/O, cell genblk1[1].Aquila_SoC/I_Cache/FSM_onehot_S_nxt_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out on the MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 63 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, genblk3[1].synchronizer/P_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[1].synchronizer/P_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[0].synchronizer/P_rw/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[0].synchronizer/P_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[1].synchronizer/P_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[0].synchronizer/P_done/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[0].synchronizer/P_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[1].synchronizer/P_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[0].synchronizer/P_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[1].synchronizer/P_rw/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[1].synchronizer/P_done/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[0].synchronizer/P_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0]... and (the first 15 of 61 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./soc_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 146 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 4238.684 ; gain = 369.617 ; free physical = 15971 ; free virtual = 29545
INFO: [Common 17-206] Exiting Vivado at Sat Oct  5 14:47:05 2024...
