Analysis & Synthesis report for ECE241Project
Mon Nov 26 06:37:15 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
  7. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated
  8. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated
  9. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 10. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated
 11. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated
 12. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 13. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated
 14. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated
 15. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 16. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated
 17. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 18. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated
 19. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 20. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated
 21. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 22. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated
 23. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 24. Source assignments for data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component|altsyncram_pfg1:auto_generated
 25. Source assignments for data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated
 26. Source assignments for data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated
 27. Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated
 28. Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated
 29. Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated
 30. Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated
 31. Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated
 32. Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated
 33. Source assignments for data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 34. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_27m1:auto_generated
 35. Parameter Settings for User Entity Instance: data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: vga_adapter:VGA
 64. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 65. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 66. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 67. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 68. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 69. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 70. Port Connectivity Checks: "vga_adapter:VGA"
 71. Port Connectivity Checks: "data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|memory_address_translator_160x120:v1"
 72. Port Connectivity Checks: "data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3"
 73. Port Connectivity Checks: "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1"
 74. Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR3"
 75. Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR2"
 76. Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR1"
 77. Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background"
 78. Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit"
 79. Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR0"
 80. Port Connectivity Checks: "data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0"
 81. Port Connectivity Checks: "data_game_flow:DGF|LASERS:L1"
 82. Port Connectivity Checks: "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background"
 83. Port Connectivity Checks: "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1"
 84. Port Connectivity Checks: "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid"
 85. Port Connectivity Checks: "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit"
 86. Analysis & Synthesis Messages
 87. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Nov 26 06:37:15 2018           ;
; Quartus Prime Version       ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name               ; ECE241Project                               ;
; Top-level Entity Name       ; ECE241Project                               ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ECE241Project      ; ECE241Project      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                     ; IP Include File                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                ; ram400x9_car.v                   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background ; ram19200x9_map_background.v      ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                ; ram400x9_car.v                   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background ; ram19200x9_map_background.v      ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                ; ram400x9_car.v                   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background ; ram19200x9_map_background.v      ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                ; ram400x9_car.v                   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background ; ram19200x9_map_background.v      ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|ram19200x9_map_background:MBCKGD                                                                  ; ram19200x9_map_background.v      ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background       ; ram19200x9_map_background.v      ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid ; ram400x9_square_grid_selection.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit                        ; ram400x9_tower.v                 ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background       ; ram19200x9_map_background.v      ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid ; ram400x9_square_grid_selection.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit                        ; ram400x9_tower.v                 ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background       ; ram19200x9_map_background.v      ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid ; ram400x9_square_grid_selection.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit                        ; ram400x9_tower.v                 ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1                                                  ; rom19200x9_LOSE.v                ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3                                         ; rom19200x9_SAVE_GPA.v            ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1                                                    ; rom19200x9_WIN.v                 ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3                                        ; ram19200x9_map_background.v      ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1                           ; rom3200x9_stage_1_clear.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1                           ; rom3200x9_stage_1_start.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1                           ; rom3200x9_stage_2_clear.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1                           ; rom3200x9_stage_2_start.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1                           ; rom3200x9_stage_3_clear.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1                           ; rom3200x9_stage_3_start.v        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component|altsyncram_pfg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_27m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                            ;
+------------------------------------+---------------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                         ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                         ;
; WIDTH_B                            ; 1                         ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                         ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                         ;
+------------------------------------+---------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                        ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; tower.mif            ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_vao1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                             ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 9                         ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 400                       ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; INIT_FILE                          ; square_grid_selection.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_9vp1           ; Untyped                                                                                                                          ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                       ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                    ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                                                    ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                        ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; tower.mif            ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_vao1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                             ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 9                         ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 400                       ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; INIT_FILE                          ; square_grid_selection.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_9vp1           ; Untyped                                                                                                                          ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                       ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                    ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                                                    ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                        ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; tower.mif            ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_vao1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                             ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 9                         ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 400                       ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; INIT_FILE                          ; square_grid_selection.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_9vp1           ; Untyped                                                                                                                          ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                       ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                    ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                                                    ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; 4.0.mif              ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0un1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                             ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                                                          ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; 4.0.mif              ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0un1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                             ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                                                          ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; 4.0.mif              ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0un1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                             ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                                                          ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; 4.0.mif              ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0un1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                             ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                                                          ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                       ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; SAVE_GPA.mif         ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_pfg1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                            ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; ../WIN.mif           ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_c4g1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                              ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; ../LOSE.mif          ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_h7g1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; ../stage_1_start.mif ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_l1h1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; ../stage_1_clear.mif ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_e0h1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; ../stage_2_start.mif ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_m1h1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; ../stage_2_clear.mif ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_f0h1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; ../stage_3_start.mif ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_n1h1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; ../stage_3_clear.mif ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_g0h1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                      ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                   ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                   ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                   ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 9                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 9                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_27m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VGA_R ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_G ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_B ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|memory_address_translator_160x120:v1"                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "x[7..7]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                                    ;
; wren ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1"                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; SAVE_GPA_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR3" ;
+--------------------+-------+----------+-------------------------+
; Port               ; Type  ; Severity ; Details                 ;
+--------------------+-------+----------+-------------------------+
; delay_frames[6..0] ; Input ; Info     ; Stuck at GND            ;
; delay_frames[7]    ; Input ; Info     ; Stuck at VCC            ;
+--------------------+-------+----------+-------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR2" ;
+--------------------+-------+----------+-------------------------+
; Port               ; Type  ; Severity ; Details                 ;
+--------------------+-------+----------+-------------------------+
; delay_frames[5..0] ; Input ; Info     ; Stuck at GND            ;
; delay_frames[7]    ; Input ; Info     ; Stuck at GND            ;
; delay_frames[6]    ; Input ; Info     ; Stuck at VCC            ;
+--------------------+-------+----------+-------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR1" ;
+--------------------+-------+----------+-------------------------+
; Port               ; Type  ; Severity ; Details                 ;
+--------------------+-------+----------+-------------------------+
; delay_frames[4..1] ; Input ; Info     ; Stuck at VCC            ;
; delay_frames[7..5] ; Input ; Info     ; Stuck at GND            ;
; delay_frames[0]    ; Input ; Info     ; Stuck at GND            ;
+--------------------+-------+----------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                                                                           ;
; wren ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                                            ;
; wren ; Input ; Info     ; Stuck at GND                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR0" ;
+--------------+-------+----------+-------------------------------+
; Port         ; Type  ; Severity ; Details                       ;
+--------------+-------+----------+-------------------------------+
; delay_frames ; Input ; Info     ; Stuck at GND                  ;
+--------------+-------+----------+-------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0" ;
+---------+--------+----------+-------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                               ;
+---------+--------+----------+-------------------------------------------------------+
; mem_add ; Output ; Info     ; Explicitly unconnected                                ;
+---------+--------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|LASERS:L1"                                                                                       ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; laser_draw_done ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                                                                     ;
; wren ; Input ; Info     ; Stuck at GND                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1"         ;
+---------------------+---------+------------------+--------------------------------------------------------+
; Port                ; Type    ; Severity         ; Details                                                ;
+---------------------+---------+------------------+--------------------------------------------------------+
; colour_erase_square ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; map_address         ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+---------------------+---------+------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                                                                           ;
; wren ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                                                    ;
; wren ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 26 06:36:36 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lasers.v
    Info (12023): Found entity 1: LASERS File: C:/intelFPGA_lite/18.0/ECE241Project/LASERS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_stage_3_start.v
    Info (12023): Found entity 1: draw_stage_3_start File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_stage_3_clear.v
    Info (12023): Found entity 1: draw_stage_3_clear File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_stage_2_clear.v
    Info (12023): Found entity 1: draw_stage_2_clear File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_address_translator_80x40.v
    Info (12023): Found entity 1: memory_address_translator_80x40 File: C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_80x40.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file data_game_flow.v
    Info (12023): Found entity 1: data_game_flow File: C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v Line: 1
    Info (12023): Found entity 2: FrameCounter_30 File: C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v Line: 334
Info (12021): Found 1 design units, including 1 entities, in source file control_game_flow.v
    Info (12023): Found entity 1: control_game_flow File: C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file car/draw_car.v
    Info (12023): Found entity 1: draw_car File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file car/data_car.v
    Info (12023): Found entity 1: datapath_car File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 1
    Info (12023): Found entity 2: DelayCar File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 157
Info (12021): Found 1 design units, including 1 entities, in source file car/control_car.v
    Info (12023): Found entity 1: control_car File: C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file car/car.v
    Info (12023): Found entity 1: car File: C:/intelFPGA_lite/18.0/ECE241Project/car/car.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_tower.v
    Info (12023): Found entity 1: draw_tower File: C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file data_towerplacer.v
    Info (12023): Found entity 1: datapath File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_towerplacer.v
    Info (12023): Found entity 1: control_towerplacer File: C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ece241project.v
    Info (12023): Found entity 1: ECE241Project File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram400x9_square_grid_selection.v
    Info (12023): Found entity 1: ram400x9_square_grid_selection File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram400x9_tower.v
    Info (12023): Found entity 1: ram400x9_tower File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram400x9_car.v
    Info (12023): Found entity 1: ram400x9_car File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memory_address_translator_20x20.v
    Info (12023): Found entity 1: memory_address_translator_20x20 File: C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_20x20.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram19200x9_map_background.v
    Info (12023): Found entity 1: ram19200x9_map_background File: C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file tower.v
    Info (12023): Found entity 1: tower File: C:/intelFPGA_lite/18.0/ECE241Project/tower.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file grid_selection_square.v
    Info (12023): Found entity 1: grid_selection_square File: C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_square.v
    Info (12023): Found entity 1: draw_square_grid File: C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file erase_square.v
    Info (12023): Found entity 1: erase_square File: C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_address_translator_160x120.v
    Info (12023): Found entity 1: memory_address_translator_160x120 File: C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_160x120.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file erase_car.v
    Info (12023): Found entity 1: erase_car_background File: C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file towers.v
    Info (12023): Found entity 1: TOWERS File: C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cars.v
    Info (12023): Found entity 1: CARS File: C:/intelFPGA_lite/18.0/ECE241Project/CARS.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file middle_states.v
    Info (12023): Found entity 1: middle_states File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 1
    Info (12023): Found entity 2: counter_2seconds File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 434
Info (12021): Found 1 design units, including 1 entities, in source file rom19200x9_lose.v
    Info (12023): Found entity 1: rom19200x9_LOSE File: C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom19200x9_win.v
    Info (12023): Found entity 1: rom19200x9_WIN File: C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom19200x9_save_gpa.v
    Info (12023): Found entity 1: rom19200x9_SAVE_GPA File: C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_start.v
    Info (12023): Found entity 1: rom3200x9_stage_1_start File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_clear.v
    Info (12023): Found entity 1: rom3200x9_stage_1_clear File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_start.v
    Info (12023): Found entity 1: rom3200x9_stage_2_start File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_clear.v
    Info (12023): Found entity 1: rom3200x9_stage_2_clear File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_start.v
    Info (12023): Found entity 1: rom3200x9_stage_3_start File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_clear.v
    Info (12023): Found entity 1: rom3200x9_stage_3_clear File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file draw_win.v
    Info (12023): Found entity 1: draw_WIN File: C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_lose.v
    Info (12023): Found entity 1: draw_LOSE File: C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_save_gpa.v
    Info (12023): Found entity 1: draw_SAVE_GPA File: C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_stage_1_start.v
    Info (12023): Found entity 1: draw_stage_1_start File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_stage_1_clear.v
    Info (12023): Found entity 1: draw_stage_1_clear File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_stage_2_start.v
    Info (12023): Found entity 1: draw_stage_2_start File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_map.v
    Info (12023): Found entity 1: draw_map File: C:/intelFPGA_lite/18.0/ECE241Project/draw_map.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file erase_80x40.v
    Info (12023): Found entity 1: erase_80x40 File: C:/intelFPGA_lite/18.0/ECE241Project/erase_80x40.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laser/laser.v
    Info (12023): Found entity 1: laser File: C:/intelFPGA_lite/18.0/ECE241Project/laser/laser.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file laser/data_laser.v
    Info (12023): Found entity 1: datapath_laser File: C:/intelFPGA_lite/18.0/ECE241Project/laser/data_laser.v Line: 1
    Info (12023): Found entity 2: DelayLaser File: C:/intelFPGA_lite/18.0/ECE241Project/laser/data_laser.v Line: 227
    Info (12023): Found entity 3: CheckCar File: C:/intelFPGA_lite/18.0/ECE241Project/laser/data_laser.v Line: 256
Info (12021): Found 1 design units, including 1 entities, in source file laser/control_laser.v
    Info (12023): Found entity 1: control_laser File: C:/intelFPGA_lite/18.0/ECE241Project/laser/control_laser.v Line: 1
Info (12127): Elaborating entity "ECE241Project" for the top level hierarchy
Info (12128): Elaborating entity "data_game_flow" for hierarchy "data_game_flow:DGF" File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 144
Info (12128): Elaborating entity "ram19200x9_map_background" for hierarchy "data_game_flow:DGF|ram19200x9_map_background:MBCKGD" File: C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v Line: 85
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v Line: 85
Info (12133): Instantiated megafunction "data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "defense_map_with_turn.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t3q1.tdf
    Info (12023): Found entity 1: altsyncram_t3q1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_t3q1" for hierarchy "data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/intelFPGA_lite/18.0/ECE241Project/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_7la:decode3" File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/intelFPGA_lite/18.0/ECE241Project/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_01a:rden_decode" File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/intelFPGA_lite/18.0/ECE241Project/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|mux_ofb:mux2" File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf Line: 45
Info (12128): Elaborating entity "FrameCounter_30" for hierarchy "data_game_flow:DGF|FrameCounter_30:FC1" File: C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v Line: 124
Warning (10230): Verilog HDL assignment warning at data_game_flow.v(354): truncated value with size 32 to match size of target (21) File: C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v Line: 354
Info (12128): Elaborating entity "TOWERS" for hierarchy "data_game_flow:DGF|TOWERS:T1" File: C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v Line: 162
Info (12128): Elaborating entity "tower" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1" File: C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v Line: 119
Info (12128): Elaborating entity "datapath" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0" File: C:/intelFPGA_lite/18.0/ECE241Project/tower.v Line: 77
Warning (10230): Verilog HDL assignment warning at data_towerplacer.v(124): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 124
Warning (10230): Verilog HDL assignment warning at data_towerplacer.v(125): truncated value with size 39 to match size of target (15) File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 125
Warning (10230): Verilog HDL assignment warning at data_towerplacer.v(139): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 139
Warning (10230): Verilog HDL assignment warning at data_towerplacer.v(140): truncated value with size 40 to match size of target (15) File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 140
Info (12128): Elaborating entity "draw_tower" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1" File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 63
Warning (10230): Verilog HDL assignment warning at draw_tower.v(71): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v Line: 71
Warning (10230): Verilog HDL assignment warning at draw_tower.v(73): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v Line: 73
Warning (10230): Verilog HDL assignment warning at draw_tower.v(86): truncated value with size 32 to match size of target (2) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v Line: 86
Info (12128): Elaborating entity "memory_address_translator_160x120" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|memory_address_translator_160x120:v1" File: C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v Line: 35
Info (12128): Elaborating entity "memory_address_translator_20x20" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|memory_address_translator_20x20:m1" File: C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v Line: 42
Info (12128): Elaborating entity "ram400x9_tower" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit" File: C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v Line: 85
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v Line: 85
Info (12133): Instantiated megafunction "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tower.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vao1.tdf
    Info (12023): Found entity 1: altsyncram_vao1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vao1" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_square_grid" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1" File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 75
Warning (10230): Verilog HDL assignment warning at draw_square.v(62): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v Line: 62
Warning (10230): Verilog HDL assignment warning at draw_square.v(64): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v Line: 64
Warning (10230): Verilog HDL assignment warning at draw_square.v(77): truncated value with size 32 to match size of target (2) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v Line: 77
Info (12128): Elaborating entity "ram400x9_square_grid_selection" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid" File: C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v Line: 43
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v Line: 85
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v Line: 85
Info (12133): Instantiated megafunction "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "square_grid_selection.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9vp1.tdf
    Info (12023): Found entity 1: altsyncram_9vp1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9vp1" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "erase_square" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1" File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 91
Warning (10230): Verilog HDL assignment warning at erase_square.v(69): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v Line: 69
Warning (10230): Verilog HDL assignment warning at erase_square.v(71): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v Line: 71
Info (12128): Elaborating entity "control_towerplacer" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0" File: C:/intelFPGA_lite/18.0/ECE241Project/tower.v Line: 103
Warning (10270): Verilog HDL Case Statement warning at control_towerplacer.v(136): incomplete case statement has no default case item File: C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v Line: 136
Info (10264): Verilog HDL Case Statement information at control_towerplacer.v(136): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v Line: 136
Info (12128): Elaborating entity "LASERS" for hierarchy "data_game_flow:DGF|LASERS:L1" File: C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v Line: 193
Info (12128): Elaborating entity "laser" for hierarchy "data_game_flow:DGF|LASERS:L1|laser:L1" File: C:/intelFPGA_lite/18.0/ECE241Project/LASERS.v Line: 70
Info (12128): Elaborating entity "datapath_laser" for hierarchy "data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0" File: C:/intelFPGA_lite/18.0/ECE241Project/laser/laser.v Line: 57
Info (12128): Elaborating entity "DelayLaser" for hierarchy "data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1" File: C:/intelFPGA_lite/18.0/ECE241Project/laser/data_laser.v Line: 53
Warning (10230): Verilog HDL assignment warning at data_laser.v(247): truncated value with size 32 to match size of target (25) File: C:/intelFPGA_lite/18.0/ECE241Project/laser/data_laser.v Line: 247
Info (12128): Elaborating entity "CheckCar" for hierarchy "data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|CheckCar:C0" File: C:/intelFPGA_lite/18.0/ECE241Project/laser/data_laser.v Line: 70
Info (12128): Elaborating entity "control_laser" for hierarchy "data_game_flow:DGF|LASERS:L1|laser:L1|control_laser:c0" File: C:/intelFPGA_lite/18.0/ECE241Project/laser/laser.v Line: 77
Info (12128): Elaborating entity "CARS" for hierarchy "data_game_flow:DGF|CARS:C1" File: C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v Line: 234
Info (12128): Elaborating entity "car" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0" File: C:/intelFPGA_lite/18.0/ECE241Project/CARS.v Line: 75
Info (12128): Elaborating entity "datapath_car" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0" File: C:/intelFPGA_lite/18.0/ECE241Project/car/car.v Line: 51
Warning (10230): Verilog HDL assignment warning at data_car.v(122): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 122
Warning (10230): Verilog HDL assignment warning at data_car.v(123): truncated value with size 39 to match size of target (15) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 123
Warning (10230): Verilog HDL assignment warning at data_car.v(126): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 126
Warning (10230): Verilog HDL assignment warning at data_car.v(127): truncated value with size 40 to match size of target (15) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 127
Warning (10230): Verilog HDL assignment warning at data_car.v(130): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 130
Warning (10230): Verilog HDL assignment warning at data_car.v(131): truncated value with size 39 to match size of target (15) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 131
Warning (10230): Verilog HDL assignment warning at data_car.v(134): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 134
Warning (10230): Verilog HDL assignment warning at data_car.v(135): truncated value with size 40 to match size of target (15) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 135
Warning (10230): Verilog HDL assignment warning at data_car.v(138): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 138
Warning (10230): Verilog HDL assignment warning at data_car.v(139): truncated value with size 39 to match size of target (15) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 139
Info (12128): Elaborating entity "DelayCar" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|DelayCar:d1" File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 50
Warning (10230): Verilog HDL assignment warning at data_car.v(178): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 178
Warning (10230): Verilog HDL assignment warning at data_car.v(183): truncated value with size 32 to match size of target (21) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 183
Info (12128): Elaborating entity "draw_car" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1" File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 62
Warning (10230): Verilog HDL assignment warning at draw_car.v(22): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 22
Warning (10230): Verilog HDL assignment warning at draw_car.v(23): truncated value with size 7 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 23
Warning (10230): Verilog HDL assignment warning at draw_car.v(62): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 62
Warning (10230): Verilog HDL assignment warning at draw_car.v(64): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 64
Warning (10230): Verilog HDL assignment warning at draw_car.v(77): truncated value with size 32 to match size of target (2) File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 77
Info (12128): Elaborating entity "ram400x9_car" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit" File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v Line: 85
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v Line: 85
Info (12133): Instantiated megafunction "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "4.0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0un1.tdf
    Info (12023): Found entity 1: altsyncram_0un1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0un1" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "erase_car_background" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1" File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 74
Warning (10230): Verilog HDL assignment warning at erase_car.v(70): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v Line: 70
Warning (10230): Verilog HDL assignment warning at erase_car.v(72): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v Line: 72
Warning (10230): Verilog HDL assignment warning at erase_car.v(85): truncated value with size 32 to match size of target (2) File: C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v Line: 85
Info (12128): Elaborating entity "control_car" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0" File: C:/intelFPGA_lite/18.0/ECE241Project/car/car.v Line: 71
Warning (10270): Verilog HDL Case Statement warning at control_car.v(93): incomplete case statement has no default case item File: C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v Line: 93
Info (10264): Verilog HDL Case Statement information at control_car.v(93): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v Line: 93
Info (12128): Elaborating entity "middle_states" for hierarchy "data_game_flow:DGF|middle_states:m1" File: C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v Line: 291
Info (12128): Elaborating entity "draw_SAVE_GPA" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1" File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 106
Warning (10230): Verilog HDL assignment warning at draw_SAVE_GPA.v(56): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v Line: 56
Warning (10230): Verilog HDL assignment warning at draw_SAVE_GPA.v(58): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v Line: 58
Info (12128): Elaborating entity "rom19200x9_SAVE_GPA" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3" File: C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SAVE_GPA.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pfg1.tdf
    Info (12023): Found entity 1: altsyncram_pfg1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_pfg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_pfg1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component|altsyncram_pfg1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_WIN" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_WIN:W1" File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 115
Warning (10230): Verilog HDL assignment warning at draw_WIN.v(56): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v Line: 56
Warning (10230): Verilog HDL assignment warning at draw_WIN.v(58): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v Line: 58
Info (12128): Elaborating entity "rom19200x9_WIN" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1" File: C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../WIN.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c4g1.tdf
    Info (12023): Found entity 1: altsyncram_c4g1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_c4g1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_LOSE" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_LOSE:L1" File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 125
Warning (10230): Verilog HDL assignment warning at draw_LOSE.v(56): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v Line: 56
Warning (10230): Verilog HDL assignment warning at draw_LOSE.v(58): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v Line: 58
Info (12128): Elaborating entity "rom19200x9_LOSE" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1" File: C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../LOSE.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h7g1.tdf
    Info (12023): Found entity 1: altsyncram_h7g1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_h7g1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_stage_1_start" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start" File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 136
Warning (10230): Verilog HDL assignment warning at draw_stage_1_start.v(57): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v Line: 57
Warning (10230): Verilog HDL assignment warning at draw_stage_1_start.v(59): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v Line: 59
Info (12128): Elaborating entity "memory_address_translator_80x40" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|memory_address_translator_80x40:v1" File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v Line: 33
Info (12128): Elaborating entity "rom3200x9_stage_1_start" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1" File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../stage_1_start.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l1h1.tdf
    Info (12023): Found entity 1: altsyncram_l1h1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_l1h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l1h1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_stage_1_clear" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear" File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 146
Warning (10230): Verilog HDL assignment warning at draw_stage_1_clear.v(60): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v Line: 60
Warning (10230): Verilog HDL assignment warning at draw_stage_1_clear.v(62): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v Line: 62
Info (12128): Elaborating entity "rom3200x9_stage_1_clear" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1" File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../stage_1_clear.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e0h1.tdf
    Info (12023): Found entity 1: altsyncram_e0h1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_e0h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e0h1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_stage_2_start" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start" File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 156
Warning (10230): Verilog HDL assignment warning at draw_stage_2_start.v(60): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v Line: 60
Warning (10230): Verilog HDL assignment warning at draw_stage_2_start.v(62): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v Line: 62
Info (12128): Elaborating entity "rom3200x9_stage_2_start" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1" File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../stage_2_start.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m1h1.tdf
    Info (12023): Found entity 1: altsyncram_m1h1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_m1h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m1h1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_stage_2_clear" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear" File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 166
Warning (10230): Verilog HDL assignment warning at draw_stage_2_clear.v(60): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v Line: 60
Warning (10230): Verilog HDL assignment warning at draw_stage_2_clear.v(62): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v Line: 62
Info (12128): Elaborating entity "rom3200x9_stage_2_clear" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1" File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../stage_2_clear.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f0h1.tdf
    Info (12023): Found entity 1: altsyncram_f0h1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_f0h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f0h1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_stage_3_start" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start" File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 176
Warning (10230): Verilog HDL assignment warning at draw_stage_3_start.v(60): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v Line: 60
Warning (10230): Verilog HDL assignment warning at draw_stage_3_start.v(62): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v Line: 62
Info (12128): Elaborating entity "rom3200x9_stage_3_start" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1" File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../stage_3_start.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n1h1.tdf
    Info (12023): Found entity 1: altsyncram_n1h1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_n1h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n1h1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_stage_3_clear" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear" File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 187
Warning (10230): Verilog HDL assignment warning at draw_stage_3_clear.v(60): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v Line: 60
Warning (10230): Verilog HDL assignment warning at draw_stage_3_clear.v(62): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v Line: 62
Info (12128): Elaborating entity "rom3200x9_stage_3_clear" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1" File: C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../stage_3_clear.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0h1.tdf
    Info (12023): Found entity 1: altsyncram_g0h1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_g0h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g0h1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_map" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_map:map" File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 197
Warning (10230): Verilog HDL assignment warning at draw_map.v(60): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_map.v Line: 60
Warning (10230): Verilog HDL assignment warning at draw_map.v(62): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/draw_map.v Line: 62
Info (12128): Elaborating entity "erase_80x40" for hierarchy "data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages" File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 209
Warning (10230): Verilog HDL assignment warning at erase_80x40.v(62): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/erase_80x40.v Line: 62
Warning (10230): Verilog HDL assignment warning at erase_80x40.v(64): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/erase_80x40.v Line: 64
Info (12128): Elaborating entity "counter_2seconds" for hierarchy "data_game_flow:DGF|middle_states:m1|counter_2seconds:counter" File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 216
Warning (10230): Verilog HDL assignment warning at middle_states.v(455): truncated value with size 32 to match size of target (27) File: C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v Line: 455
Info (12128): Elaborating entity "control_game_flow" for hierarchy "control_game_flow:CGF" File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 208
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 232
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_27m1.tdf
    Info (12023): Found entity 1: altsyncram_27m1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_27m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_27m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_27m1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/intelFPGA_lite/18.0/ECE241Project/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v Line: 262
Error (12002): Port "colour_erase_square" does not exist in macrofunction "e1" File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 91
Error (12002): Port "map_address" does not exist in macrofunction "e1" File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 91
Error (12002): Port "colour_erase_square" does not exist in macrofunction "e1" File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 91
Error (12002): Port "map_address" does not exist in macrofunction "e1" File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 91
Error (12002): Port "colour_erase_square" does not exist in macrofunction "e1" File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 91
Error (12002): Port "map_address" does not exist in macrofunction "e1" File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 91
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 61 warnings
    Error: Peak virtual memory: 4872 megabytes
    Error: Processing ended: Mon Nov 26 06:37:15 2018
    Error: Elapsed time: 00:00:39
    Error: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg.


