 
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.1.0
// timestamp : Thu Nov  5 12:20:33 2020 GMT
// usage     : riscv_ctg \
//                  -- cgf /scratch/git-repo/incoresemi/riscv-compliance/riscv_ctg/sample_cgfs/rv64i.cgf \
//                  -- xlen 64 \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the jalr instruction of the RISC-V I extension for the jalr covergroup.
// 
#include "compliance_model.h"
#include "compliance_test.h"
RVTEST_ISA("RV64I")

RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*64.*);check ISA:=regex(.*I.*);def TEST_CASE_1=True;",jalr)

RVTEST_SIGBASE( x1,signature_x1_1)

// rs1 != rd, rs1==x8, rd==x29, imm_val > 0, imm_val == 2
// opcode: jalr; op1:x8; dest:x29; immval:2; align:0 
TEST_JALR_OP(x11, x29, x8, 2, x1, 0,0)

// rs1 == rd, rs1==x18, rd==x18, imm_val < 0, 
// opcode: jalr; op1:x18; dest:x18; immval:-4; align:0 
TEST_JALR_OP(x11, x18, x18, -4, x1, 8,0)

// rs1==x26, rd==x2, imm_val == 1, 
// opcode: jalr; op1:x26; dest:x2; immval:1; align:0 
TEST_JALR_OP(x11, x2, x26, 1, x1, 16,0)

// rs1==x10, rd==x17, imm_val == 4, 
// opcode: jalr; op1:x10; dest:x17; immval:4; align:0 
TEST_JALR_OP(x11, x17, x10, 4, x1, 24,0)

// rs1==x13, rd==x5, imm_val == 8, 
// opcode: jalr; op1:x13; dest:x5; immval:8; align:0 
TEST_JALR_OP(x11, x5, x13, 8, x1, 32,0)

// rs1==x20, rd==x10, imm_val == 16, 
// opcode: jalr; op1:x20; dest:x10; immval:16; align:0 
TEST_JALR_OP(x11, x10, x20, 16, x1, 40,0)

// rs1==x17, rd==x7, imm_val == 32, 
// opcode: jalr; op1:x17; dest:x7; immval:32; align:0 
TEST_JALR_OP(x11, x7, x17, 32, x1, 48,0)

// rs1==x29, rd==x16, imm_val == 64, 
// opcode: jalr; op1:x29; dest:x16; immval:64; align:0 
TEST_JALR_OP(x11, x16, x29, 64, x1, 56,0)

// rs1==x22, rd==x21, imm_val == 128, 
// opcode: jalr; op1:x22; dest:x21; immval:128; align:0 
TEST_JALR_OP(x11, x21, x22, 128, x1, 64,0)

// rs1==x24, rd==x25, imm_val == 256, 
// opcode: jalr; op1:x24; dest:x25; immval:256; align:0 
TEST_JALR_OP(x11, x25, x24, 256, x1, 72,0)

// rs1==x9, rd==x3, imm_val == 512, 
// opcode: jalr; op1:x9; dest:x3; immval:512; align:0 
TEST_JALR_OP(x11, x3, x9, 512, x1, 80,0)

// rs1==x4, rd==x8, imm_val == 1024, 
// opcode: jalr; op1:x4; dest:x8; immval:1024; align:0 
TEST_JALR_OP(x11, x8, x4, 1024, x1, 88,0)

// rs1==x25, rd==x20, imm_val == -2048, 
// opcode: jalr; op1:x25; dest:x20; immval:-2048; align:0 
TEST_JALR_OP(x11, x20, x25, -2048, x1, 96,0)

// rs1==x16, rd==x19, imm_val == -2, 
// opcode: jalr; op1:x16; dest:x19; immval:-2; align:0 
TEST_JALR_OP(x11, x19, x16, -2, x1, 104,0)

// rs1==x6, rd==x30, imm_val == -3, 
// opcode: jalr; op1:x6; dest:x30; immval:-3; align:0 
TEST_JALR_OP(x11, x30, x6, -3, x1, 112,0)

// rs1==x12, rd==x15, imm_val == -5, 
// opcode: jalr; op1:x12; dest:x15; immval:-5; align:0 
TEST_JALR_OP(x11, x15, x12, -5, x1, 120,0)

// rs1==x23, rd==x13, imm_val == -9, 
// opcode: jalr; op1:x23; dest:x13; immval:-9; align:0 
TEST_JALR_OP(x11, x13, x23, -9, x1, 128,0)

// rs1==x27, rd==x22, imm_val == -17, 
// opcode: jalr; op1:x27; dest:x22; immval:-17; align:0 
TEST_JALR_OP(x11, x22, x27, -17, x1, 136,0)

// rs1==x3, rd==x24, imm_val == -33, 
// opcode: jalr; op1:x3; dest:x24; immval:-33; align:0 
TEST_JALR_OP(x11, x24, x3, -33, x1, 144,0)

// rs1==x14, rd==x28, imm_val == -65, 
// opcode: jalr; op1:x14; dest:x28; immval:-65; align:0 
TEST_JALR_OP(x11, x28, x14, -65, x1, 152,0)
RVTEST_SIGBASE( x3,signature_x3_0)

// rs1==x2, rd==x23, imm_val == -129, 
// opcode: jalr; op1:x2; dest:x23; immval:-129; align:0 
TEST_JALR_OP(x8, x23, x2, -129, x3, 0,0)

// rs1==x5, rd==x27, imm_val == -257, 
// opcode: jalr; op1:x5; dest:x27; immval:-257; align:0 
TEST_JALR_OP(x8, x27, x5, -257, x3, 8,0)

// rs1==x1, rd==x9, imm_val == -513, 
// opcode: jalr; op1:x1; dest:x9; immval:-513; align:0 
TEST_JALR_OP(x8, x9, x1, -513, x3, 16,0)

// rs1==x28, rd==x6, imm_val == -1025, 
// opcode: jalr; op1:x28; dest:x6; immval:-1025; align:0 
TEST_JALR_OP(x8, x6, x28, -1025, x3, 24,0)

// rs1==x7, rd==x26, imm_val == 2047, 
// opcode: jalr; op1:x7; dest:x26; immval:2047; align:0 
TEST_JALR_OP(x8, x26, x7, 2047, x3, 32,0)

// rs1==x30, rd==x12, imm_val == 1365, 
// opcode: jalr; op1:x30; dest:x12; immval:1365; align:0 
TEST_JALR_OP(x8, x12, x30, 1365, x3, 40,0)

// rs1==x19, rd==x31, imm_val == -1366, 
// opcode: jalr; op1:x19; dest:x31; immval:-1366; align:0 
TEST_JALR_OP(x8, x31, x19, -1366, x3, 48,0)

// rs1==x31, rd==x11, 
// opcode: jalr; op1:x31; dest:x11; immval:-2048; align:0 
TEST_JALR_OP(x8, x11, x31, -2048, x3, 56,0)

// rs1==x15, rd==x0, 
// opcode: jalr; op1:x15; dest:x0; immval:-2048; align:0 
TEST_JALR_OP(x8, x0, x15, -2048, x3, 64,0)

// rs1==x21, rd==x14, 
// opcode: jalr; op1:x21; dest:x14; immval:-2048; align:0 
TEST_JALR_OP(x8, x14, x21, -2048, x3, 72,0)

// rs1==x11, rd==x4, 
// opcode: jalr; op1:x11; dest:x4; immval:-2048; align:0 
TEST_JALR_OP(x8, x4, x11, -2048, x3, 80,0)

// rd==x1, 
// opcode: jalr; op1:x27; dest:x1; immval:-2048; align:0 
TEST_JALR_OP(x8, x1, x27, -2048, x3, 88,0)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x1_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x1_1:
    .fill 20*(XLEN/32),4,0xdeadbeef


signature_x3_0:
    .fill 12*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
