/media/shawnliu/AI_DISK/training/RISCV_CPU/my_docs/rtl_simulation/verilator/my_experiment/lesson11_ibex/ibex/examples/sw/simple_system/common/simple_system_common.o: \
 /media/shawnliu/AI_DISK/training/RISCV_CPU/my_docs/rtl_simulation/verilator/my_experiment/lesson11_ibex/ibex/examples/sw/simple_system/common/simple_system_common.c \
 /media/shawnliu/AI_DISK/training/RISCV_CPU/my_docs/rtl_simulation/verilator/my_experiment/lesson11_ibex/ibex/examples/sw/simple_system/common/simple_system_common.h \
 /media/shawnliu/AI_DISK/training/RISCV_CPU/my_docs/rtl_simulation/verilator/my_experiment/lesson11_ibex/ibex/examples/sw/simple_system/common/simple_system_regs.h
