INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/SystemVerilog/Lab1/TASK2/Task2/Task2.srcs/sources_1/new/task2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task2_Half_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/SystemVerilog/Lab1/TASK2/Task2/Task2.srcs/sources_1/new/task3_fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task3_fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/SystemVerilog/Lab1/TASK2/Task2/Task2.srcs/sim_1/new/task3_fulladder_benchtest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task3_fulladder_benchtest
