<stg><name>algo_Pipeline_REMAINDER_LOOP</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecIn_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecIn_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:2 %icmp_ln24 = icmp_eq  i7 %i_1, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:3 %add_ln24 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln24 = br i1 %icmp_ln24, void %for.inc.i.split, void %for.inc.i9.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:4 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %i_1, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.split:5 %zext_ln24 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:6 %vecIn_0_addr = getelementptr i8 %vecIn_0, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="vecIn_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="6">
<![CDATA[
for.inc.i.split:7 %vecIn_0_load = load i6 %vecIn_0_addr

]]></Node>
<StgValue><ssdm name="vecIn_0_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:8 %vecIn_1_addr = getelementptr i8 %vecIn_1, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="vecIn_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="6">
<![CDATA[
for.inc.i.split:9 %vecIn_1_load = load i6 %vecIn_1_addr

]]></Node>
<StgValue><ssdm name="vecIn_1_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:18 %store_ln24 = store i7 %add_ln24, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i.split:0 %i_cast1 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="7">
<![CDATA[
for.inc.i.split:1 %empty = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="6">
<![CDATA[
for.inc.i.split:7 %vecIn_0_load = load i6 %vecIn_0_addr

]]></Node>
<StgValue><ssdm name="vecIn_0_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="6">
<![CDATA[
for.inc.i.split:9 %vecIn_1_load = load i6 %vecIn_1_addr

]]></Node>
<StgValue><ssdm name="vecIn_1_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.i.split:10 %tmp = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %vecIn_0_load, i8 %vecIn_1_load, i1 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="8">
<![CDATA[
for.inc.i.split:11 %trunc_ln27 = trunc i8 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:12 %a_addr = getelementptr i2 %a, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="2" op_1_bw="7">
<![CDATA[
for.inc.i.split:13 %store_ln27 = store i2 %trunc_ln27, i7 %a_addr

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="42" st_id="3" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:14 %urem_ln28 = urem i8 %tmp, i8 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="43" st_id="4" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:14 %urem_ln28 = urem i8 %tmp, i8 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="44" st_id="5" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:14 %urem_ln28 = urem i8 %tmp, i8 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="45" st_id="6" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:14 %urem_ln28 = urem i8 %tmp, i8 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="46" st_id="7" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:14 %urem_ln28 = urem i8 %tmp, i8 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="47" st_id="8" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:14 %urem_ln28 = urem i8 %tmp, i8 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="48" st_id="9" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:14 %urem_ln28 = urem i8 %tmp, i8 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="49" st_id="10" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:14 %urem_ln28 = urem i8 %tmp, i8 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="50" st_id="11" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:14 %urem_ln28 = urem i8 %tmp, i8 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="51" st_id="12" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:14 %urem_ln28 = urem i8 %tmp, i8 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="52" st_id="13" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:14 %urem_ln28 = urem i8 %tmp, i8 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="60" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
for.inc.i9.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="53" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:2 %speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln24"/></StgValue>
</operation>

<operation id="54" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:3 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="55" st_id="14" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:14 %urem_ln28 = urem i8 %tmp, i8 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="56" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4">
<![CDATA[
for.inc.i.split:15 %trunc_ln28 = trunc i4 %urem_ln28

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="57" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:16 %b_addr = getelementptr i4 %b, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="58" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="4" op_1_bw="7">
<![CDATA[
for.inc.i.split:17 %store_ln28 = store i4 %trunc_ln28, i7 %b_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="59" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:19 %br_ln24 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="94" name="vecIn_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="vecIn_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="vecIn_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="vecIn_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="a" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="b" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="99" from="StgValue_98" to="i" fromId="98" toId="17">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="100" toId="18">
</dataflow>
<dataflow id="102" from="vecIn_1" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="104" from="empty" to="specinterface_ln0" fromId="103" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="107" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="108" toId="18">
</dataflow>
<dataflow id="111" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="18">
</dataflow>
<dataflow id="112" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="108" toId="18">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="108" toId="18">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="108" toId="18">
</dataflow>
<dataflow id="116" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="117" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="118" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="119" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="108" toId="18">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="108" toId="18">
</dataflow>
<dataflow id="122" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="18">
</dataflow>
<dataflow id="123" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="100" toId="19">
</dataflow>
<dataflow id="125" from="vecIn_0" to="specinterface_ln0" fromId="94" toId="19">
</dataflow>
<dataflow id="126" from="empty" to="specinterface_ln0" fromId="103" toId="19">
</dataflow>
<dataflow id="127" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="19">
</dataflow>
<dataflow id="128" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="19">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="108" toId="19">
</dataflow>
<dataflow id="130" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="19">
</dataflow>
<dataflow id="131" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="19">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="108" toId="19">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="108" toId="19">
</dataflow>
<dataflow id="134" from="empty_0" to="specinterface_ln0" fromId="108" toId="19">
</dataflow>
<dataflow id="135" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="19">
</dataflow>
<dataflow id="136" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="19">
</dataflow>
<dataflow id="137" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="19">
</dataflow>
<dataflow id="138" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="19">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="108" toId="19">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="108" toId="19">
</dataflow>
<dataflow id="141" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="19">
</dataflow>
<dataflow id="142" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="19">
</dataflow>
<dataflow id="144" from="StgValue_143" to="store_ln0" fromId="143" toId="20">
</dataflow>
<dataflow id="145" from="i" to="store_ln0" fromId="17" toId="20">
</dataflow>
<dataflow id="146" from="i" to="i_1" fromId="17" toId="22">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="147" toId="23">
</dataflow>
<dataflow id="149" from="StgValue_110" to="specpipeline_ln0" fromId="110" toId="23">
</dataflow>
<dataflow id="150" from="StgValue_105" to="specpipeline_ln0" fromId="105" toId="23">
</dataflow>
<dataflow id="151" from="StgValue_98" to="specpipeline_ln0" fromId="98" toId="23">
</dataflow>
<dataflow id="152" from="StgValue_105" to="specpipeline_ln0" fromId="105" toId="23">
</dataflow>
<dataflow id="154" from="p_str" to="specpipeline_ln0" fromId="153" toId="23">
</dataflow>
<dataflow id="155" from="i_1" to="icmp_ln24" fromId="22" toId="24">
</dataflow>
<dataflow id="157" from="StgValue_156" to="icmp_ln24" fromId="156" toId="24">
</dataflow>
<dataflow id="158" from="i_1" to="add_ln24" fromId="22" toId="25">
</dataflow>
<dataflow id="160" from="StgValue_159" to="add_ln24" fromId="159" toId="25">
</dataflow>
<dataflow id="161" from="icmp_ln24" to="br_ln24" fromId="24" toId="26">
</dataflow>
<dataflow id="163" from="_ssdm_op_PartSelect.i6.i7.i32.i32" to="lshr_ln" fromId="162" toId="27">
</dataflow>
<dataflow id="164" from="i_1" to="lshr_ln" fromId="22" toId="27">
</dataflow>
<dataflow id="165" from="StgValue_98" to="lshr_ln" fromId="98" toId="27">
</dataflow>
<dataflow id="167" from="StgValue_166" to="lshr_ln" fromId="166" toId="27">
</dataflow>
<dataflow id="168" from="lshr_ln" to="zext_ln24" fromId="27" toId="28">
</dataflow>
<dataflow id="169" from="vecIn_0" to="vecIn_0_addr" fromId="94" toId="29">
</dataflow>
<dataflow id="171" from="StgValue_170" to="vecIn_0_addr" fromId="170" toId="29">
</dataflow>
<dataflow id="172" from="zext_ln24" to="vecIn_0_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="173" from="vecIn_0_addr" to="vecIn_0_load" fromId="29" toId="30">
</dataflow>
<dataflow id="174" from="vecIn_1" to="vecIn_1_addr" fromId="95" toId="31">
</dataflow>
<dataflow id="175" from="StgValue_170" to="vecIn_1_addr" fromId="170" toId="31">
</dataflow>
<dataflow id="176" from="zext_ln24" to="vecIn_1_addr" fromId="28" toId="31">
</dataflow>
<dataflow id="177" from="vecIn_1_addr" to="vecIn_1_load" fromId="31" toId="32">
</dataflow>
<dataflow id="178" from="add_ln24" to="store_ln24" fromId="25" toId="33">
</dataflow>
<dataflow id="179" from="i" to="store_ln24" fromId="17" toId="33">
</dataflow>
<dataflow id="180" from="i_1" to="i_cast1" fromId="22" toId="34">
</dataflow>
<dataflow id="181" from="i_1" to="empty" fromId="22" toId="35">
</dataflow>
<dataflow id="182" from="vecIn_0_addr" to="vecIn_0_load" fromId="29" toId="36">
</dataflow>
<dataflow id="183" from="vecIn_1_addr" to="vecIn_1_load" fromId="31" toId="37">
</dataflow>
<dataflow id="185" from="_ssdm_op_Mux.ap_auto.2i8.i1" to="tmp" fromId="184" toId="38">
</dataflow>
<dataflow id="186" from="vecIn_0_load" to="tmp" fromId="36" toId="38">
</dataflow>
<dataflow id="187" from="vecIn_1_load" to="tmp" fromId="37" toId="38">
</dataflow>
<dataflow id="188" from="empty" to="tmp" fromId="35" toId="38">
</dataflow>
<dataflow id="189" from="tmp" to="trunc_ln27" fromId="38" toId="39">
</dataflow>
<dataflow id="190" from="a" to="a_addr" fromId="96" toId="40">
</dataflow>
<dataflow id="191" from="StgValue_170" to="a_addr" fromId="170" toId="40">
</dataflow>
<dataflow id="192" from="i_cast1" to="a_addr" fromId="34" toId="40">
</dataflow>
<dataflow id="193" from="trunc_ln27" to="store_ln27" fromId="39" toId="41">
</dataflow>
<dataflow id="194" from="a_addr" to="store_ln27" fromId="40" toId="41">
</dataflow>
<dataflow id="195" from="tmp" to="urem_ln28" fromId="38" toId="42">
</dataflow>
<dataflow id="197" from="StgValue_196" to="urem_ln28" fromId="196" toId="42">
</dataflow>
<dataflow id="198" from="tmp" to="urem_ln28" fromId="38" toId="43">
</dataflow>
<dataflow id="199" from="StgValue_196" to="urem_ln28" fromId="196" toId="43">
</dataflow>
<dataflow id="200" from="tmp" to="urem_ln28" fromId="38" toId="44">
</dataflow>
<dataflow id="201" from="StgValue_196" to="urem_ln28" fromId="196" toId="44">
</dataflow>
<dataflow id="202" from="tmp" to="urem_ln28" fromId="38" toId="45">
</dataflow>
<dataflow id="203" from="StgValue_196" to="urem_ln28" fromId="196" toId="45">
</dataflow>
<dataflow id="204" from="tmp" to="urem_ln28" fromId="38" toId="46">
</dataflow>
<dataflow id="205" from="StgValue_196" to="urem_ln28" fromId="196" toId="46">
</dataflow>
<dataflow id="206" from="tmp" to="urem_ln28" fromId="38" toId="47">
</dataflow>
<dataflow id="207" from="StgValue_196" to="urem_ln28" fromId="196" toId="47">
</dataflow>
<dataflow id="208" from="tmp" to="urem_ln28" fromId="38" toId="48">
</dataflow>
<dataflow id="209" from="StgValue_196" to="urem_ln28" fromId="196" toId="48">
</dataflow>
<dataflow id="210" from="tmp" to="urem_ln28" fromId="38" toId="49">
</dataflow>
<dataflow id="211" from="StgValue_196" to="urem_ln28" fromId="196" toId="49">
</dataflow>
<dataflow id="212" from="tmp" to="urem_ln28" fromId="38" toId="50">
</dataflow>
<dataflow id="213" from="StgValue_196" to="urem_ln28" fromId="196" toId="50">
</dataflow>
<dataflow id="214" from="tmp" to="urem_ln28" fromId="38" toId="51">
</dataflow>
<dataflow id="215" from="StgValue_196" to="urem_ln28" fromId="196" toId="51">
</dataflow>
<dataflow id="216" from="tmp" to="urem_ln28" fromId="38" toId="52">
</dataflow>
<dataflow id="217" from="StgValue_196" to="urem_ln28" fromId="196" toId="52">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln24" fromId="218" toId="53">
</dataflow>
<dataflow id="221" from="StgValue_220" to="speclooptripcount_ln24" fromId="220" toId="53">
</dataflow>
<dataflow id="222" from="StgValue_220" to="speclooptripcount_ln24" fromId="220" toId="53">
</dataflow>
<dataflow id="223" from="StgValue_220" to="speclooptripcount_ln24" fromId="220" toId="53">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="224" toId="54">
</dataflow>
<dataflow id="227" from="empty_5" to="specloopname_ln24" fromId="226" toId="54">
</dataflow>
<dataflow id="228" from="tmp" to="urem_ln28" fromId="38" toId="55">
</dataflow>
<dataflow id="229" from="StgValue_196" to="urem_ln28" fromId="196" toId="55">
</dataflow>
<dataflow id="230" from="urem_ln28" to="trunc_ln28" fromId="55" toId="56">
</dataflow>
<dataflow id="231" from="b" to="b_addr" fromId="97" toId="57">
</dataflow>
<dataflow id="232" from="StgValue_170" to="b_addr" fromId="170" toId="57">
</dataflow>
<dataflow id="233" from="i_cast1" to="b_addr" fromId="34" toId="57">
</dataflow>
<dataflow id="234" from="trunc_ln28" to="store_ln28" fromId="56" toId="58">
</dataflow>
<dataflow id="235" from="b_addr" to="store_ln28" fromId="57" toId="58">
</dataflow>
<dataflow id="236" from="icmp_ln24" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="237" from="icmp_ln24" to="StgValue_14" fromId="24" toId="14">
</dataflow>
</dataflows>


</stg>
