
// Library name: cse463_project
// Cell name: bus_test
// View name: schematic
I14 (F1 F2 Input\<0\> Input\<1\> Input\<2\> Input\<3\> Input\<4\> \
        Input\<5\> Input\<6\> Input\<7\> net07 net5 net07 net5 Bus\<0\> \
        Bus\<1\> Bus\<2\> Bus\<3\> Bus\<4\> Bus\<5\> Bus\<6\> Bus\<7\> \
        net02 net017 net01 net015 0) IR_reg
V31 (F2 0) vsource type=pulse val0=0 val1=5 period=100n delay=62.5n \
        width=25n
V30 (F1 0) vsource type=pulse val0=0 val1=5 period=100n width=50n
V7 (Input\<7\> 0) vsource type=pulse val0=5 val1=0 period=200n width=100n
V6 (Input\<6\> 0) vsource type=pulse val0=5 val1=0 period=200n width=100n
V5 (Input\<5\> 0) vsource type=pulse val0=5 val1=0 period=200n width=100n
V4 (Input\<4\> 0) vsource type=pulse val0=5 val1=0 period=200n width=100n
V3 (Input\<3\> 0) vsource type=pulse val0=5 val1=0 period=200n width=100n
V2 (Input\<2\> 0) vsource type=pulse val0=5 val1=0 period=200n width=100n
V1 (Input\<1\> 0) vsource type=pulse val0=5 val1=0 period=200n width=100n
V0 (Input\<0\> 0) vsource type=pulse val0=5 val1=0 period=200n width=100n
V11 (net07 0) vsource type=dc dc=0
V9 (net5 0) vsource type=dc dc=5
V25 (net01 0) vsource type=dc dc=5
V26 (net02 0) vsource type=dc dc=0
V8 (vdd! 0) vsource type=dc dc=5
I55 (net02 net017) min_inv
I54 (net01 net015) min_inv
C10 (Bus\<7\> 0) capacitor c=100f m=1
C9 (Bus\<6\> 0) capacitor c=100f m=1
C8 (Bus\<5\> 0) capacitor c=100f m=1
C7 (Bus\<4\> 0) capacitor c=100f m=1
C6 (Bus\<3\> 0) capacitor c=100f m=1
C5 (Bus\<2\> 0) capacitor c=100f m=1
C4 (Bus\<1\> 0) capacitor c=100f m=1
C3 (Bus\<0\> 0) capacitor c=100f m=1
