{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636159082425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  5 19:38:02 2021 " "Processing started: Fri Nov  5 19:38:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636159082426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159082426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159082426 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/internal/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1636159082491 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159082510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636159082621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636159082621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32_bit-structural " "Found design unit 1: ALU_32_bit-structural" {  } { { "../../src/ALU_32_bit.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088881 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32_bit " "Found entity 1: ALU_32_bit" {  } { { "../../src/ALU_32_bit.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Adder_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Adder_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_N-behv " "Found design unit 1: Adder_N-behv" {  } { { "../../src/Adder_N.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Adder_N.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088883 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_N " "Found entity 1: Adder_N" {  } { { "../../src/Adder_N.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Adder_N.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Adder_Subtractor_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Adder_Subtractor_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_Subtractor_N-structural " "Found design unit 1: Adder_Subtractor_N-structural" {  } { { "../../src/Adder_Subtractor_N.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Adder_Subtractor_N.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088884 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_Subtractor_N " "Found entity 1: Adder_Subtractor_N" {  } { { "../../src/Adder_Subtractor_N.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Adder_Subtractor_N.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088885 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Overflow_Logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Overflow_Logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Overflow_Logic-dataflow " "Found design unit 1: Overflow_Logic-dataflow" {  } { { "../../src/Overflow_Logic.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Overflow_Logic.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088885 ""} { "Info" "ISGN_ENTITY_NAME" "1 Overflow_Logic " "Found entity 1: Overflow_Logic" {  } { { "../../src/Overflow_Logic.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Overflow_Logic.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Reg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Reg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_N-structural " "Found design unit 1: Reg_N-structural" {  } { { "../../src/Reg_N.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Reg_N.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088886 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_N " "Found entity 1: Reg_N" {  } { { "../../src/Reg_N.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Reg_N.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Zero_Logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Zero_Logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zero_Logic-dataflow " "Found design unit 1: Zero_Logic-dataflow" {  } { { "../../src/Zero_Logic.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Zero_Logic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088887 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero_Logic " "Found entity 1: Zero_Logic" {  } { { "../../src/Zero_Logic.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Zero_Logic.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../src/andg2.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088887 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../src/andg2.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2_32-dataflow " "Found design unit 1: andg2_32-dataflow" {  } { { "../../src/andg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg2_32.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088888 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2_32 " "Found entity 1: andg2_32" {  } { { "../../src/andg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg2_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg32-dataflow " "Found design unit 1: andg32-dataflow" {  } { { "../../src/andg32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg32.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088888 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg32 " "Found entity 1: andg32" {  } { { "../../src/andg32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg32_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg32_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg32_3-dataflow " "Found design unit 1: andg32_3-dataflow" {  } { { "../../src/andg32_3.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg32_3.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088889 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg32_3 " "Found entity 1: andg32_3" {  } { { "../../src/andg32_3.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg32_3.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-structural " "Found design unit 1: barrel_shifter-structural" {  } { { "../../src/barrel_shifter.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/barrel_shifter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088890 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../../src/barrel_shifter.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/barrel_shifter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-structural " "Found design unit 1: control-structural" {  } { { "../../src/control.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/control.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088891 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../src/control.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/control.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-my_decoder " "Found design unit 1: decoder-my_decoder" {  } { { "../../src/decoder.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088891 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../src/decoder.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../src/dffg.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088892 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../src/dffg.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/dffg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/dffg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_N-structural " "Found design unit 1: dffg_N-structural" {  } { { "../../src/dffg_N.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/dffg_N.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088893 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_N " "Found entity 1: dffg_N" {  } { { "../../src/dffg_N.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/dffg_N.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/extender_16t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/extender_16t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender_16t32-dataflow " "Found design unit 1: extender_16t32-dataflow" {  } { { "../../src/extender_16t32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/extender_16t32.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088893 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender_16t32 " "Found entity 1: extender_16t32" {  } { { "../../src/extender_16t32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/extender_16t32.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/immExt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/immExt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immExt-behavior " "Found design unit 1: immExt-behavior" {  } { { "../../src/immExt.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/immExt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088894 ""} { "Info" "ISGN_ENTITY_NAME" "1 immExt " "Found entity 1: immExt" {  } { { "../../src/immExt.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/immExt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../src/invg.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088895 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../src/invg.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg32-dataflow " "Found design unit 1: invg32-dataflow" {  } { { "../../src/invg32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088895 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg32 " "Found entity 1: invg32" {  } { { "../../src/invg32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg_32-dataflow " "Found design unit 1: invg_32-dataflow" {  } { { "../../src/invg_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg_32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088896 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg_32 " "Found entity 1: invg_32" {  } { { "../../src/invg_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg_32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../src/mem.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088897 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../src/mem.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mem_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mem_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mod-rtl " "Found design unit 1: mem_mod-rtl" {  } { { "../../src/mem_mod.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mem_mod.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088897 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mod " "Found entity 1: mem_mod" {  } { { "../../src/mem_mod.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mem_mod.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux11t1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux11t1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux11t1_32-dataflow " "Found design unit 1: mux11t1_32-dataflow" {  } { { "../../src/mux11t1_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux11t1_32.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088898 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux11t1_32 " "Found entity 1: mux11t1_32" {  } { { "../../src/mux11t1_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux11t1_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structure " "Found design unit 1: mux2t1-structure" {  } { { "../../src/mux2t1.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088899 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../src/mux2t1.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_32-structural " "Found design unit 1: mux2t1_32-structural" {  } { { "../../src/mux2t1_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1_32.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088899 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_32 " "Found entity 1: mux2t1_32" {  } { { "../../src/mux2t1_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1_32.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../src/mux2t1_N.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088900 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../src/mux2t1_N.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1-structure " "Found design unit 1: mux32t1-structure" {  } { { "../../src/mux32t1.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux32t1.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088901 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1 " "Found entity 1: mux32t1" {  } { { "../../src/mux32t1.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux32t1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux4t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux4t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4t1-dataflow " "Found design unit 1: mux4t1-dataflow" {  } { { "../../src/mux4t1.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux4t1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088901 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4t1 " "Found entity 1: mux4t1" {  } { { "../../src/mux4t1.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux4t1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux4t1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux4t1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4t1_32-structural " "Found design unit 1: mux4t1_32-structural" {  } { { "../../src/mux4t1_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux4t1_32.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088902 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4t1_32 " "Found entity 1: mux4t1_32" {  } { { "../../src/mux4t1_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux4t1_32.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux7t1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux7t1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux7t1_32-dataflow " "Found design unit 1: mux7t1_32-dataflow" {  } { { "../../src/mux7t1_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux7t1_32.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088903 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux7t1_32 " "Found entity 1: mux7t1_32" {  } { { "../../src/mux7t1_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux7t1_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/norg2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/norg2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 norg2_32-dataflow " "Found design unit 1: norg2_32-dataflow" {  } { { "../../src/norg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/norg2_32.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088903 ""} { "Info" "ISGN_ENTITY_NAME" "1 norg2_32 " "Found entity 1: norg2_32" {  } { { "../../src/norg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/norg2_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/norg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/norg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 norg32-dataflow " "Found design unit 1: norg32-dataflow" {  } { { "../../src/norg32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/norg32.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088904 ""} { "Info" "ISGN_ENTITY_NAME" "1 norg32 " "Found entity 1: norg32" {  } { { "../../src/norg32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/norg32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/onescomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/onescomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onescomp-structural " "Found design unit 1: onescomp-structural" {  } { { "../../src/onescomp.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/onescomp.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088905 ""} { "Info" "ISGN_ENTITY_NAME" "1 onescomp " "Found entity 1: onescomp" {  } { { "../../src/onescomp.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/onescomp.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../src/org2.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088905 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../src/org2.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2_32-dataflow " "Found design unit 1: org2_32-dataflow" {  } { { "../../src/org2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org2_32.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088906 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2_32 " "Found entity 1: org2_32" {  } { { "../../src/org2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org2_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org32-dataflow " "Found design unit 1: org32-dataflow" {  } { { "../../src/org32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org32.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088906 ""} { "Info" "ISGN_ENTITY_NAME" "1 org32 " "Found entity 1: org32" {  } { { "../../src/org32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-structural " "Found design unit 1: reg_file-structural" {  } { { "../../src/reg_file.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/reg_file.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088907 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../../src/reg_file.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/reg_file.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/register32.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AAA_data " "Found design unit 1: AAA_data" {  } { { "../../src/register32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/register32.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 register32-structure " "Found design unit 2: register32-structure" {  } { { "../../src/register32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/register32.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088908 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "../../src/register32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/register32.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/register_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/register_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_10-structural " "Found design unit 1: register_10-structural" {  } { { "../../src/register_10.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/register_10.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088909 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_10 " "Found entity 1: register_10" {  } { { "../../src/register_10.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/register_10.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/repl_qb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/repl_qb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 repl_qb-dataflow " "Found design unit 1: repl_qb-dataflow" {  } { { "../../src/repl_qb.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/repl_qb.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088909 ""} { "Info" "ISGN_ENTITY_NAME" "1 repl_qb " "Found entity 1: repl_qb" {  } { { "../../src/repl_qb.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/repl_qb.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sltg2_32-dataflow " "Found design unit 1: sltg2_32-dataflow" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088910 ""} { "Info" "ISGN_ENTITY_NAME" "1 sltg2_32 " "Found entity 1: sltg2_32" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sltg32-dataflow " "Found design unit 1: sltg32-dataflow" {  } { { "../../src/sltg32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg32.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088911 ""} { "Info" "ISGN_ENTITY_NAME" "1 sltg32 " "Found entity 1: sltg32" {  } { { "../../src/sltg32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg32.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_ALU_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_ALU_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU_32_bit-behavior " "Found design unit 1: tb_ALU_32_bit-behavior" {  } { { "../../src/tb_ALU_32_bit.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_ALU_32_bit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088912 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU_32_bit " "Found entity 1: tb_ALU_32_bit" {  } { { "../../src/tb_ALU_32_bit.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_ALU_32_bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_Overflow_Logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_Overflow_Logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Overflow_Logic-behavior " "Found design unit 1: tb_Overflow_Logic-behavior" {  } { { "../../src/tb_Overflow_Logic.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_Overflow_Logic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088912 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Overflow_Logic " "Found entity 1: tb_Overflow_Logic" {  } { { "../../src/tb_Overflow_Logic.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_Overflow_Logic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_barrel_shifter-mixed " "Found design unit 1: tb_barrel_shifter-mixed" {  } { { "../../src/tb_barrel_shifter.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_barrel_shifter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088913 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_barrel_shifter " "Found entity 1: tb_barrel_shifter" {  } { { "../../src/tb_barrel_shifter.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_barrel_shifter.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../src/xorg2.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088914 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../src/xorg2.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2_32-dataflow " "Found design unit 1: xorg2_32-dataflow" {  } { { "../../src/xorg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg2_32.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088914 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2_32 " "Found entity 1: xorg2_32" {  } { { "../../src/xorg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg2_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg32-dataflow " "Found design unit 1: xorg32-dataflow" {  } { { "../../src/xorg32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg32.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088915 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg32 " "Found entity 1: xorg32" {  } { { "../../src/xorg32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636159088915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159088915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636159088976 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Halt\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636159088977 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(57) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(57): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636159088977 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dummy1 MIPS_Processor.vhd(64) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(64): object \"s_dummy1\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636159088977 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Cout MIPS_Processor.vhd(67) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(67): object \"s_Cout\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636159088977 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../src/MIPS_Processor.vhd" "IMem" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159089006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:g_reset_mux " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:g_reset_mux\"" {  } { { "../../src/MIPS_Processor.vhd" "g_reset_mux" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159089021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 mux2t1_N:g_reset_mux\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"mux2t1_N:g_reset_mux\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../src/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159089032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg mux2t1_N:g_reset_mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:g_not1 " "Elaborating entity \"invg\" for hierarchy \"mux2t1_N:g_reset_mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:g_not1\"" {  } { { "../../src/mux2t1.vhd" "g_not1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159089040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 mux2t1_N:g_reset_mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:g_and1 " "Elaborating entity \"andg2\" for hierarchy \"mux2t1_N:g_reset_mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:g_and1\"" {  } { { "../../src/mux2t1.vhd" "g_and1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159089047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 mux2t1_N:g_reset_mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_or1 " "Elaborating entity \"org2\" for hierarchy \"mux2t1_N:g_reset_mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_or1\"" {  } { { "../../src/mux2t1.vhd" "g_or1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159089056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N dffg_N:g_pc_reg " "Elaborating entity \"dffg_N\" for hierarchy \"dffg_N:g_pc_reg\"" {  } { { "../../src/MIPS_Processor.vhd" "g_pc_reg" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159089111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg dffg_N:g_pc_reg\|dffg:\\G_NBit_DFF:0:DFFI " "Elaborating entity \"dffg\" for hierarchy \"dffg_N:g_pc_reg\|dffg:\\G_NBit_DFF:0:DFFI\"" {  } { { "../../src/dffg_N.vhd" "\\G_NBit_DFF:0:DFFI" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/dffg_N.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159089123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N Adder_N:g_pc_plus_4 " "Elaborating entity \"Adder_N\" for hierarchy \"Adder_N:g_pc_plus_4\"" {  } { { "../../src/MIPS_Processor.vhd" "g_pc_plus_4" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159089139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_N1 " "Elaborating entity \"control\" for hierarchy \"control:control_N1\"" {  } { { "../../src/MIPS_Processor.vhd" "control_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159089149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N control:control_N1\|mux2t1_N:g_mux_aluop " "Elaborating entity \"mux2t1_N\" for hierarchy \"control:control_N1\|mux2t1_N:g_mux_aluop\"" {  } { { "../../src/control.vhd" "g_mux_aluop" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/control.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159089160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 register32:register32_N1 " "Elaborating entity \"register32\" for hierarchy \"register32:register32_N1\"" {  } { { "../../src/MIPS_Processor.vhd" "register32_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159089178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder register32:register32_N1\|decoder:g_decoder0 " "Elaborating entity \"decoder\" for hierarchy \"register32:register32_N1\|decoder:g_decoder0\"" {  } { { "../../src/register32.vhd" "g_decoder0" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/register32.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159089241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1 register32:register32_N1\|mux32t1:g_mux0 " "Elaborating entity \"mux32t1\" for hierarchy \"register32:register32_N1\|mux32t1:g_mux0\"" {  } { { "../../src/register32.vhd" "g_mux0" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/register32.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159089566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender_16t32 extender_16t32:extender_16t32_D2_N1 " "Elaborating entity \"extender_16t32\" for hierarchy \"extender_16t32:extender_16t32_D2_N1\"" {  } { { "../../src/MIPS_Processor.vhd" "extender_16t32_D2_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159093697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32_bit ALU_32_bit:ALU_32_bit_N1 " "Elaborating entity \"ALU_32_bit\" for hierarchy \"ALU_32_bit:ALU_32_bit_N1\"" {  } { { "../../src/MIPS_Processor.vhd" "ALU_32_bit_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159093706 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_0 ALU_32_bit.vhd(143) " "Verilog HDL or VHDL warning at ALU_32_bit.vhd(143): object \"s_0\" assigned a value but never read" {  } { { "../../src/ALU_32_bit.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636159093706 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Subtractor_N ALU_32_bit:ALU_32_bit_N1\|Adder_Subtractor_N:g_Adder_Subtractor_N1 " "Elaborating entity \"Adder_Subtractor_N\" for hierarchy \"ALU_32_bit:ALU_32_bit_N1\|Adder_Subtractor_N:g_Adder_Subtractor_N1\"" {  } { { "../../src/ALU_32_bit.vhd" "g_Adder_Subtractor_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159093730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onescomp ALU_32_bit:ALU_32_bit_N1\|Adder_Subtractor_N:g_Adder_Subtractor_N1\|onescomp:g_ones_complementor_N1 " "Elaborating entity \"onescomp\" for hierarchy \"ALU_32_bit:ALU_32_bit_N1\|Adder_Subtractor_N:g_Adder_Subtractor_N1\|onescomp:g_ones_complementor_N1\"" {  } { { "../../src/Adder_Subtractor_N.vhd" "g_ones_complementor_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Adder_Subtractor_N.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159093741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter ALU_32_bit:ALU_32_bit_N1\|barrel_shifter:g_barrel_shifter_N1 " "Elaborating entity \"barrel_shifter\" for hierarchy \"ALU_32_bit:ALU_32_bit_N1\|barrel_shifter:g_barrel_shifter_N1\"" {  } { { "../../src/ALU_32_bit.vhd" "g_barrel_shifter_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159093831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2_32 ALU_32_bit:ALU_32_bit_N1\|andg2_32:g_andg2_32_N1 " "Elaborating entity \"andg2_32\" for hierarchy \"ALU_32_bit:ALU_32_bit_N1\|andg2_32:g_andg2_32_N1\"" {  } { { "../../src/ALU_32_bit.vhd" "g_andg2_32_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159094728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2_32 ALU_32_bit:ALU_32_bit_N1\|org2_32:g_org2_32_N1 " "Elaborating entity \"org2_32\" for hierarchy \"ALU_32_bit:ALU_32_bit_N1\|org2_32:g_org2_32_N1\"" {  } { { "../../src/ALU_32_bit.vhd" "g_org2_32_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159094737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2_32 ALU_32_bit:ALU_32_bit_N1\|xorg2_32:g_xorg2_32_N1 " "Elaborating entity \"xorg2_32\" for hierarchy \"ALU_32_bit:ALU_32_bit_N1\|xorg2_32:g_xorg2_32_N1\"" {  } { { "../../src/ALU_32_bit.vhd" "g_xorg2_32_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159094745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norg2_32 ALU_32_bit:ALU_32_bit_N1\|norg2_32:g_norg2_32_N1 " "Elaborating entity \"norg2_32\" for hierarchy \"ALU_32_bit:ALU_32_bit_N1\|norg2_32:g_norg2_32_N1\"" {  } { { "../../src/ALU_32_bit.vhd" "g_norg2_32_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159094753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sltg2_32 ALU_32_bit:ALU_32_bit_N1\|sltg2_32:g_sltg2_32_N1 " "Elaborating entity \"sltg2_32\" for hierarchy \"ALU_32_bit:ALU_32_bit_N1\|sltg2_32:g_sltg2_32_N1\"" {  } { { "../../src/ALU_32_bit.vhd" "g_sltg2_32_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159094761 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_F sltg2_32.vhd(73) " "VHDL Process Statement warning at sltg2_32.vhd(73): inferring latch(es) for signal or variable \"o_F\", which holds its previous value in one or more paths through the process" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636159094764 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[0\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[0\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094765 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[1\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[1\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094765 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[2\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[2\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094765 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[3\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[3\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094765 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[4\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[4\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[5\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[5\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[6\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[6\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[7\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[7\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[8\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[8\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[9\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[9\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[10\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[10\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[11\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[11\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[12\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[12\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[13\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[13\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[14\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[14\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[15\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[15\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[16\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[16\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[17\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[17\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[18\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[18\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[19\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[19\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[20\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[20\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[21\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[21\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[22\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[22\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[23\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[23\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094766 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[24\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[24\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094767 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[25\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[25\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094767 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[26\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[26\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094767 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[27\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[27\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094767 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[28\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[28\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094767 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[29\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[29\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094767 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[30\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[30\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094767 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[31\] sltg2_32.vhd(73) " "Inferred latch for \"o_F\[31\]\" at sltg2_32.vhd(73)" {  } { { "../../src/sltg2_32.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159094767 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|sltg2_32:g_sltg2_32_N1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "repl_qb ALU_32_bit:ALU_32_bit_N1\|repl_qb:g_repl_qb_N1 " "Elaborating entity \"repl_qb\" for hierarchy \"ALU_32_bit:ALU_32_bit_N1\|repl_qb:g_repl_qb_N1\"" {  } { { "../../src/ALU_32_bit.vhd" "g_repl_qb_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159094804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Overflow_Logic ALU_32_bit:ALU_32_bit_N1\|Overflow_Logic:g_Overflow_Logic_N1 " "Elaborating entity \"Overflow_Logic\" for hierarchy \"ALU_32_bit:ALU_32_bit_N1\|Overflow_Logic:g_Overflow_Logic_N1\"" {  } { { "../../src/ALU_32_bit.vhd" "g_Overflow_Logic_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159094812 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Xorcheck Overflow_Logic.vhd(51) " "VHDL Process Statement warning at Overflow_Logic.vhd(51): signal \"s_Xorcheck\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/Overflow_Logic.vhd" "" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Overflow_Logic.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636159094813 "|MIPS_Processor|ALU_32_bit:ALU_32_bit_N1|Overflow_Logic:g_Overflow_Logic_N1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux7t1_32 ALU_32_bit:ALU_32_bit_N1\|mux7t1_32:g_mux7t1_32_N1 " "Elaborating entity \"mux7t1_32\" for hierarchy \"ALU_32_bit:ALU_32_bit_N1\|mux7t1_32:g_mux7t1_32_N1\"" {  } { { "../../src/ALU_32_bit.vhd" "g_mux7t1_32_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159094821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero_Logic ALU_32_bit:ALU_32_bit_N1\|Zero_Logic:g_Zero_Logic_N1 " "Elaborating entity \"Zero_Logic\" for hierarchy \"ALU_32_bit:ALU_32_bit_N1\|Zero_Logic:g_Zero_Logic_N1\"" {  } { { "../../src/ALU_32_bit.vhd" "g_Zero_Logic_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159094836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_32 mux4t1_32:mux4t1_32_N1 " "Elaborating entity \"mux4t1_32\" for hierarchy \"mux4t1_32:mux4t1_32_N1\"" {  } { { "../../src/MIPS_Processor.vhd" "mux4t1_32_N1" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159094893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1 mux4t1_32:mux4t1_32_N1\|mux4t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux4t1\" for hierarchy \"mux4t1_32:mux4t1_32_N1\|mux4t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../src/mux4t1_32.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux4t1_32.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159094902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_32 mux4t1_32:mux4t1_32_N2 " "Elaborating entity \"mux4t1_32\" for hierarchy \"mux4t1_32:mux4t1_32_N2\"" {  } { { "../../src/MIPS_Processor.vhd" "mux4t1_32_N2" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636159094912 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../src/mem.vhd" "ram" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1636159100429 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../src/mem.vhd" "ram" { Text "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1636159100429 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1636159100429 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1636159100906 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636159246777 ""}
{ "Error" "EMSG_PDB_INVALID_PATH" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/internal/QuartusWork/db/toolflow.root_partition.map.reg_db.cdb.wrk " "Can't find database file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/internal/QuartusWork/db/toolflow.root_partition.map.reg_db.cdb.wrk" {  } {  } 0 114005 "Can't find database file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159318888 ""}
{ "Error" "EMSG_PDB_INVALID_PATH" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/internal/QuartusWork/db/toolflow.root_partition.map.reg_db.cdb.wrk " "Can't find database file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/internal/QuartusWork/db/toolflow.root_partition.map.reg_db.cdb.wrk" {  } {  } 0 114005 "Can't find database file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159318889 ""}
{ "Error" "EMSG_PDB_INVALID_PATH" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/internal/QuartusWork/db/toolflow.tis_db_list.ddb.wrk " "Can't find database file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/internal/QuartusWork/db/toolflow.tis_db_list.ddb.wrk" {  } {  } 0 114005 "Can't find database file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159318950 ""}
{ "Error" "EMSG_PDB_INVALID_PATH" "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/internal/QuartusWork/db/toolflow.tis_db_list.ddb.wrk " "Can't find database file /home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/internal/QuartusWork/db/toolflow.tis_db_list.ddb.wrk" {  } {  } 0 114005 "Can't find database file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636159318950 ""}
