
*** Running vivado
    with args -log zynq_soc_Sine_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_soc_Sine_0.tcl



****** Vivado v2016.3_sdx (64-bit)
  **** SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
  **** IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source zynq_soc_Sine_0.tcl -notrace
Command: synth_design -top zynq_soc_Sine_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 347.863 ; gain = 138.059
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function get_board_info_f does not always return a value [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/src/modulator_pkg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_Sine_0' [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_Sine_0/synth/zynq_soc_Sine_0.vhd:82]
	Parameter C_ctrl_saxi_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ctrl_saxi_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter revision_number bound to: 32'b00000100001001110010000000010111 
	Parameter cntampl_value_g bound to: 255 - type: integer 
	Parameter depth_g bound to: 8 - type: integer 
	Parameter width_g bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'Sine_v2_0' declared at 'd:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/hdl/Sine_v2_0.vhd:7' bound to instance 'U0' of component 'Sine_v2_0' [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_Sine_0/synth/zynq_soc_Sine_0.vhd:147]
INFO: [Synth 8-638] synthesizing module 'Sine_v2_0' [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/hdl/Sine_v2_0.vhd:39]
	Parameter revision_number bound to: 69672983 - type: integer 
	Parameter cntampl_value_g bound to: 255 - type: integer 
	Parameter depth_g bound to: 8 - type: integer 
	Parameter width_g bound to: 12 - type: integer 
	Parameter C_ctrl_saxi_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ctrl_saxi_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Sine_v2_0_ctrl_saxi' declared at 'd:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/hdl/Sine_v2_0_ctrl_saxi.vhd:4' bound to instance 'u1_Sine' of component 'Sine_v2_0_ctrl_saxi' [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/hdl/Sine_v2_0.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Sine_v2_0_ctrl_saxi' [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/hdl/Sine_v2_0_ctrl_saxi.vhd:72]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/hdl/Sine_v2_0_ctrl_saxi.vhd:211]
INFO: [Synth 8-226] default block is never used [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/hdl/Sine_v2_0_ctrl_saxi.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'Sine_v2_0_ctrl_saxi' (1#1) [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/hdl/Sine_v2_0_ctrl_saxi.vhd:72]
INFO: [Synth 8-3491] module 'frequency_trigger' declared at 'd:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/src/frequency_trigger.vhd:5' bound to instance 'u2_freq_ce' of component 'frequency_trigger' [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/hdl/Sine_v2_0.vhd:261]
INFO: [Synth 8-638] synthesizing module 'frequency_trigger' [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/src/frequency_trigger.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'frequency_trigger' (2#1) [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/src/frequency_trigger.vhd:14]
	Parameter cnt_value_g bound to: 255 - type: integer 
	Parameter depth_g bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'd:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/src/counter.vhd:5' bound to instance 'u3_counterampl' of component 'counter' [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/hdl/Sine_v2_0.vhd:268]
INFO: [Synth 8-638] synthesizing module 'counter' [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/src/counter.vhd:16]
	Parameter cnt_value_g bound to: 255 - type: integer 
	Parameter depth_g bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/src/counter.vhd:16]
	Parameter depth_g bound to: 8 - type: integer 
	Parameter width_g bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'sine' declared at 'd:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/src/sine.vhd:6' bound to instance 'u4_sine' of component 'sine' [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/hdl/Sine_v2_0.vhd:276]
INFO: [Synth 8-638] synthesizing module 'sine' [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/src/sine.vhd:18]
	Parameter depth_g bound to: 8 - type: integer 
	Parameter width_g bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sine' (4#1) [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/src/sine.vhd:18]
	Parameter width_g bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'pwm' declared at 'd:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/src/pwm.vhd:5' bound to instance 'dut2' of component 'pwm' [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/hdl/Sine_v2_0.vhd:285]
INFO: [Synth 8-638] synthesizing module 'pwm' [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/src/pwm.vhd:18]
	Parameter width_g bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm' (5#1) [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/src/pwm.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Sine_v2_0' (6#1) [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ipshared/9e9e/hdl/Sine_v2_0.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_Sine_0' (7#1) [d:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_Sine_0/synth/zynq_soc_Sine_0.vhd:82]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port pwm
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port freq_trig
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[7]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[6]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[5]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[4]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[3]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[2]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[1]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[0]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 384.973 ; gain = 175.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 384.973 ; gain = 175.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 699.590 ; gain = 1.168
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 39    
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 34    
	  32 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Sine_v2_0_ctrl_saxi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  32 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module frequency_trigger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module sine 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module Sine_v2_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port pwm
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port freq_trig
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[7]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[6]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[5]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[4]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[3]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[2]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[1]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port amplitude_counter[0]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Sine_v2_0_ctrl_saxi has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch20_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch19_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch18_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch17_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch16_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch15_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch14_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch13_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch12_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/analog_ch0_reg[0]' (FD) to 'U0/analog_ch16_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch21_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch20_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch19_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch18_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch17_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch16_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch15_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch14_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch13_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch12_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch11_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/analog_ch0_reg[1]' (FD) to 'U0/analog_ch16_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch22_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch21_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch20_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch19_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch18_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch17_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch16_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch15_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch14_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch13_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch12_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch11_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch10_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/analog_ch0_reg[2]' (FD) to 'U0/analog_ch16_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch23_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch22_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch21_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch20_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch19_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch18_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch17_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch16_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch15_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch14_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch13_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch12_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch11_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch10_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch9_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/analog_ch0_reg[3]' (FD) to 'U0/analog_ch16_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch24_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch23_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch22_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch21_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch20_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch19_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch18_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch17_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch16_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch15_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch14_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch13_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch12_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch11_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch10_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch9_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch8_reg[4] )
INFO: [Synth 8-3886] merging instance 'U0/analog_ch0_reg[4]' (FD) to 'U0/analog_ch16_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch25_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch24_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch23_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch22_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch21_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch20_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch19_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch18_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch17_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch16_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch15_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch14_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch13_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch12_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch11_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch10_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch9_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch8_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch7_reg[5] )
INFO: [Synth 8-3886] merging instance 'U0/analog_ch0_reg[5]' (FD) to 'U0/analog_ch16_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch25_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch24_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch23_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch22_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch21_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch20_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch19_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch18_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch17_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch16_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch15_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch14_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch13_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch12_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch11_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/analog_ch10_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/analog_ch0_reg[6]' (FD) to 'U0/analog_ch16_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch0_reg[7]' (FD) to 'U0/analog_ch16_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch0_reg[8]' (FD) to 'U0/analog_ch16_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch0_reg[9]' (FD) to 'U0/analog_ch16_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch0_reg[10]' (FD) to 'U0/analog_ch16_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch0_reg[11]' (FD) to 'U0/analog_ch16_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/u1_Sine/axi_rresp_reg[0]' (FDRE) to 'U0/u1_Sine/axi_rresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/u1_Sine/axi_bresp_reg[0]' (FDRE) to 'U0/u1_Sine/axi_bresp_reg[1]'
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/axi_awaddr_reg[1]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/axi_awaddr_reg[0]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[31]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[30]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[29]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[28]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[27]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[26]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[25]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[24]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[23]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[22]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[21]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[20]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[19]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[18]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[17]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[16]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[15]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[14]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[13]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[12]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[11]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[10]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[9]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[8]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[7]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[6]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[5]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[4]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[3]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[2]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg0_reg[1]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[31]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[30]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[29]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[28]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[27]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[26]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[25]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[24]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[23]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[22]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[21]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[20]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[19]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[18]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[17]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[16]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[15]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[14]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[13]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[12]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[11]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[10]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[9]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[8]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[7]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[6]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[5]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[4]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[3]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[2]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/slv_reg4_reg[1]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/axi_bresp_reg[1]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/axi_araddr_reg[1]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/axi_araddr_reg[0]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/u1_Sine/axi_rresp_reg[1]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[0]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[1]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[2]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[3]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[4]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[5]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[6]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[7]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[8]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[9]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[10]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[11]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[12]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[13]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[14]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[15]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[16]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[17]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[18]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[19]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[20]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[21]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[22]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[23]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[24]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[25]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[26]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[27]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[28]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[29]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[30]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Synth 8-3332] Sequential element (U0/dut2/fsm_ce/freq_cnt_s_reg[31]) is unused and will be removed from module zynq_soc_Sine_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/analog_ch31_reg[0]' (FD) to 'U0/analog_ch6_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch30_reg[0]' (FD) to 'U0/analog_ch5_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch29_reg[0]' (FD) to 'U0/analog_ch30_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch28_reg[0]' (FD) to 'U0/analog_ch29_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch27_reg[0]' (FD) to 'U0/analog_ch28_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch26_reg[0]' (FD) to 'U0/analog_ch27_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch25_reg[0]' (FD) to 'U0/analog_ch26_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch24_reg[0]' (FD) to 'U0/analog_ch25_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch23_reg[0]' (FD) to 'U0/analog_ch24_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch22_reg[0]' (FD) to 'U0/analog_ch23_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch21_reg[0]' (FD) to 'U0/analog_ch22_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch11_reg[0]' (FD) to 'U0/analog_ch10_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch10_reg[0]' (FD) to 'U0/analog_ch9_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch9_reg[0]' (FD) to 'U0/analog_ch8_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch8_reg[0]' (FD) to 'U0/analog_ch7_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch7_reg[0]' (FD) to 'U0/analog_ch6_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch6_reg[0]' (FD) to 'U0/analog_ch5_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch5_reg[0]' (FD) to 'U0/analog_ch4_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch4_reg[0]' (FD) to 'U0/analog_ch3_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch3_reg[0]' (FD) to 'U0/analog_ch2_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch2_reg[0]' (FD) to 'U0/analog_ch27_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch1_reg[0]' (FD) to 'U0/analog_ch26_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch31_reg[1]' (FD) to 'U0/analog_ch15_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch30_reg[1]' (FD) to 'U0/analog_ch5_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch29_reg[1]' (FD) to 'U0/analog_ch4_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch28_reg[1]' (FD) to 'U0/analog_ch29_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch27_reg[1]' (FD) to 'U0/analog_ch28_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch26_reg[1]' (FD) to 'U0/analog_ch27_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch25_reg[1]' (FD) to 'U0/analog_ch26_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch24_reg[1]' (FD) to 'U0/analog_ch25_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch23_reg[1]' (FD) to 'U0/analog_ch24_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch22_reg[1]' (FD) to 'U0/analog_ch23_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch10_reg[1]' (FD) to 'U0/analog_ch9_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch9_reg[1]' (FD) to 'U0/analog_ch8_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch8_reg[1]' (FD) to 'U0/analog_ch7_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch7_reg[1]' (FD) to 'U0/analog_ch6_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch6_reg[1]' (FD) to 'U0/analog_ch5_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch5_reg[1]' (FD) to 'U0/analog_ch4_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch4_reg[1]' (FD) to 'U0/analog_ch3_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch3_reg[1]' (FD) to 'U0/analog_ch28_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch2_reg[1]' (FD) to 'U0/analog_ch27_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch1_reg[1]' (FD) to 'U0/analog_ch17_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch31_reg[2]' (FD) to 'U0/analog_ch15_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch30_reg[2]' (FD) to 'U0/analog_ch14_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch29_reg[2]' (FD) to 'U0/analog_ch4_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch28_reg[2]' (FD) to 'U0/analog_ch3_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch27_reg[2]' (FD) to 'U0/analog_ch28_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch26_reg[2]' (FD) to 'U0/analog_ch27_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch25_reg[2]' (FD) to 'U0/analog_ch26_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch24_reg[2]' (FD) to 'U0/analog_ch25_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch23_reg[2]' (FD) to 'U0/analog_ch24_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch9_reg[2]' (FD) to 'U0/analog_ch8_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch8_reg[2]' (FD) to 'U0/analog_ch7_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch7_reg[2]' (FD) to 'U0/analog_ch6_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch6_reg[2]' (FD) to 'U0/analog_ch5_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch5_reg[2]' (FD) to 'U0/analog_ch4_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch4_reg[2]' (FD) to 'U0/analog_ch29_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch3_reg[2]' (FD) to 'U0/analog_ch28_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch2_reg[2]' (FD) to 'U0/analog_ch18_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch1_reg[2]' (FD) to 'U0/analog_ch17_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch31_reg[3]' (FD) to 'U0/analog_ch15_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch30_reg[3]' (FD) to 'U0/analog_ch14_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch29_reg[3]' (FD) to 'U0/analog_ch13_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch28_reg[3]' (FD) to 'U0/analog_ch3_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch27_reg[3]' (FD) to 'U0/analog_ch2_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch26_reg[3]' (FD) to 'U0/analog_ch27_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch25_reg[3]' (FD) to 'U0/analog_ch26_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch24_reg[3]' (FD) to 'U0/analog_ch25_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch8_reg[3]' (FD) to 'U0/analog_ch7_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch7_reg[3]' (FD) to 'U0/analog_ch6_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch6_reg[3]' (FD) to 'U0/analog_ch5_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch5_reg[3]' (FD) to 'U0/analog_ch30_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch4_reg[3]' (FD) to 'U0/analog_ch29_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch3_reg[3]' (FD) to 'U0/analog_ch19_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch2_reg[3]' (FD) to 'U0/analog_ch18_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch1_reg[3]' (FD) to 'U0/analog_ch17_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch31_reg[4]' (FD) to 'U0/analog_ch15_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch30_reg[4]' (FD) to 'U0/analog_ch14_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch29_reg[4]' (FD) to 'U0/analog_ch13_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch28_reg[4]' (FD) to 'U0/analog_ch12_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch27_reg[4]' (FD) to 'U0/analog_ch2_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch26_reg[4]' (FD) to 'U0/analog_ch1_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch25_reg[4]' (FD) to 'U0/analog_ch26_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch7_reg[4]' (FD) to 'U0/analog_ch6_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch6_reg[4]' (FD) to 'U0/analog_ch31_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/analog_ch5_reg[4]' (FD) to 'U0/analog_ch30_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|sine        | sin_ampl_c[0] | 256x13        | LUT            | 
|sine        | sine_s_reg    | 256x12        | Block RAM      | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/u4_sine/sine_s_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    34|
|2     |LUT1     |    99|
|3     |LUT2     |    37|
|4     |LUT3     |    56|
|5     |LUT4     |    79|
|6     |LUT5     |    21|
|7     |LUT6     |    70|
|8     |RAMB18E1 |     1|
|9     |FDRE     |   271|
|10    |FDSE     |    53|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+--------------------+------+
|      |Instance           |Module              |Cells |
+------+-------------------+--------------------+------+
|1     |top                |                    |   721|
|2     |  U0               |Sine_v2_0           |   721|
|3     |    u1_Sine        |Sine_v2_0_ctrl_saxi |   392|
|4     |    u2_freq_ce     |frequency_trigger   |   166|
|5     |    u3_counterampl |counter             |    18|
|6     |    u4_sine        |sine                |    49|
+------+-------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 699.590 ; gain = 489.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 699.590 ; gain = 106.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 699.590 ; gain = 489.785
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
337 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 699.590 ; gain = 420.785
INFO: [Common 17-1381] The checkpoint 'D:/GITHUB_EXTERNAL/webserver_sdsoc_2016_3/vivado/webserver/webserver_sdsoc_2016_3.runs/zynq_soc_Sine_0_synth_1/zynq_soc_Sine_0.dcp' has been generated.
