{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1627308343210 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "empty EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"empty\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1627308343261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627308343302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627308343327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627308343327 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1627308344496 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1627308344565 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1627308345254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1627308345254 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1627308345254 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 12149 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627308345312 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 12151 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627308345312 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 12153 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627308345312 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 12155 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627308345312 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 12157 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627308345312 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1627308345312 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1627308345338 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1627308345377 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 107 " "No exact pin location assignment(s) for 2 pins of 107 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iroiroLED\[6\] " "Pin iroiroLED\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { iroiroLED[6] } } } { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 20 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iroiroLED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627308345962 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iroiroLED\[7\] " "Pin iroiroLED\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { iroiroLED[7] } } } { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 20 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iroiroLED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627308345962 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1627308345962 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1627308347263 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "empty.sdc " "Synopsys Design Constraints File file not found: 'empty.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1627308347268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1627308347282 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1627308347330 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1627308347331 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1627308347333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fin~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node fin~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347684 ""}  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 9 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fin~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 12133 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:u0\|clk_1M  " "Automatically promoted node DHT11:u0\|clk_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:u0\|clk_1M~0 " "Destination node DHT11:u0\|clk_1M~0" {  } { { "dht11.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/dht11.vhd" 33 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|clk_1M~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 8267 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347684 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347684 ""}  } { { "dht11.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/dht11.vhd" 33 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|clk_1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 2242 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_DRV:u3\|up_mdu5:u0\|fout  " "Automatically promoted node LCD_DRV:u3\|up_mdu5:u0\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|up_mdu5:u0\|fout~0 " "Destination node LCD_DRV:u3\|up_mdu5:u0\|fout~0" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/up_mdu5.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|up_mdu5:u0|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 11551 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347684 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347684 ""}  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/up_mdu5.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|up_mdu5:u0|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 1017 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:u0\|DHT11_BASIC:u0\|clks  " "Automatically promoted node DHT11:u0\|DHT11_BASIC:u0\|clks " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:u0\|DHT11_BASIC:u0\|clks~0 " "Destination node DHT11:u0\|DHT11_BASIC:u0\|clks~0" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/dht11_basic.vhd" 29 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|DHT11_BASIC:u0|clks~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 9949 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347684 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347684 ""}  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/dht11_basic.vhd" 29 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|DHT11_BASIC:u0|clks } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 2211 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_100Hz  " "Automatically promoted node clock_generator:u1\|clk_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_100Hz~0 " "Destination node clock_generator:u1\|clk_100Hz~0" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/clock_generator.vhd" 11 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_100Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 5200 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347684 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347684 ""}  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/clock_generator.vhd" 11 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 1953 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_1MHz  " "Automatically promoted node clock_generator:u1\|clk_1MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347685 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_1MHz~0 " "Destination node clock_generator:u1\|clk_1MHz~0" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/clock_generator.vhd" 9 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1MHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 7238 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347685 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347685 ""}  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/clock_generator.vhd" 9 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 1951 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[12\]  " "Automatically promoted node FD\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347685 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[12\]~49 " "Destination node FD\[12\]~49" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 201 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[12]~49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 4560 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347685 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347685 ""}  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 201 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 2264 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_seg_display:u8\|FD\[10\]  " "Automatically promoted node seven_seg_display:u8\|FD\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347685 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:u8\|FD\[10\]~19 " "Destination node seven_seg_display:u8\|FD\[10\]~19" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/seven_seg_display.vhd" 25 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:u8|FD[10]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 5221 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347685 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347685 ""}  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/seven_seg_display.vhd" 25 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:u8|FD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|uck1  " "Automatically promoted node uart:u7\|uck1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347685 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|uck1~0 " "Destination node uart:u7\|uck1~0" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/uart.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 10231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347685 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347685 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/uart.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|uck2  " "Automatically promoted node uart:u7\|uck2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|uck2~0 " "Destination node uart:u7\|uck2~0" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/uart.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 5264 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347686 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/uart.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|countE1  " "Automatically promoted node uart:u7\|countE1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[0\] " "Destination node uart:u7\|\\baud:i1\[0\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[1\] " "Destination node uart:u7\|\\baud:i1\[1\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[2\] " "Destination node uart:u7\|\\baud:i1\[2\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[3\] " "Destination node uart:u7\|\\baud:i1\[3\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[4\] " "Destination node uart:u7\|\\baud:i1\[4\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[5\] " "Destination node uart:u7\|\\baud:i1\[5\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[6\] " "Destination node uart:u7\|\\baud:i1\[6\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[7\] " "Destination node uart:u7\|\\baud:i1\[7\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[8\] " "Destination node uart:u7\|\\baud:i1\[8\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[9\] " "Destination node uart:u7\|\\baud:i1\[9\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1627308347686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347686 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/uart.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|countE1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad:u4\|tmpTouch  " "Automatically promoted node keypad:u4\|tmpTouch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdControl:u2\|process_2~1 " "Destination node lcdControl:u2\|process_2~1" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcdControl:u2|process_2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 4830 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_lcd\[0\]~0 " "Destination node mode_lcd\[0\]~0" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 260 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode_lcd[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 5271 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_State~0 " "Destination node Main_State~0" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 157 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Main_State~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 7241 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay_1\[2\]~3 " "Destination node delay_1\[2\]~3" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 260 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_1[2]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 8249 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay_1\[6\]~7 " "Destination node delay_1\[6\]~7" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 260 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_1[6]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 8261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347687 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347687 ""}  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/keypad.vhd" 30 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u4|tmpTouch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 1015 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pwm:u9\|FD\[12\]  " "Automatically promoted node pwm:u9\|FD\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm:u9\|FD\[12\]~34 " "Destination node pwm:u9\|FD\[12\]~34" {  } { { "pwm.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/pwm.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pwm:u9|FD[12]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 6962 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347687 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347687 ""}  } { { "pwm.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/pwm.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pwm:u9|FD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_1KHz  " "Automatically promoted node clock_generator:u1\|clk_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_1KHz~0 " "Destination node clock_generator:u1\|clk_1KHz~0" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/clock_generator.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 7219 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347687 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347687 ""}  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/clock_generator.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 1952 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[22\]  " "Automatically promoted node FD\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[22\]~69 " "Destination node FD\[22\]~69" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 201 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[22]~69 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 4580 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iroiroLED\[2\]~output " "Destination node iroiroLED\[2\]~output" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 20 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iroiroLED[2]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 12049 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347688 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347688 ""}  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 201 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 2254 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nReset~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node nReset~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627308347688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[6\]~reg0 " "Destination node R\[6\]~reg0" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 244 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[6]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 2291 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[5\]~reg0 " "Destination node R\[5\]~reg0" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 244 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[5]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 2292 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[4\]~reg0 " "Destination node R\[4\]~reg0" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 244 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[4]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 2293 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[3\]~reg0 " "Destination node R\[3\]~reg0" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 244 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 2294 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[2\]~reg0 " "Destination node R\[2\]~reg0" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 244 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 2295 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[6\]~reg0 " "Destination node G\[6\]~reg0" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 244 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[6]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 2296 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[5\]~reg0 " "Destination node G\[5\]~reg0" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 244 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[5]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 2297 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[4\]~reg0 " "Destination node G\[4\]~reg0" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 244 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[4]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 2298 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[3\]~reg0 " "Destination node G\[3\]~reg0" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 244 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 2299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[2\]~reg0 " "Destination node G\[2\]~reg0" {  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 244 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 2300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1627308347688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1627308347688 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1627308347688 ""}  } { { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 9 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nReset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 12134 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627308347688 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1627308348813 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627308348820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627308348820 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627308348827 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627308348836 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1627308348841 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1627308350014 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1627308350021 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1627308350021 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1627308350041 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1627308350041 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1627308350041 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 13 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627308350042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 12 5 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627308350042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 14 8 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627308350042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 20 4 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627308350042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 11 8 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627308350042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 8 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627308350042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 19 3 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627308350042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 12 12 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627308350042 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1627308350042 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1627308350042 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627308350236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1627308351991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627308354004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1627308354116 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1627308362218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627308362218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1627308363545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+02 ns 1.0% " "4e+02 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1627308367193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1627308367745 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1627308367745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627308373947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1627308373951 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1627308373951 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "7.73 " "Total time spent on timing analysis during the Fitter is 7.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1627308374201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627308374255 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627308375182 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627308375227 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627308375805 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627308377052 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD178_scl a permanently enabled " "Pin SD178_scl has a permanently enabled output enable" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { SD178_scl } } } { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD178_scl" } } } } { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 11 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1627308377624 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TSL2561_scl a permanently enabled " "Pin TSL2561_scl has a permanently enabled output enable" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { TSL2561_scl } } } { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TSL2561_scl" } } } } { "empty.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/empty/empty.vhd" 14 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TSL2561_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/project/Alast_game/empty/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1627308377624 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1627308377624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/VHDL/project/Alast_game/empty/output_files/empty.fit.smsg " "Generated suppressed messages file D:/Quartus/VHDL/project/Alast_game/empty/output_files/empty.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1627308378200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5623 " "Peak virtual memory: 5623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627308379753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 26 22:06:19 2021 " "Processing ended: Mon Jul 26 22:06:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627308379753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627308379753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627308379753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627308379753 ""}
