--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY Aula_03_ex_01 IS
  PORT (
  ------------------------------------------------------------------------------
  --Insert input ports below
    cnt_i      : IN  std_logic_vector(3 downto 0);                    -- input bit example
    c_7s        : OUT  std_logic_vector(6 downto 0); -- input vector example
  ------------------------------------------------------------------------------
  --Insert output ports below
    max        : OUT std_logic;                    -- output bit example
    cpt        : OUT std_logic_vector(3 DOWNTO 0)  -- output vector example
    );
END Aula_03_ex_01;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF Aula_03_ex_01 IS

BEGIN
  with Aula_03_ex_01 select
    c_7s <= "1011011111101011" when "",
    "1111110" when "0000",
    "0110000" when "0001",
    "1101101" when "0010",
    "1111001" when "0011",
    "0110011" when "0100",
    "1011011" when "0101",
    "1011111" when "0110",
    "1110000" when "0111",
    "1111111" when "1000",
    "1110011" when "1001",
    "1110111" when "1010",
    "0011111" when "1011",
    "1001110" when "1100",
    "0111101" when "1101",
    "1011111" when "1110",
    "1100111" when "1111"

END TypeArchitecture;
