<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p267" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_267{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_267{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_267{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_267{left:190px;bottom:998px;letter-spacing:-0.1px;}
#t5_267{left:430px;bottom:998px;letter-spacing:-0.13px;}
#t6_267{left:524px;bottom:998px;letter-spacing:-0.12px;}
#t7_267{left:524px;bottom:976px;letter-spacing:-0.12px;}
#t8_267{left:524px;bottom:955px;letter-spacing:-0.12px;}
#t9_267{left:524px;bottom:933px;letter-spacing:-0.12px;}
#ta_267{left:524px;bottom:912px;letter-spacing:-0.12px;}
#tb_267{left:190px;bottom:888px;}
#tc_267{left:430px;bottom:888px;letter-spacing:-0.14px;}
#td_267{left:524px;bottom:888px;letter-spacing:-0.12px;}
#te_267{left:524px;bottom:866px;letter-spacing:-0.11px;}
#tf_267{left:190px;bottom:842px;}
#tg_267{left:430px;bottom:842px;letter-spacing:-0.13px;}
#th_267{left:524px;bottom:842px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ti_267{left:524px;bottom:820px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tj_267{left:524px;bottom:804px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tk_267{left:190px;bottom:779px;letter-spacing:-0.14px;}
#tl_267{left:524px;bottom:779px;letter-spacing:-0.14px;}
#tm_267{left:82px;bottom:755px;letter-spacing:-0.16px;}
#tn_267{left:139px;bottom:755px;letter-spacing:-0.16px;}
#to_267{left:190px;bottom:755px;letter-spacing:-0.13px;}
#tp_267{left:431px;bottom:755px;letter-spacing:-0.14px;}
#tq_267{left:524px;bottom:755px;letter-spacing:-0.11px;}
#tr_267{left:524px;bottom:733px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ts_267{left:524px;bottom:716px;letter-spacing:-0.11px;}
#tt_267{left:524px;bottom:700px;letter-spacing:-0.11px;}
#tu_267{left:524px;bottom:683px;letter-spacing:-0.12px;}
#tv_267{left:524px;bottom:666px;letter-spacing:-0.11px;}
#tw_267{left:190px;bottom:642px;letter-spacing:-0.14px;}
#tx_267{left:524px;bottom:642px;letter-spacing:-0.14px;}
#ty_267{left:190px;bottom:617px;letter-spacing:-0.14px;}
#tz_267{left:524px;bottom:617px;letter-spacing:-0.14px;}
#t10_267{left:524px;bottom:596px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t11_267{left:524px;bottom:579px;letter-spacing:-0.11px;}
#t12_267{left:190px;bottom:554px;}
#t13_267{left:524px;bottom:554px;letter-spacing:-0.14px;}
#t14_267{left:190px;bottom:530px;letter-spacing:-0.09px;}
#t15_267{left:524px;bottom:530px;letter-spacing:-0.16px;}
#t16_267{left:524px;bottom:509px;letter-spacing:-0.11px;}
#t17_267{left:82px;bottom:484px;letter-spacing:-0.17px;}
#t18_267{left:139px;bottom:484px;letter-spacing:-0.17px;}
#t19_267{left:190px;bottom:484px;letter-spacing:-0.14px;}
#t1a_267{left:431px;bottom:484px;letter-spacing:-0.13px;}
#t1b_267{left:524px;bottom:484px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_267{left:524px;bottom:463px;letter-spacing:-0.11px;}
#t1d_267{left:82px;bottom:438px;letter-spacing:-0.17px;}
#t1e_267{left:139px;bottom:438px;letter-spacing:-0.16px;}
#t1f_267{left:190px;bottom:438px;letter-spacing:-0.14px;}
#t1g_267{left:430px;bottom:438px;letter-spacing:-0.13px;}
#t1h_267{left:524px;bottom:438px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t1i_267{left:524px;bottom:417px;letter-spacing:-0.12px;}
#t1j_267{left:190px;bottom:393px;}
#t1k_267{left:524px;bottom:393px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_267{left:524px;bottom:371px;letter-spacing:-0.12px;}
#t1m_267{left:524px;bottom:354px;letter-spacing:-0.11px;}
#t1n_267{left:524px;bottom:338px;letter-spacing:-0.13px;}
#t1o_267{left:190px;bottom:313px;}
#t1p_267{left:524px;bottom:313px;letter-spacing:-0.12px;}
#t1q_267{left:524px;bottom:292px;letter-spacing:-0.12px;}
#t1r_267{left:524px;bottom:275px;letter-spacing:-0.12px;}
#t1s_267{left:190px;bottom:250px;}
#t1t_267{left:524px;bottom:250px;letter-spacing:-0.13px;}
#t1u_267{left:524px;bottom:229px;letter-spacing:-0.12px;}
#t1v_267{left:524px;bottom:212px;letter-spacing:-0.12px;}
#t1w_267{left:190px;bottom:188px;}
#t1x_267{left:524px;bottom:188px;letter-spacing:-0.11px;}
#t1y_267{left:524px;bottom:166px;letter-spacing:-0.12px;}
#t1z_267{left:524px;bottom:150px;letter-spacing:-0.12px;}
#t20_267{left:190px;bottom:125px;}
#t21_267{left:524px;bottom:125px;letter-spacing:-0.14px;}
#t22_267{left:177px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t23_267{left:263px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t24_267{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t25_267{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t26_267{left:223px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t27_267{left:453px;bottom:1046px;letter-spacing:-0.15px;}
#t28_267{left:640px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t29_267{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2a_267{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_267{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_267{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_267{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_267{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_267{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts267" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg267Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg267" style="-webkit-user-select: none;"><object width="935" height="1210" data="267/267.svg" type="image/svg+xml" id="pdf267" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_267" class="t s1_267">Vol. 4 </span><span id="t2_267" class="t s1_267">2-251 </span>
<span id="t3_267" class="t s2_267">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_267" class="t s3_267">1:0 </span><span id="t5_267" class="t s3_267">Package </span><span id="t6_267" class="t s3_267">PCIE Ratio (R/W) </span>
<span id="t7_267" class="t s3_267">00b: Use 5:5 mapping for100MHz operation (default). </span>
<span id="t8_267" class="t s3_267">01b: Use 5:4 mapping for125MHz operation. </span>
<span id="t9_267" class="t s3_267">10b: Use 5:3 mapping for166MHz operation. </span>
<span id="ta_267" class="t s3_267">11b: Use 5:2 mapping for250MHz operation. </span>
<span id="tb_267" class="t s3_267">2 </span><span id="tc_267" class="t s3_267">Package </span><span id="td_267" class="t s3_267">LPLL Select (R/W) </span>
<span id="te_267" class="t s3_267">If 1, use configured setting of PCIE Ratio. </span>
<span id="tf_267" class="t s3_267">3 </span><span id="tg_267" class="t s3_267">Package </span><span id="th_267" class="t s3_267">LONG RESET (R/W) </span>
<span id="ti_267" class="t s3_267">If 1, wait an additional time-out before re-locking </span>
<span id="tj_267" class="t s3_267">Gen2/Gen3 PLLs. </span>
<span id="tk_267" class="t s3_267">63:4 </span><span id="tl_267" class="t s3_267">Reserved </span>
<span id="tm_267" class="t s3_267">620H </span><span id="tn_267" class="t s3_267">1568 </span><span id="to_267" class="t s3_267">MSR UNCORE_RATIO_LIMIT </span><span id="tp_267" class="t s3_267">Package </span><span id="tq_267" class="t s3_267">Uncore Ratio Limit (R/W) </span>
<span id="tr_267" class="t s3_267">Out of reset, the min_ratio and max_ratio fields </span>
<span id="ts_267" class="t s3_267">represent the widest possible range of uncore </span>
<span id="tt_267" class="t s3_267">frequencies. Writing to these fields allows software to </span>
<span id="tu_267" class="t s3_267">control the minimum and the maximum frequency that </span>
<span id="tv_267" class="t s3_267">hardware will select. </span>
<span id="tw_267" class="t s3_267">63:15 </span><span id="tx_267" class="t s3_267">Reserved </span>
<span id="ty_267" class="t s3_267">14:8 </span><span id="tz_267" class="t s3_267">MIN_RATIO </span>
<span id="t10_267" class="t s3_267">Writing to this field controls the minimum possible ratio </span>
<span id="t11_267" class="t s3_267">of the LLC/Ring. </span>
<span id="t12_267" class="t s3_267">7 </span><span id="t13_267" class="t s3_267">Reserved </span>
<span id="t14_267" class="t s3_267">6:0 </span><span id="t15_267" class="t s3_267">MAX_RATIO </span>
<span id="t16_267" class="t s3_267">This field is used to limit the max ratio of the LLC/Ring. </span>
<span id="t17_267" class="t s3_267">639H </span><span id="t18_267" class="t s3_267">1593 </span><span id="t19_267" class="t s3_267">MSR_PP0_ENERGY_STATUS </span><span id="t1a_267" class="t s3_267">Package </span><span id="t1b_267" class="t s3_267">Reserved (R/O) </span>
<span id="t1c_267" class="t s3_267">Reads return 0. </span>
<span id="t1d_267" class="t s3_267">690H </span><span id="t1e_267" class="t s3_267">1680 </span><span id="t1f_267" class="t s3_267">MSR_CORE_PERF_LIMIT_REASONS </span><span id="t1g_267" class="t s3_267">Package </span><span id="t1h_267" class="t s3_267">Indicator of Frequency Clipping in Processor Cores (R/W) </span>
<span id="t1i_267" class="t s3_267">(Frequency refers to processor core frequency.) </span>
<span id="t1j_267" class="t s3_267">0 </span><span id="t1k_267" class="t s3_267">PROCHOT Status (R0) </span>
<span id="t1l_267" class="t s3_267">When set, processor core frequency is reduced below </span>
<span id="t1m_267" class="t s3_267">the operating system request due to assertion of </span>
<span id="t1n_267" class="t s3_267">external PROCHOT. </span>
<span id="t1o_267" class="t s3_267">1 </span><span id="t1p_267" class="t s3_267">Thermal Status (R0) </span>
<span id="t1q_267" class="t s3_267">When set, frequency is reduced below the operating </span>
<span id="t1r_267" class="t s3_267">system request due to a thermal event. </span>
<span id="t1s_267" class="t s3_267">2 </span><span id="t1t_267" class="t s3_267">Power Budget Management Status (R0) </span>
<span id="t1u_267" class="t s3_267">When set, frequency is reduced below the operating </span>
<span id="t1v_267" class="t s3_267">system request due to PBM limit </span>
<span id="t1w_267" class="t s3_267">3 </span><span id="t1x_267" class="t s3_267">Platform Configuration Services Status (R0) </span>
<span id="t1y_267" class="t s3_267">When set, frequency is reduced below the operating </span>
<span id="t1z_267" class="t s3_267">system request due to PCS limit </span>
<span id="t20_267" class="t s3_267">4 </span><span id="t21_267" class="t s3_267">Reserved </span>
<span id="t22_267" class="t s4_267">Table 2-32. </span><span id="t23_267" class="t s4_267">Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family </span>
<span id="t24_267" class="t s5_267">Register </span>
<span id="t25_267" class="t s5_267">Address </span><span id="t26_267" class="t s5_267">Register Name / Bit Fields </span><span id="t27_267" class="t s5_267">Scope </span><span id="t28_267" class="t s5_267">Bit Description </span>
<span id="t29_267" class="t s5_267">Hex </span><span id="t2a_267" class="t s5_267">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
