// Seed: 1154645556
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    output tri1 id_2,
    output wor id_3,
    input wor id_4
);
  wire id_6;
  id_7 :
  assert property (@(posedge 1) 1)
  else $display;
endmodule
module module_1 (
    input logic id_0,
    output supply1 id_1,
    output wand id_2,
    output wand id_3,
    output logic id_4,
    output tri id_5,
    inout tri1 id_6,
    input wor id_7
);
  wire id_9;
  initial begin
    begin
      id_4 <= id_0;
    end
  end
  wire id_10;
  wire id_11;
  module_0(
      id_7, id_6, id_1, id_6, id_6
  );
endmodule
