=====
SETUP
-19.402
40.721
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.455
CPU/u0/n1484_s14
28.168
29.267
CPU/u0/n1484_s13
29.272
30.094
CPU/u0/n1484_s12
30.100
31.199
CPU/u0/n1373_s17
32.669
33.768
CPU/u0/n1373_s9
33.773
34.805
CPU/u0/n1373_s2
34.811
35.633
CPU/u0/RegDIL_7_s2
37.763
38.795
CPU/u0/RegDIL_7_s0
38.801
39.427
CPU/u0/Regs/RegsL_RegsL_0_1_s1
40.721
=====
SETUP
-19.048
40.367
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.455
CPU/u0/n1484_s14
28.168
29.267
CPU/u0/n1484_s13
29.272
30.094
CPU/u0/n1484_s12
30.100
31.199
CPU/u0/n1373_s17
32.669
33.768
CPU/u0/n1373_s9
33.773
34.805
CPU/u0/n1373_s2
34.811
35.633
CPU/u0/RegDIH_7_s1
37.279
37.905
CPU/u0/RegDIH_7_s0
37.911
38.733
CPU/u0/Regs/RegsH_RegsH_0_1_s1
40.367
=====
SETUP
-18.917
40.236
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.455
CPU/u0/n1484_s14
28.168
29.267
CPU/u0/n1484_s13
29.272
30.094
CPU/u0/n1484_s12
30.100
31.199
CPU/u0/n1373_s17
32.669
33.768
CPU/u0/n1373_s9
33.773
34.805
CPU/u0/n1373_s2
34.811
35.633
CPU/u0/RegDIL_7_s2
37.763
38.795
CPU/u0/RegDIL_7_s0
38.801
39.427
CPU/u0/Regs/RegsL_RegsL_0_1_s0
40.236
=====
SETUP
-18.917
40.236
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.455
CPU/u0/n1484_s14
28.168
29.267
CPU/u0/n1484_s13
29.272
30.094
CPU/u0/n1484_s12
30.100
31.199
CPU/u0/n1373_s17
32.669
33.768
CPU/u0/n1373_s9
33.773
34.805
CPU/u0/n1373_s2
34.811
35.633
CPU/u0/RegDIL_7_s2
37.763
38.795
CPU/u0/RegDIL_7_s0
38.801
39.427
CPU/u0/Regs/RegsL_RegsL_0_1_s
40.236
=====
SETUP
-18.878
40.197
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.455
CPU/u0/n1484_s14
28.168
29.267
CPU/u0/n1484_s13
29.272
30.094
CPU/u0/n1484_s12
30.100
31.199
CPU/u0/n1373_s17
32.669
33.768
CPU/u0/n1373_s9
33.773
34.805
CPU/u0/n1373_s2
34.811
35.633
CPU/u0/RegDIH_7_s1
37.279
37.905
CPU/u0/RegDIH_7_s0
37.911
38.733
CPU/u0/Regs/RegsH_RegsH_0_1_s
40.197
=====
SETUP
-18.555
39.517
20.962
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.455
CPU/u0/n1484_s14
28.168
29.267
CPU/u0/n1484_s13
29.272
30.094
CPU/u0/n1484_s12
30.100
31.199
CPU/u0/n1349_s33
32.031
33.130
CPU/u0/n1349_s19
33.620
34.681
CPU/u0/n1349_s8
35.100
36.132
CPU/u0/n1349_s3
36.137
37.236
CPU/u0/n1830_s0
38.695
39.517
CPU/u0/IncDecZ_s1
39.517
=====
SETUP
-18.229
39.548
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.455
CPU/u0/n1484_s14
28.168
29.267
CPU/u0/n1484_s13
29.272
30.094
CPU/u0/n1484_s12
30.100
31.199
CPU/u0/n1373_s17
32.669
33.768
CPU/u0/n1373_s9
33.773
34.805
CPU/u0/n1373_s2
34.811
35.633
CPU/u0/RegDIH_7_s1
37.279
37.905
CPU/u0/RegDIH_7_s0
37.911
38.733
CPU/u0/Regs/RegsH_RegsH_0_1_s0
39.548
=====
SETUP
-18.194
39.157
20.962
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.455
CPU/u0/n1484_s14
28.168
29.267
CPU/u0/n1484_s13
29.272
30.094
CPU/u0/n1484_s12
30.100
31.199
CPU/u0/n1349_s33
32.031
33.130
CPU/u0/n1349_s19
33.620
34.681
CPU/u0/n1349_s8
35.100
36.132
CPU/u0/n1349_s3
36.137
37.236
CPU/u0/n1349_s1
38.531
39.157
CPU/u0/F_6_s1
39.157
=====
SETUP
-17.458
38.421
20.962
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.455
CPU/u0/n1484_s14
28.168
29.267
CPU/u0/n1484_s13
29.272
30.094
CPU/u0/n1484_s12
30.100
31.199
CPU/u0/n1373_s17
32.669
33.768
CPU/u0/n1373_s9
33.773
34.805
CPU/u0/n1373_s2
34.811
35.633
CPU/u0/n1452_s7
37.599
38.421
CPU/u0/ACC_7_s1
38.421
=====
SETUP
-17.245
38.208
20.962
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.455
CPU/u0/n1484_s14
28.168
29.267
CPU/u0/n1484_s13
29.272
30.094
CPU/u0/n1484_s12
30.100
31.199
CPU/u0/n1373_s17
32.669
33.768
CPU/u0/n1373_s9
33.773
34.805
CPU/u0/n1373_s2
34.811
35.633
CPU/u0/n1476_s7
37.109
38.208
CPU/u0/SP_7_s1
38.208
=====
SETUP
-17.008
37.971
20.962
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.455
CPU/u0/n1484_s14
28.168
29.267
CPU/u0/n1484_s13
29.272
30.094
CPU/u0/n1484_s12
30.100
31.199
CPU/u0/n1373_s17
32.669
33.768
CPU/u0/n1373_s9
33.773
34.805
CPU/u0/n1373_s2
34.811
35.633
CPU/u0/n1373_s37
36.939
37.971
CPU/u0/DO_7_s1
37.971
=====
SETUP
-16.484
37.446
20.962
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.455
CPU/u0/n1484_s14
28.168
29.267
CPU/u0/n1484_s13
29.272
30.094
CPU/u0/n1484_s12
30.100
31.199
CPU/u0/n1373_s17
32.669
33.768
CPU/u0/n1373_s9
33.773
34.805
CPU/u0/n1373_s2
34.811
35.633
CPU/u0/n1468_s9
36.624
37.446
CPU/u0/SP_15_s1
37.446
=====
SETUP
-16.302
37.621
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.961
CPU/u0/n1374_s11
27.782
28.604
CPU/u0/n1374_s8
28.615
29.647
CPU/u0/n1374_s5
30.790
31.416
CPU/u0/RegDIH_6_s3
31.422
32.244
CPU/u0/RegDIH_6_s1
34.023
34.845
CPU/u0/RegDIH_6_s0
34.850
35.672
CPU/u0/Regs/RegsH_RegsH_0_1_s1
37.621
=====
SETUP
-16.134
37.096
20.962
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.455
CPU/u0/n1484_s14
28.168
29.267
CPU/u0/n1484_s13
29.272
30.094
CPU/u0/n1484_s12
30.100
31.199
CPU/u0/n1373_s17
32.669
33.768
CPU/u0/n1373_s9
33.773
34.805
CPU/u0/n1373_s2
34.811
35.633
CPU/u0/n1484_s6
36.470
37.096
CPU/u0/F_7_s1
37.096
=====
SETUP
-15.890
37.209
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.904
CPU/u0/n1375_s9
27.394
28.426
CPU/u0/n1375_s5
29.258
29.884
CPU/u0/n1375_s2
30.688
31.720
CPU/u0/RegDIL_5_s2
33.839
34.865
CPU/u0/RegDIL_5_s0
35.284
35.910
CPU/u0/Regs/RegsL_RegsL_0_1_s1
37.209
=====
SETUP
-15.503
36.822
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.961
CPU/u0/n1374_s11
27.782
28.604
CPU/u0/n1374_s8
28.615
29.647
CPU/u0/n1374_s5
30.790
31.416
CPU/u0/RegDIH_6_s3
31.422
32.244
CPU/u0/RegDIH_6_s1
34.023
34.845
CPU/u0/RegDIH_6_s0
34.850
35.672
CPU/u0/Regs/RegsH_RegsH_0_1_s
36.822
=====
SETUP
-15.500
36.819
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.961
CPU/u0/n1374_s11
27.782
28.604
CPU/u0/n1374_s8
28.615
29.647
CPU/u0/n1374_s5
30.790
31.416
CPU/u0/RegDIH_6_s3
31.422
32.244
CPU/u0/RegDIL_6_s1
33.873
34.972
CPU/u0/RegDIL_6_s0
34.977
36.009
CPU/u0/Regs/RegsL_RegsL_0_1_s1
36.819
=====
SETUP
-15.500
36.819
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.961
CPU/u0/n1374_s11
27.782
28.604
CPU/u0/n1374_s8
28.615
29.647
CPU/u0/n1374_s5
30.790
31.416
CPU/u0/RegDIH_6_s3
31.422
32.244
CPU/u0/RegDIL_6_s1
33.873
34.972
CPU/u0/RegDIL_6_s0
34.977
36.009
CPU/u0/Regs/RegsL_RegsL_0_1_s
36.819
=====
SETUP
-15.417
36.736
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.904
CPU/u0/n1375_s9
27.394
28.426
CPU/u0/n1375_s5
29.258
29.884
CPU/u0/n1375_s2
30.688
31.720
CPU/u0/RegDIL_5_s2
33.839
34.865
CPU/u0/RegDIL_5_s0
35.284
35.910
CPU/u0/Regs/RegsL_RegsL_0_1_s0
36.736
=====
SETUP
-15.401
36.720
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.904
CPU/u0/n1375_s9
27.394
28.426
CPU/u0/n1375_s5
29.258
29.884
CPU/u0/n1375_s2
30.688
31.720
CPU/u0/RegDIL_5_s2
33.839
34.865
CPU/u0/RegDIL_5_s0
35.284
35.910
CPU/u0/Regs/RegsL_RegsL_0_1_s
36.720
=====
SETUP
-15.185
36.504
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.961
CPU/u0/n1374_s11
27.782
28.604
CPU/u0/n1374_s8
28.615
29.647
CPU/u0/n1374_s5
30.790
31.416
CPU/u0/RegDIH_6_s3
31.422
32.244
CPU/u0/RegDIH_6_s1
34.023
34.845
CPU/u0/RegDIH_6_s0
34.850
35.672
CPU/u0/Regs/RegsH_RegsH_0_1_s0
36.504
=====
SETUP
-15.105
36.424
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.961
CPU/u0/n1374_s11
27.782
28.604
CPU/u0/n1374_s8
28.615
29.647
CPU/u0/n1374_s5
30.790
31.416
CPU/u0/RegDIH_6_s3
31.422
32.244
CPU/u0/RegDIL_6_s1
33.873
34.972
CPU/u0/RegDIL_6_s0
34.977
36.003
CPU/u0/Regs/RegsL_RegsL_0_1_s0
36.424
=====
SETUP
-14.907
36.226
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.904
CPU/u0/n1375_s9
27.394
28.426
CPU/u0/n1375_s5
29.258
29.884
CPU/u0/n1375_s2
30.688
31.720
CPU/u0/RegDIH_5_s1
33.504
34.130
CPU/u0/RegDIH_5_s0
34.136
34.762
CPU/u0/Regs/RegsH_RegsH_0_1_s1
36.226
=====
SETUP
-14.906
35.868
20.962
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
23.833
CPU/u0/alu/Q_v_2_s
23.833
23.890
CPU/u0/alu/Q_v_3_s
23.890
23.947
CPU/u0/alu/Q_v_4_s
26.284
26.341
CPU/u0/alu/Q_v_5_s
26.341
26.398
CPU/u0/alu/Q_v_6_s
26.398
26.455
CPU/u0/n1484_s14
28.168
29.267
CPU/u0/n1484_s13
29.272
30.094
CPU/u0/n1484_s12
30.100
31.199
CPU/u0/n1489_s13
32.031
33.063
CPU/u0/n1489_s8
34.198
34.823
CPU/u0/n1489_s7
35.242
35.868
CPU/u0/F_2_s1
35.868
=====
SETUP
-14.832
36.151
21.319
CPU/u0/IStatus_0_s14
1.362
4.822
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.392
9.424
CPU/u0/mcode/Set_BusB_To_Z_0_s7
10.900
11.722
CPU/u0/mcode/Set_BusB_To_Z_0_s2
12.526
13.558
CPU/u0/mcode/Set_BusB_To_Z_0_s
14.368
15.190
CPU/u0/n2206_s23
17.150
17.972
CPU/u0/n2206_s21
17.972
18.121
CPU/u0/alu/n23_s2
19.594
20.220
CPU/u0/alu/n23_s1
20.719
21.345
CPU/u0/alu/n23_s0
22.183
22.808
CPU/u0/alu/Q_v_0_s
23.226
23.776
CPU/u0/alu/Q_v_1_s
23.776
24.339
CPU/u0/n1379_s8
24.345
24.971
CPU/u0/n1379_s4
27.079
27.705
CPU/u0/n1379_s2
28.515
29.547
CPU/u0/RegDIH_1_s2
30.708
31.807
CPU/u0/RegDIH_1_s1
31.813
32.845
CPU/u0/RegDIH_1_s0
32.850
33.882
CPU/u0/Regs/RegsH_RegsH_0_0_s1
36.151
=====
HOLD
0.190
12.327
12.138
SPIoutBuffer_3_s2
11.391
11.724
n779_s1
11.955
12.327
SPIBuffer_3_s3
12.327
=====
HOLD
0.208
12.346
12.138
SPIoutBuffer_0_s2
11.391
11.724
SPIBuffer_0_s2
12.346
=====
HOLD
0.224
12.361
12.138
SPIoutBuffer_7_s2
11.391
11.724
n775_s1
11.989
12.361
SPIBuffer_7_s3
12.361
=====
HOLD
0.374
12.511
12.138
SPIoutBuffer_6_s2
11.391
11.724
n776_s1
11.955
12.511
SPIBuffer_6_s3
12.511
=====
HOLD
0.542
12.679
12.138
SPIoutBuffer_2_s2
11.391
11.724
n780_s1
11.955
12.679
SPIBuffer_2_s3
12.679
=====
HOLD
0.544
12.681
12.138
SPIoutBuffer_5_s2
11.391
11.724
n777_s1
11.955
12.681
SPIBuffer_5_s3
12.681
=====
HOLD
0.568
2.276
1.708
SerialKeyboard/SerialUART/r_SM_Main_1_s0
1.693
2.027
SerialKeyboard/SerialUART/r_SM_Main_2_s0
2.276
=====
HOLD
0.643
12.780
12.138
SPIoutBuffer_1_s2
11.391
11.724
n781_s1
12.224
12.780
SPIBuffer_1_s3
12.780
=====
HOLD
0.708
2.459
1.752
HighClkPrescale_s0
1.752
2.085
n1068_s2
2.087
2.459
HighClkPrescale_s0
2.459
=====
HOLD
0.708
2.401
1.693
SerialKeyboard/SerialUART/r_Bit_Index_2_s1
1.693
2.027
SerialKeyboard/SerialUART/n134_s16
2.029
2.401
SerialKeyboard/SerialUART/r_Bit_Index_2_s1
2.401
=====
HOLD
0.708
2.401
1.693
SerialKeyboard/SerialUART/r_Clk_Count_7_s1
1.693
2.027
SerialKeyboard/SerialUART/n126_s21
2.029
2.401
SerialKeyboard/SerialUART/r_Clk_Count_7_s1
2.401
=====
HOLD
0.708
2.401
1.693
VideoGenerator/Xcounter_0_s0
1.693
2.027
VideoGenerator/n447_s2
2.029
2.401
VideoGenerator/Xcounter_0_s0
2.401
=====
HOLD
0.709
12.816
12.108
SPIclkCount_0_s4
12.108
12.441
n761_s5
12.444
12.816
SPIclkCount_0_s4
12.816
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_3_s1
1.693
2.027
SerialKeyboard/SerialUART/n130_s18
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_3_s1
2.402
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_5_s1
1.693
2.027
SerialKeyboard/SerialUART/n128_s18
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_5_s1
2.402
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_6_s1
1.693
2.027
SerialKeyboard/SerialUART/n127_s18
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_6_s1
2.402
=====
HOLD
0.709
2.402
1.693
VideoGenerator/ViewPortY_0_s1
1.693
2.027
VideoGenerator/n472_s3
2.030
2.402
VideoGenerator/ViewPortY_0_s1
2.402
=====
HOLD
0.709
2.402
1.693
VideoGenerator/ViewPortX_3_s0
1.693
2.027
VideoGenerator/n542_s3
2.030
2.402
VideoGenerator/ViewPortX_3_s0
2.402
=====
HOLD
0.709
1.676
0.967
CPU/u0/R_6_s1
0.967
1.300
CPU/u0/n1104_s0
1.304
1.676
CPU/u0/R_6_s1
1.676
=====
HOLD
0.710
12.818
12.108
SPIclkCount_1_s3
12.108
12.441
n760_s2
12.446
12.818
SPIclkCount_1_s3
12.818
=====
HOLD
0.710
2.404
1.693
SerialKeyboard/SerialUART/r_Bit_Index_0_s1
1.693
2.027
SerialKeyboard/SerialUART/n136_s15
2.032
2.404
SerialKeyboard/SerialUART/r_Bit_Index_0_s1
2.404
=====
HOLD
0.710
2.404
1.693
SerialKeyboard/SerialUART/r_Clk_Count_0_s1
1.693
2.027
SerialKeyboard/SerialUART/n133_s18
2.032
2.404
SerialKeyboard/SerialUART/r_Clk_Count_0_s1
2.404
=====
HOLD
0.710
2.404
1.693
VideoGenerator/ViewPortX_1_s0
1.693
2.027
VideoGenerator/n544_s3
2.032
2.404
VideoGenerator/ViewPortX_1_s0
2.404
=====
HOLD
0.710
2.404
1.693
VideoGenerator/ViewPortX_4_s0
1.693
2.027
VideoGenerator/n541_s3
2.032
2.404
VideoGenerator/ViewPortX_4_s0
2.404
=====
HOLD
0.710
1.677
0.967
CPU/u0/MCycle_1_s0
0.967
1.300
CPU/u0/n2404_s1
1.305
1.677
CPU/u0/MCycle_1_s0
1.677
