INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xo/reports/myproject_kernel
	Log files: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xo/myproject_kernel
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/myproject_kernel.xo.compile_summary, at Thu Oct  3 06:52:34 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xo/reports/myproject_kernel/v++_compile_myproject_kernel_guidance.html', at Thu Oct  3 06:52:35 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'kernel_wrapper'
INFO: [v++ 60-1616] Creating a HLS clock using hls.clock option: 40 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: kernel_wrapper Log file: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xo/myproject_kernel/kernel_wrapper/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
WARNING: [v++ 200-885] The II Violation in module 'read_input' (loop 'VITIS_LOOP_5_1'): Unable to schedule bus request operation ('gmem0_load_1_req', /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/kernel_wrapper.cpp:9) on port 'gmem0' (/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/kernel_wrapper.cpp:9) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'read_input' (loop 'VITIS_LOOP_5_1'): Unable to schedule bus request operation ('gmem0_load_2_req', /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/kernel_wrapper.cpp:9) on port 'gmem0' (/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/kernel_wrapper.cpp:9) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'read_input' (loop 'VITIS_LOOP_5_1'): Unable to schedule bus request operation ('gmem0_load_3_req', /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/kernel_wrapper.cpp:9) on port 'gmem0' (/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/kernel_wrapper.cpp:9) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'read_input' (loop 'VITIS_LOOP_5_1'): Unable to schedule bus request operation ('gmem0_load_4_req', /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/kernel_wrapper.cpp:9) on port 'gmem0' (/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/kernel_wrapper.cpp:9) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'read_input' (loop 'VITIS_LOOP_5_1'): Unable to schedule bus request operation ('gmem0_load_35_req', /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/kernel_wrapper.cpp:9) on port 'gmem0' (/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/kernel_wrapper.cpp:9) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'read_input' (loop 'VITIS_LOOP_5_1'): Unable to schedule bus request operation ('gmem0_load_43_req', /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/kernel_wrapper.cpp:9) on port 'gmem0' (/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/kernel_wrapper.cpp:9) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 44, Depth = 116, loop 'VITIS_LOOP_5_1'
INFO: [v++ 204-61] Pipelining function 'dense_latency<ap_fixed<15, 6, 5, 3, 0>, ap_fixed<32, 5, 5, 3, 0>, config2>'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'dense_latency<ap_fixed<15, 6, 5, 3, 0>, ap_fixed<32, 5, 5, 3, 0>, config2>'
INFO: [v++ 204-61] Pipelining function 'linear<ap_fixed<32, 5, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3>'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<32, 5, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3>'
INFO: [v++ 204-61] Pipelining function 'normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 5, 5, 3, 0>, config4>'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 5, 5, 3, 0>, config4>'
INFO: [v++ 204-61] Pipelining function 'leaky_relu<ap_fixed,ap_fixed<15,1,4,0,0>,leaky_relu_config5>'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'leaky_relu<ap_fixed,ap_fixed<15,1,4,0,0>,leaky_relu_config5>'
INFO: [v++ 204-61] Pipelining function 'dense_latency<ap_fixed<15, 1, 4, 0, 0>, ap_fixed<21, 3, 5, 3, 0>, config6>'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'dense_latency<ap_fixed<15, 1, 4, 0, 0>, ap_fixed<21, 3, 5, 3, 0>, config6>'
INFO: [v++ 204-61] Pipelining function 'linear<ap_fixed<21, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config7>'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<21, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config7>'
INFO: [v++ 204-61] Pipelining function 'normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<27, 3, 5, 3, 0>, config8>'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<27, 3, 5, 3, 0>, config8>'
INFO: [v++ 204-61] Pipelining function 'leaky_relu<ap_fixed,ap_fixed<15,1,4,0,0>,leaky_relu_config9>'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'leaky_relu<ap_fixed,ap_fixed<15,1,4,0,0>,leaky_relu_config9>'
INFO: [v++ 204-61] Pipelining function 'dense_latency<ap_fixed<15, 1, 4, 0, 0>, ap_fixed<20, 1, 5, 3, 0>, config10>'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'dense_latency<ap_fixed<15, 1, 4, 0, 0>, ap_fixed<20, 1, 5, 3, 0>, config10>'
INFO: [v++ 204-61] Pipelining function 'linear<ap_fixed<20, 1, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config11>'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<20, 1, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config11>'
INFO: [v++ 204-61] Pipelining function 'myproject'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'myproject'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_21_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 54.79 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xo/reports/myproject_kernel/system_estimate_myproject_kernel.xtxt
INFO: [v++ 60-586] Created build_hw_rel/myproject_kernel.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/myproject_kernel.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 39m 51s
