INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamato/Documents/add_test/add_test.srcs/sources_1/new/add_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamato/Documents/add_test/add_test.srcs/sources_1/new/add_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_test
