
Loading design for application trce from file Xfr403410_A.ncd.
Design name: CopyVideoTop
NCD version: 3.2
Vendor:      LATTICE
Device:      LFXP2-17E
Package:     PQFP208
Performance: 5
Loading device for application trce from file 'mg5a50x47.nph' in environment: /usr/local/diamond/1.4/ispfpga.
Package Status:                     Final          Version 1.63
Performance Hardware Data Status:   Final          Version 10.6
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond_1.4_Production (87)
Tue Jul 24 12:05:26 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Xfr403410_A.twr Xfr403410_A.ncd Xfr403410_A.prf 
Design file:     Xfr403410_A.ncd
Preference file: Xfr403410_A.prf
Device,speed:    LFXP2-17E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PinClk125" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "PinClk125_c" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "Clk50_c" 50.000000 MHz ;
            4096 items scored, 1 timing error detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.320ns (weighted slack = -0.640ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7(ASIC)  (from Clk50_c -)
   Destination:    FF         Data in        uForth/cpu1/t_0  (to Clk50_c +)

   Delay:              10.066ns  (48.1% logic, 51.9% route), 6 logic levels.

 Constraint Details:

     10.066ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7 to uForth/cpu1/SLICE_536 exceeds
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.320ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7 to uForth/cpu1/SLICE_536:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R25C11.CLKA to *R_R25C11.DOA0 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7 (from Clk50_c)
ROUTE         1     1.614 *R_R25C11.DOA0 to     R21C19C.D0 uForth/memory_data_o_0
CTOF_DEL    ---     0.260     R21C19C.D0 to     R21C19C.F0 uForth/SLICE_1179
ROUTE         2     1.161     R21C19C.F0 to     R22C24C.D1 uForth/un1_cpu_data_o_m0_0
CTOF_DEL    ---     0.260     R22C24C.D1 to     R22C24C.F1 uForth/cpu1/SLICE_794
ROUTE         1     0.470     R22C24C.F1 to     R22C24C.D0 uForth/cpu1/t_in_a1_0
CTOF_DEL    ---     0.260     R22C24C.D0 to     R22C24C.F0 uForth/cpu1/SLICE_794
ROUTE         1     1.121     R22C24C.F0 to     R22C20B.D0 uForth/cpu1/t_in_0_1_0
CTOF_DEL    ---     0.260     R22C20B.D0 to     R22C20B.F0 uForth/cpu1/SLICE_944
ROUTE         1     0.855     R22C20B.F0 to     R22C25C.D0 uForth/cpu1/t_in_0_2_0
CTOF_DEL    ---     0.260     R22C25C.D0 to     R22C25C.F0 uForth/cpu1/SLICE_536
ROUTE         1     0.000     R22C25C.F0 to    R22C25C.DI0 uForth/cpu1/t_in_0 (to Clk50_c)
                  --------
                   10.066   (48.1% logic, 51.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.528    LRPLL.CLKOP to *R_R25C11.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.367    LRPLL.CLKOP to    R22C25C.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.314ns (weighted slack = 0.628ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/i_16  (from Clk50_c +)
   Destination:    DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3(ASIC)  (to Clk50_c -)

   Delay:              10.029ns  (22.0% logic, 78.0% route), 8 logic levels.

 Constraint Details:

     10.029ns physical path delay uForth/cpu1/SLICE_455 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3 meets
     10.000ns delay constraint less
     -0.161ns skew and
     -0.182ns WE_SET requirement (totaling 10.343ns) by 0.314ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_455 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R22C23B.CLK to     R22C23B.Q0 uForth/cpu1/SLICE_455 (from Clk50_c)
ROUTE         2     1.145     R22C23B.Q0 to     R24C23C.A0 uForth/cpu1/i_16
CTOF_DEL    ---     0.260     R24C23C.A0 to     R24C23C.F0 uForth/cpu1/SLICE_1165
ROUTE         1     0.629     R24C23C.F0 to     R24C24D.D1 uForth/cpu1/code_4_x0_4
CTOF_DEL    ---     0.260     R24C24D.D1 to     R24C24D.F1 uForth/cpu1/SLICE_1036
ROUTE         3     0.817     R24C24D.F1 to     R24C26D.D1 uForth/cpu1/N_1263
CTOF_DEL    ---     0.260     R24C26D.D1 to     R24C26D.F1 uForth/cpu1/SLICE_815
ROUTE        72     0.826     R24C26D.F1 to     R24C24A.D1 uForth/cpu1/code_4
CTOF_DEL    ---     0.260     R24C24A.D1 to     R24C24A.F1 uForth/cpu1/SLICE_1006
ROUTE        32     0.826     R24C24A.F1 to     R24C22D.D0 uForth_cpu1_decode_addr_sel_1
CTOF_DEL    ---     0.260     R24C22D.D0 to     R24C22D.F0 uForth/SLICE_822
ROUTE        22     1.286     R24C22D.F0 to     R23C19C.B1 uForth/a_RNIQIN91_29
CTOF_DEL    ---     0.260     R23C19C.B1 to     R23C19C.F1 uForth/cpu1/SLICE_787
ROUTE        22     0.662     R23C19C.F1 to     R23C18D.D0 uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.260     R23C18D.D0 to     R23C18D.F0 uForth/SLICE_1366
ROUTE         8     1.635     R23C18D.F0 to EBR_R25C32.WEA uForth/memory_we (to Clk50_c)
                  --------
                   10.029   (22.0% logic, 78.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.367    LRPLL.CLKOP to    R22C23B.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.528    LRPLL.CLKOP to *R_R25C32.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.321ns (weighted slack = 0.642ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/slot_fast_1  (from Clk50_c +)
   Destination:    DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3(ASIC)  (to Clk50_c -)

   Delay:              10.022ns  (22.0% logic, 78.0% route), 8 logic levels.

 Constraint Details:

     10.022ns physical path delay uForth/cpu1/SLICE_529 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3 meets
     10.000ns delay constraint less
     -0.161ns skew and
     -0.182ns WE_SET requirement (totaling 10.343ns) by 0.321ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_529 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R23C24C.CLK to     R23C24C.Q0 uForth/cpu1/SLICE_529 (from Clk50_c)
ROUTE         4     1.138     R23C24C.Q0 to     R24C23C.C0 uForth/cpu1/slot_fast_1
CTOF_DEL    ---     0.260     R24C23C.C0 to     R24C23C.F0 uForth/cpu1/SLICE_1165
ROUTE         1     0.629     R24C23C.F0 to     R24C24D.D1 uForth/cpu1/code_4_x0_4
CTOF_DEL    ---     0.260     R24C24D.D1 to     R24C24D.F1 uForth/cpu1/SLICE_1036
ROUTE         3     0.817     R24C24D.F1 to     R24C26D.D1 uForth/cpu1/N_1263
CTOF_DEL    ---     0.260     R24C26D.D1 to     R24C26D.F1 uForth/cpu1/SLICE_815
ROUTE        72     0.826     R24C26D.F1 to     R24C24A.D1 uForth/cpu1/code_4
CTOF_DEL    ---     0.260     R24C24A.D1 to     R24C24A.F1 uForth/cpu1/SLICE_1006
ROUTE        32     0.826     R24C24A.F1 to     R24C22D.D0 uForth_cpu1_decode_addr_sel_1
CTOF_DEL    ---     0.260     R24C22D.D0 to     R24C22D.F0 uForth/SLICE_822
ROUTE        22     1.286     R24C22D.F0 to     R23C19C.B1 uForth/a_RNIQIN91_29
CTOF_DEL    ---     0.260     R23C19C.B1 to     R23C19C.F1 uForth/cpu1/SLICE_787
ROUTE        22     0.662     R23C19C.F1 to     R23C18D.D0 uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.260     R23C18D.D0 to     R23C18D.F0 uForth/SLICE_1366
ROUTE         8     1.635     R23C18D.F0 to EBR_R25C32.WEA uForth/memory_we (to Clk50_c)
                  --------
                   10.022   (22.0% logic, 78.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.367    LRPLL.CLKOP to    R23C24C.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.528    LRPLL.CLKOP to *R_R25C32.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.321ns (weighted slack = 0.642ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/i_28  (from Clk50_c +)
   Destination:    DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3(ASIC)  (to Clk50_c -)

   Delay:              10.022ns  (22.0% logic, 78.0% route), 8 logic levels.

 Constraint Details:

     10.022ns physical path delay uForth/cpu1/SLICE_461 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3 meets
     10.000ns delay constraint less
     -0.161ns skew and
     -0.182ns WE_SET requirement (totaling 10.343ns) by 0.321ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_461 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C21C.CLK to     R21C21C.Q0 uForth/cpu1/SLICE_461 (from Clk50_c)
ROUTE         1     1.138     R21C21C.Q0 to     R24C23C.D0 uForth/cpu1/i_28
CTOF_DEL    ---     0.260     R24C23C.D0 to     R24C23C.F0 uForth/cpu1/SLICE_1165
ROUTE         1     0.629     R24C23C.F0 to     R24C24D.D1 uForth/cpu1/code_4_x0_4
CTOF_DEL    ---     0.260     R24C24D.D1 to     R24C24D.F1 uForth/cpu1/SLICE_1036
ROUTE         3     0.817     R24C24D.F1 to     R24C26D.D1 uForth/cpu1/N_1263
CTOF_DEL    ---     0.260     R24C26D.D1 to     R24C26D.F1 uForth/cpu1/SLICE_815
ROUTE        72     0.826     R24C26D.F1 to     R24C24A.D1 uForth/cpu1/code_4
CTOF_DEL    ---     0.260     R24C24A.D1 to     R24C24A.F1 uForth/cpu1/SLICE_1006
ROUTE        32     0.826     R24C24A.F1 to     R24C22D.D0 uForth_cpu1_decode_addr_sel_1
CTOF_DEL    ---     0.260     R24C22D.D0 to     R24C22D.F0 uForth/SLICE_822
ROUTE        22     1.286     R24C22D.F0 to     R23C19C.B1 uForth/a_RNIQIN91_29
CTOF_DEL    ---     0.260     R23C19C.B1 to     R23C19C.F1 uForth/cpu1/SLICE_787
ROUTE        22     0.662     R23C19C.F1 to     R23C18D.D0 uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.260     R23C18D.D0 to     R23C18D.F0 uForth/SLICE_1366
ROUTE         8     1.635     R23C18D.F0 to EBR_R25C32.WEA uForth/memory_we (to Clk50_c)
                  --------
                   10.022   (22.0% logic, 78.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.367    LRPLL.CLKOP to    R21C21C.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.528    LRPLL.CLKOP to *R_R25C32.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.370ns (weighted slack = 0.740ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/i_16  (from Clk50_c +)
   Destination:    DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2(ASIC)  (to Clk50_c -)

   Delay:               9.973ns  (22.1% logic, 77.9% route), 8 logic levels.

 Constraint Details:

      9.973ns physical path delay uForth/cpu1/SLICE_455 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2 meets
     10.000ns delay constraint less
     -0.161ns skew and
     -0.182ns WE_SET requirement (totaling 10.343ns) by 0.370ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_455 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R22C23B.CLK to     R22C23B.Q0 uForth/cpu1/SLICE_455 (from Clk50_c)
ROUTE         2     1.145     R22C23B.Q0 to     R24C23C.A0 uForth/cpu1/i_16
CTOF_DEL    ---     0.260     R24C23C.A0 to     R24C23C.F0 uForth/cpu1/SLICE_1165
ROUTE         1     0.629     R24C23C.F0 to     R24C24D.D1 uForth/cpu1/code_4_x0_4
CTOF_DEL    ---     0.260     R24C24D.D1 to     R24C24D.F1 uForth/cpu1/SLICE_1036
ROUTE         3     0.817     R24C24D.F1 to     R24C26D.D1 uForth/cpu1/N_1263
CTOF_DEL    ---     0.260     R24C26D.D1 to     R24C26D.F1 uForth/cpu1/SLICE_815
ROUTE        72     0.826     R24C26D.F1 to     R24C24A.D1 uForth/cpu1/code_4
CTOF_DEL    ---     0.260     R24C24A.D1 to     R24C24A.F1 uForth/cpu1/SLICE_1006
ROUTE        32     0.826     R24C24A.F1 to     R24C22D.D0 uForth_cpu1_decode_addr_sel_1
CTOF_DEL    ---     0.260     R24C22D.D0 to     R24C22D.F0 uForth/SLICE_822
ROUTE        22     1.286     R24C22D.F0 to     R23C19C.B1 uForth/a_RNIQIN91_29
CTOF_DEL    ---     0.260     R23C19C.B1 to     R23C19C.F1 uForth/cpu1/SLICE_787
ROUTE        22     0.662     R23C19C.F1 to     R23C18D.D0 uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.260     R23C18D.D0 to     R23C18D.F0 uForth/SLICE_1366
ROUTE         8     1.579     R23C18D.F0 to EBR_R25C26.WEA uForth/memory_we (to Clk50_c)
                  --------
                    9.973   (22.1% logic, 77.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.367    LRPLL.CLKOP to    R22C23B.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.528    LRPLL.CLKOP to *R_R25C26.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.370ns (weighted slack = 0.740ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/i_16  (from Clk50_c +)
   Destination:    DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1(ASIC)  (to Clk50_c -)

   Delay:               9.973ns  (22.1% logic, 77.9% route), 8 logic levels.

 Constraint Details:

      9.973ns physical path delay uForth/cpu1/SLICE_455 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1 meets
     10.000ns delay constraint less
     -0.161ns skew and
     -0.182ns WE_SET requirement (totaling 10.343ns) by 0.370ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_455 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R22C23B.CLK to     R22C23B.Q0 uForth/cpu1/SLICE_455 (from Clk50_c)
ROUTE         2     1.145     R22C23B.Q0 to     R24C23C.A0 uForth/cpu1/i_16
CTOF_DEL    ---     0.260     R24C23C.A0 to     R24C23C.F0 uForth/cpu1/SLICE_1165
ROUTE         1     0.629     R24C23C.F0 to     R24C24D.D1 uForth/cpu1/code_4_x0_4
CTOF_DEL    ---     0.260     R24C24D.D1 to     R24C24D.F1 uForth/cpu1/SLICE_1036
ROUTE         3     0.817     R24C24D.F1 to     R24C26D.D1 uForth/cpu1/N_1263
CTOF_DEL    ---     0.260     R24C26D.D1 to     R24C26D.F1 uForth/cpu1/SLICE_815
ROUTE        72     0.826     R24C26D.F1 to     R24C24A.D1 uForth/cpu1/code_4
CTOF_DEL    ---     0.260     R24C24A.D1 to     R24C24A.F1 uForth/cpu1/SLICE_1006
ROUTE        32     0.826     R24C24A.F1 to     R24C22D.D0 uForth_cpu1_decode_addr_sel_1
CTOF_DEL    ---     0.260     R24C22D.D0 to     R24C22D.F0 uForth/SLICE_822
ROUTE        22     1.286     R24C22D.F0 to     R23C19C.B1 uForth/a_RNIQIN91_29
CTOF_DEL    ---     0.260     R23C19C.B1 to     R23C19C.F1 uForth/cpu1/SLICE_787
ROUTE        22     0.662     R23C19C.F1 to     R23C18D.D0 uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.260     R23C18D.D0 to     R23C18D.F0 uForth/SLICE_1366
ROUTE         8     1.579     R23C18D.F0 to EBR_R25C29.WEA uForth/memory_we (to Clk50_c)
                  --------
                    9.973   (22.1% logic, 77.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.367    LRPLL.CLKOP to    R22C23B.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.528    LRPLL.CLKOP to *R_R25C29.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns (weighted slack = 0.754ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/i_28  (from Clk50_c +)
   Destination:    DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2(ASIC)  (to Clk50_c -)

   Delay:               9.966ns  (22.1% logic, 77.9% route), 8 logic levels.

 Constraint Details:

      9.966ns physical path delay uForth/cpu1/SLICE_461 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2 meets
     10.000ns delay constraint less
     -0.161ns skew and
     -0.182ns WE_SET requirement (totaling 10.343ns) by 0.377ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_461 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C21C.CLK to     R21C21C.Q0 uForth/cpu1/SLICE_461 (from Clk50_c)
ROUTE         1     1.138     R21C21C.Q0 to     R24C23C.D0 uForth/cpu1/i_28
CTOF_DEL    ---     0.260     R24C23C.D0 to     R24C23C.F0 uForth/cpu1/SLICE_1165
ROUTE         1     0.629     R24C23C.F0 to     R24C24D.D1 uForth/cpu1/code_4_x0_4
CTOF_DEL    ---     0.260     R24C24D.D1 to     R24C24D.F1 uForth/cpu1/SLICE_1036
ROUTE         3     0.817     R24C24D.F1 to     R24C26D.D1 uForth/cpu1/N_1263
CTOF_DEL    ---     0.260     R24C26D.D1 to     R24C26D.F1 uForth/cpu1/SLICE_815
ROUTE        72     0.826     R24C26D.F1 to     R24C24A.D1 uForth/cpu1/code_4
CTOF_DEL    ---     0.260     R24C24A.D1 to     R24C24A.F1 uForth/cpu1/SLICE_1006
ROUTE        32     0.826     R24C24A.F1 to     R24C22D.D0 uForth_cpu1_decode_addr_sel_1
CTOF_DEL    ---     0.260     R24C22D.D0 to     R24C22D.F0 uForth/SLICE_822
ROUTE        22     1.286     R24C22D.F0 to     R23C19C.B1 uForth/a_RNIQIN91_29
CTOF_DEL    ---     0.260     R23C19C.B1 to     R23C19C.F1 uForth/cpu1/SLICE_787
ROUTE        22     0.662     R23C19C.F1 to     R23C18D.D0 uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.260     R23C18D.D0 to     R23C18D.F0 uForth/SLICE_1366
ROUTE         8     1.579     R23C18D.F0 to EBR_R25C26.WEA uForth/memory_we (to Clk50_c)
                  --------
                    9.966   (22.1% logic, 77.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.367    LRPLL.CLKOP to    R21C21C.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.528    LRPLL.CLKOP to *R_R25C26.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns (weighted slack = 0.754ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/slot_fast_1  (from Clk50_c +)
   Destination:    DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2(ASIC)  (to Clk50_c -)

   Delay:               9.966ns  (22.1% logic, 77.9% route), 8 logic levels.

 Constraint Details:

      9.966ns physical path delay uForth/cpu1/SLICE_529 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2 meets
     10.000ns delay constraint less
     -0.161ns skew and
     -0.182ns WE_SET requirement (totaling 10.343ns) by 0.377ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_529 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R23C24C.CLK to     R23C24C.Q0 uForth/cpu1/SLICE_529 (from Clk50_c)
ROUTE         4     1.138     R23C24C.Q0 to     R24C23C.C0 uForth/cpu1/slot_fast_1
CTOF_DEL    ---     0.260     R24C23C.C0 to     R24C23C.F0 uForth/cpu1/SLICE_1165
ROUTE         1     0.629     R24C23C.F0 to     R24C24D.D1 uForth/cpu1/code_4_x0_4
CTOF_DEL    ---     0.260     R24C24D.D1 to     R24C24D.F1 uForth/cpu1/SLICE_1036
ROUTE         3     0.817     R24C24D.F1 to     R24C26D.D1 uForth/cpu1/N_1263
CTOF_DEL    ---     0.260     R24C26D.D1 to     R24C26D.F1 uForth/cpu1/SLICE_815
ROUTE        72     0.826     R24C26D.F1 to     R24C24A.D1 uForth/cpu1/code_4
CTOF_DEL    ---     0.260     R24C24A.D1 to     R24C24A.F1 uForth/cpu1/SLICE_1006
ROUTE        32     0.826     R24C24A.F1 to     R24C22D.D0 uForth_cpu1_decode_addr_sel_1
CTOF_DEL    ---     0.260     R24C22D.D0 to     R24C22D.F0 uForth/SLICE_822
ROUTE        22     1.286     R24C22D.F0 to     R23C19C.B1 uForth/a_RNIQIN91_29
CTOF_DEL    ---     0.260     R23C19C.B1 to     R23C19C.F1 uForth/cpu1/SLICE_787
ROUTE        22     0.662     R23C19C.F1 to     R23C18D.D0 uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.260     R23C18D.D0 to     R23C18D.F0 uForth/SLICE_1366
ROUTE         8     1.579     R23C18D.F0 to EBR_R25C26.WEA uForth/memory_we (to Clk50_c)
                  --------
                    9.966   (22.1% logic, 77.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.367    LRPLL.CLKOP to    R23C24C.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.528    LRPLL.CLKOP to *R_R25C26.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns (weighted slack = 0.754ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/i_28  (from Clk50_c +)
   Destination:    DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1(ASIC)  (to Clk50_c -)

   Delay:               9.966ns  (22.1% logic, 77.9% route), 8 logic levels.

 Constraint Details:

      9.966ns physical path delay uForth/cpu1/SLICE_461 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1 meets
     10.000ns delay constraint less
     -0.161ns skew and
     -0.182ns WE_SET requirement (totaling 10.343ns) by 0.377ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_461 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C21C.CLK to     R21C21C.Q0 uForth/cpu1/SLICE_461 (from Clk50_c)
ROUTE         1     1.138     R21C21C.Q0 to     R24C23C.D0 uForth/cpu1/i_28
CTOF_DEL    ---     0.260     R24C23C.D0 to     R24C23C.F0 uForth/cpu1/SLICE_1165
ROUTE         1     0.629     R24C23C.F0 to     R24C24D.D1 uForth/cpu1/code_4_x0_4
CTOF_DEL    ---     0.260     R24C24D.D1 to     R24C24D.F1 uForth/cpu1/SLICE_1036
ROUTE         3     0.817     R24C24D.F1 to     R24C26D.D1 uForth/cpu1/N_1263
CTOF_DEL    ---     0.260     R24C26D.D1 to     R24C26D.F1 uForth/cpu1/SLICE_815
ROUTE        72     0.826     R24C26D.F1 to     R24C24A.D1 uForth/cpu1/code_4
CTOF_DEL    ---     0.260     R24C24A.D1 to     R24C24A.F1 uForth/cpu1/SLICE_1006
ROUTE        32     0.826     R24C24A.F1 to     R24C22D.D0 uForth_cpu1_decode_addr_sel_1
CTOF_DEL    ---     0.260     R24C22D.D0 to     R24C22D.F0 uForth/SLICE_822
ROUTE        22     1.286     R24C22D.F0 to     R23C19C.B1 uForth/a_RNIQIN91_29
CTOF_DEL    ---     0.260     R23C19C.B1 to     R23C19C.F1 uForth/cpu1/SLICE_787
ROUTE        22     0.662     R23C19C.F1 to     R23C18D.D0 uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.260     R23C18D.D0 to     R23C18D.F0 uForth/SLICE_1366
ROUTE         8     1.579     R23C18D.F0 to EBR_R25C29.WEA uForth/memory_we (to Clk50_c)
                  --------
                    9.966   (22.1% logic, 77.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.367    LRPLL.CLKOP to    R21C21C.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.528    LRPLL.CLKOP to *R_R25C29.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns (weighted slack = 0.754ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/slot_fast_1  (from Clk50_c +)
   Destination:    DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1(ASIC)  (to Clk50_c -)

   Delay:               9.966ns  (22.1% logic, 77.9% route), 8 logic levels.

 Constraint Details:

      9.966ns physical path delay uForth/cpu1/SLICE_529 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1 meets
     10.000ns delay constraint less
     -0.161ns skew and
     -0.182ns WE_SET requirement (totaling 10.343ns) by 0.377ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_529 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R23C24C.CLK to     R23C24C.Q0 uForth/cpu1/SLICE_529 (from Clk50_c)
ROUTE         4     1.138     R23C24C.Q0 to     R24C23C.C0 uForth/cpu1/slot_fast_1
CTOF_DEL    ---     0.260     R24C23C.C0 to     R24C23C.F0 uForth/cpu1/SLICE_1165
ROUTE         1     0.629     R24C23C.F0 to     R24C24D.D1 uForth/cpu1/code_4_x0_4
CTOF_DEL    ---     0.260     R24C24D.D1 to     R24C24D.F1 uForth/cpu1/SLICE_1036
ROUTE         3     0.817     R24C24D.F1 to     R24C26D.D1 uForth/cpu1/N_1263
CTOF_DEL    ---     0.260     R24C26D.D1 to     R24C26D.F1 uForth/cpu1/SLICE_815
ROUTE        72     0.826     R24C26D.F1 to     R24C24A.D1 uForth/cpu1/code_4
CTOF_DEL    ---     0.260     R24C24A.D1 to     R24C24A.F1 uForth/cpu1/SLICE_1006
ROUTE        32     0.826     R24C24A.F1 to     R24C22D.D0 uForth_cpu1_decode_addr_sel_1
CTOF_DEL    ---     0.260     R24C22D.D0 to     R24C22D.F0 uForth/SLICE_822
ROUTE        22     1.286     R24C22D.F0 to     R23C19C.B1 uForth/a_RNIQIN91_29
CTOF_DEL    ---     0.260     R23C19C.B1 to     R23C19C.F1 uForth/cpu1/SLICE_787
ROUTE        22     0.662     R23C19C.F1 to     R23C18D.D0 uForth/un13_system_data_o_sn
CTOF_DEL    ---     0.260     R23C18D.D0 to     R23C18D.F0 uForth/SLICE_1366
ROUTE         8     1.579     R23C18D.F0 to EBR_R25C29.WEA uForth/memory_we (to Clk50_c)
                  --------
                    9.966   (22.1% logic, 77.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.367    LRPLL.CLKOP to    R23C24C.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     1.528    LRPLL.CLKOP to *R_R25C29.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  48.450MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY PORT "PinClk403" 120.000000 MHz ;
            9 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HSync403_0io  (from PinClk403_c +)
   Destination:    FF         Data in        HSync410  (to PinClk403_c +)

   Delay:               3.847ns  (10.0% logic, 90.0% route), 1 logic levels.

 Constraint Details:

      3.847ns physical path delay PinHSync403_MGIOL to SLICE_350 meets
      8.333ns delay constraint less
      0.161ns skew and
      0.148ns M_SET requirement (totaling 8.024ns) by 4.177ns

 Physical Path Details:

      Data path PinHSync403_MGIOL to SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_T45B.CLK to  IOL_T45B.INFF PinHSync403_MGIOL (from PinClk403_c)
ROUTE         1     3.463  IOL_T45B.INFF to     R47C45A.M0 HSync403_0io (to PinClk403_c)
                  --------
                    3.847   (10.0% logic, 90.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to PinHSync403_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.528      180.PADDI to   IOL_T45B.CLK PinClk403_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.367      180.PADDI to    R47C45A.CLK PinClk403_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              VSync403_0io  (from PinClk403_c +)
   Destination:    FF         Data in        VSync410  (to PinClk403_c +)

   Delay:               2.775ns  (13.8% logic, 86.2% route), 1 logic levels.

 Constraint Details:

      2.775ns physical path delay PinVSync403_MGIOL to SLICE_424 meets
      8.333ns delay constraint less
      0.161ns skew and
      0.148ns M_SET requirement (totaling 8.024ns) by 5.249ns

 Physical Path Details:

      Data path PinVSync403_MGIOL to SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_T46A.CLK to  IOL_T46A.INFF PinVSync403_MGIOL (from PinClk403_c)
ROUTE         1     2.391  IOL_T46A.INFF to     R30C46C.M0 VSync403_0io (to PinClk403_c)
                  --------
                    2.775   (13.8% logic, 86.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to PinVSync403_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.528      180.PADDI to   IOL_T46A.CLK PinClk403_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.367      180.PADDI to    R30C46C.CLK PinClk403_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.258ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              De403_0io  (from PinClk403_c +)
   Destination:    FF         Data in        De410  (to PinClk403_c +)

   Delay:               2.766ns  (13.9% logic, 86.1% route), 1 logic levels.

 Constraint Details:

      2.766ns physical path delay PinDe403_MGIOL to SLICE_347 meets
      8.333ns delay constraint less
      0.161ns skew and
      0.148ns M_SET requirement (totaling 8.024ns) by 5.258ns

 Physical Path Details:

      Data path PinDe403_MGIOL to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_T45A.CLK to  IOL_T45A.INFF PinDe403_MGIOL (from PinClk403_c)
ROUTE         1     2.382  IOL_T45A.INFF to     R27C46A.M0 De403_0io (to PinClk403_c)
                  --------
                    2.766   (13.9% logic, 86.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to PinDe403_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.528      180.PADDI to   IOL_T45A.CLK PinClk403_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.367      180.PADDI to    R27C46A.CLK PinClk403_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.348ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              De410  (from PinClk403_c +)
   Destination:    FF         Data in        PinDe410_0io  (to PinClk403_c +)

   Delay:               2.038ns  (18.8% logic, 81.2% route), 1 logic levels.

 Constraint Details:

      2.038ns physical path delay SLICE_347 to PinDe410_MGIOL meets
      8.333ns delay constraint less
     -0.161ns skew and
      0.108ns ONEG0_SET requirement (totaling 8.386ns) by 6.348ns

IOL_R31A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_347 to PinDe410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R27C46A.CLK to     R27C46A.Q0 SLICE_347 (from PinClk403_c)
ROUTE         1     1.655     R27C46A.Q0 to IOL_R31A.ONEG0 De410_Q (to PinClk403_c)
                  --------
                    2.038   (18.8% logic, 81.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.367      180.PADDI to    R27C46A.CLK PinClk403_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to PinDe410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.528      180.PADDI to   IOL_R31A.CLK PinClk403_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.536ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PinDat410_1_CF1_0  (from PinClk403_c +)
   Destination:    FF         Data in        PinDat410_1_CF1_1  (to PinClk403_c +)

   Delay:               1.704ns  (37.7% logic, 62.3% route), 2 logic levels.

 Constraint Details:

      1.704ns physical path delay SLICE_426 to SLICE_426 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 8.240ns) by 6.536ns

 Physical Path Details:

      Data path SLICE_426 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R26C31B.CLK to     R26C31B.Q0 SLICE_426 (from PinClk403_c)
ROUTE         8     1.060     R26C31B.Q0 to     R26C31B.B1 tmp1_0
CTOF_DEL    ---     0.260     R26C31B.B1 to     R26C31B.F1 SLICE_426
ROUTE        25     0.001     R26C31B.F1 to    R26C31B.DI1 tmp2_1 (to PinClk403_c)
                  --------
                    1.704   (37.7% logic, 62.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.367      180.PADDI to    R26C31B.CLK PinClk403_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.367      180.PADDI to    R26C31B.CLK PinClk403_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.722ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HSync410  (from PinClk403_c +)
   Destination:    FF         Data in        PinHSync410_0io  (to PinClk403_c +)

   Delay:               1.664ns  (23.0% logic, 77.0% route), 1 logic levels.

 Constraint Details:

      1.664ns physical path delay SLICE_350 to PinHSync410_MGIOL meets
      8.333ns delay constraint less
     -0.161ns skew and
      0.108ns ONEG0_SET requirement (totaling 8.386ns) by 6.722ns

IOL_B45B attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_350 to PinHSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R47C45A.CLK to     R47C45A.Q0 SLICE_350 (from PinClk403_c)
ROUTE         1     1.281     R47C45A.Q0 to IOL_B45B.ONEG0 HSync410_Q (to PinClk403_c)
                  --------
                    1.664   (23.0% logic, 77.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.367      180.PADDI to    R47C45A.CLK PinClk403_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to PinHSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.528      180.PADDI to   IOL_B45B.CLK PinClk403_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.821ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PinDat410_1_CF1_1  (from PinClk403_c +)
   Destination:    FF         Data in        PinDat410_1_CF1_1  (to PinClk403_c +)

   Delay:               1.419ns  (45.3% logic, 54.7% route), 2 logic levels.

 Constraint Details:

      1.419ns physical path delay SLICE_426 to SLICE_426 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 8.240ns) by 6.821ns

 Physical Path Details:

      Data path SLICE_426 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R26C31B.CLK to     R26C31B.Q1 SLICE_426 (from PinClk403_c)
ROUTE         7     0.775     R26C31B.Q1 to     R26C31B.C1 tmp1_1
CTOF_DEL    ---     0.260     R26C31B.C1 to     R26C31B.F1 SLICE_426
ROUTE        25     0.001     R26C31B.F1 to    R26C31B.DI1 tmp2_1 (to PinClk403_c)
                  --------
                    1.419   (45.3% logic, 54.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.367      180.PADDI to    R26C31B.CLK PinClk403_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.367      180.PADDI to    R26C31B.CLK PinClk403_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              VSync410  (from PinClk403_c +)
   Destination:    FF         Data in        PinVSync410_0io  (to PinClk403_c +)

   Delay:               1.172ns  (32.7% logic, 67.3% route), 1 logic levels.

 Constraint Details:

      1.172ns physical path delay SLICE_424 to PinVSync410_MGIOL meets
      8.333ns delay constraint less
     -0.161ns skew and
      0.108ns ONEG0_SET requirement (totaling 8.386ns) by 7.214ns

IOL_R30A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_424 to PinVSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R30C46C.CLK to     R30C46C.Q0 SLICE_424 (from PinClk403_c)
ROUTE         1     0.789     R30C46C.Q0 to IOL_R30A.ONEG0 VSync410_Q (to PinClk403_c)
                  --------
                    1.172   (32.7% logic, 67.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.367      180.PADDI to    R30C46C.CLK PinClk403_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to PinVSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.528      180.PADDI to   IOL_R30A.CLK PinClk403_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.317ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PinDat410_1_CF1_0  (from PinClk403_c +)
   Destination:    FF         Data in        PinDat410_1_CF1_0  (to PinClk403_c +)

   Delay:               0.923ns  (69.7% logic, 30.3% route), 2 logic levels.

 Constraint Details:

      0.923ns physical path delay SLICE_426 to SLICE_426 meets
      8.333ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 8.240ns) by 7.317ns

 Physical Path Details:

      Data path SLICE_426 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R26C31B.CLK to     R26C31B.Q0 SLICE_426 (from PinClk403_c)
ROUTE         8     0.279     R26C31B.Q0 to     R26C31B.D0 tmp1_0
CTOF_DEL    ---     0.260     R26C31B.D0 to     R26C31B.F0 SLICE_426
ROUTE        25     0.001     R26C31B.F0 to    R26C31B.DI0 tmp1_i_0 (to PinClk403_c)
                  --------
                    0.923   (69.7% logic, 30.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.367      180.PADDI to    R26C31B.CLK PinClk403_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.367      180.PADDI to    R26C31B.CLK PinClk403_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

Report:  240.616MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PinClk125" 125.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "PinClk125_c" 125.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "Clk50_c" 50.000000 MHz ; |   50.000 MHz|   48.450 MHz|   6 *
                                        |             |             |
FREQUENCY PORT "PinClk403" 120.000000   |             |             |
MHz ;                                   |  120.000 MHz|  240.616 MHz|   1  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
uForth/memory_data_o_0                  |       1|       1|    100.00%
                                        |        |        |
uForth/un1_cpu_data_o_m0_0              |       2|       1|    100.00%
                                        |        |        |
uForth/cpu1/t_in_a1_0                   |       1|       1|    100.00%
                                        |        |        |
uForth/cpu1/t_in_0_1_0                  |       1|       1|    100.00%
                                        |        |        |
uForth/cpu1/t_in_0_2_0                  |       1|       1|    100.00%
                                        |        |        |
uForth/cpu1/t_in_0                      |       1|       1|    100.00%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


Timing summary (Setup):
---------------

Timing errors: 1  Score: 640
Cumulative negative slack: 320

Constraints cover 1006272 paths, 49 nets, and 9631 connections (90.3% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond_1.4_Production (87)
Tue Jul 24 12:05:26 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Xfr403410_A.twr Xfr403410_A.ncd Xfr403410_A.prf 
Design file:     Xfr403410_A.ncd
Preference file: Xfr403410_A.prf
Device,speed:    LFXP2-17E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PinClk125" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "PinClk125_c" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "Clk50_c" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uMaster/uDevice/State_6  (from Clk50_c +)
   Destination:    FF         Data in        uMaster/uDevice/State_5  (to Clk50_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uMaster/uDevice/SLICE_851 to uMaster/uDevice/SLICE_647 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uMaster/uDevice/SLICE_851 to uMaster/uDevice/SLICE_647:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R38C15C.CLK to     R38C15C.Q0 uMaster/uDevice/SLICE_851 (from Clk50_c)
ROUTE         4     0.041     R38C15C.Q0 to     R38C15A.M1 uMaster/uDevice/State_6 (to Clk50_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uMaster/uDevice/SLICE_851:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R38C15C.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uMaster/uDevice/SLICE_647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R38C15A.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uMaster/uDevice/DatSrR_1  (from Clk50_c +)
   Destination:    FF         Data in        uMaster/uDevice/DatR_1  (to Clk50_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uMaster/uDevice/SLICE_629 to uMaster/uDevice/SLICE_343 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uMaster/uDevice/SLICE_629 to uMaster/uDevice/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R28C18A.CLK to     R28C18A.Q0 uMaster/uDevice/SLICE_629 (from Clk50_c)
ROUTE         2     0.041     R28C18A.Q0 to     R28C18C.M1 uMaster/uDevice/DatSrR_1 (to Clk50_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uMaster/uDevice/SLICE_629:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R28C18A.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uMaster/uDevice/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R28C18C.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uFifoRxRaw/FF_20  (from Clk50_c +)
   Destination:    FF         Data in        uFifoRxRaw/FF_20  (to Clk50_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_349 to SLICE_349 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_349 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R27C17A.CLK to     R27C17A.Q0 SLICE_349 (from Clk50_c)
ROUTE         5     0.057     R27C17A.Q0 to     R27C17A.D0 Full
CTOF_DEL    ---     0.059     R27C17A.D0 to     R27C17A.F0 SLICE_349
ROUTE         1     0.000     R27C17A.F0 to    R27C17A.DI0 uFifoRxRaw/full_d (to Clk50_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R27C17A.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R27C17A.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/s_stackrff_6  (from Clk50_c +)
   Destination:    FF         Data in        uForth/cpu1/s_stackrff_6  (to Clk50_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay uForth/cpu1/SLICE_513 to uForth/cpu1/SLICE_513 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_513 to uForth/cpu1/SLICE_513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C37B.CLK to     R20C37B.Q0 uForth/cpu1/SLICE_513 (from Clk50_c)
ROUTE         2     0.057     R20C37B.Q0 to     R20C37B.D0 uForth/cpu1/s_stackro_6
CTOF_DEL    ---     0.059     R20C37B.D0 to     R20C37B.F0 uForth/cpu1/SLICE_513
ROUTE         1     0.000     R20C37B.F0 to    R20C37B.DI0 uForth/cpu1/s_stackrff_6e_0 (to Clk50_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R20C37B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R20C37B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/uart1/uRx/XDat_2  (from Clk50_c +)
   Destination:    FF         Data in        uForth/uart1/uRx/XDat_2  (to Clk50_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay uForth/uart1/uRx/SLICE_584 to uForth/uart1/uRx/SLICE_584 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path uForth/uart1/uRx/SLICE_584 to uForth/uart1/uRx/SLICE_584:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C12A.CLK to     R20C12A.Q0 uForth/uart1/uRx/SLICE_584 (from Clk50_c)
ROUTE         2     0.057     R20C12A.Q0 to     R20C12A.D0 uForth/uart1/uRx/XDat_2
CTOF_DEL    ---     0.059     R20C12A.D0 to     R20C12A.F0 uForth/uart1/uRx/SLICE_584
ROUTE         1     0.000     R20C12A.F0 to    R20C12A.DI0 uForth/uart1/uRx/N_207_i (to Clk50_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_584:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R20C12A.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_584:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R20C12A.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/r_stackrff_12  (from Clk50_c +)
   Destination:    FF         Data in        uForth/cpu1/r_stackrff_12  (to Clk50_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay uForth/cpu1/SLICE_498 to uForth/cpu1/SLICE_498 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_498 to uForth/cpu1/SLICE_498:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R37C24B.CLK to     R37C24B.Q0 uForth/cpu1/SLICE_498 (from Clk50_c)
ROUTE         2     0.057     R37C24B.Q0 to     R37C24B.D0 uForth/cpu1/r_stackro_12
CTOF_DEL    ---     0.059     R37C24B.D0 to     R37C24B.F0 uForth/cpu1/SLICE_498
ROUTE         1     0.000     R37C24B.F0 to    R37C24B.DI0 uForth/cpu1/r_stackri_12_0_i (to Clk50_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_498:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R37C24B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_498:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R37C24B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/uart1/uTx/TxReady  (from Clk50_c +)
   Destination:    FF         Data in        uForth/uart1/uTx/TxReady  (to Clk50_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay uForth/uart1/uTx/SLICE_580 to uForth/uart1/uTx/SLICE_580 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path uForth/uart1/uTx/SLICE_580 to uForth/uart1/uTx/SLICE_580:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C17B.CLK to     R18C17B.Q0 uForth/uart1/uTx/SLICE_580 (from Clk50_c)
ROUTE         2     0.057     R18C17B.Q0 to     R18C17B.D0 uForth/uart1/TxEmpty
CTOF_DEL    ---     0.059     R18C17B.D0 to     R18C17B.F0 uForth/uart1/uTx/SLICE_580
ROUTE         1     0.000     R18C17B.F0 to    R18C17B.DI0 uForth/uart1/uTx/fb_0 (to Clk50_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uart1/uTx/SLICE_580:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R18C17B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uart1/uTx/SLICE_580:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R18C17B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/uart1/uRx/XDat_0  (from Clk50_c +)
   Destination:    FF         Data in        uForth/uart1/uRx/XDat_0  (to Clk50_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay uForth/uart1/uRx/SLICE_583 to uForth/uart1/uRx/SLICE_583 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path uForth/uart1/uRx/SLICE_583 to uForth/uart1/uRx/SLICE_583:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C12B.CLK to     R20C12B.Q0 uForth/uart1/uRx/SLICE_583 (from Clk50_c)
ROUTE         2     0.057     R20C12B.Q0 to     R20C12B.D0 uForth/uart1/uRx/XDat_0
CTOF_DEL    ---     0.059     R20C12B.D0 to     R20C12B.F0 uForth/uart1/uRx/SLICE_583
ROUTE         1     0.000     R20C12B.F0 to    R20C12B.DI0 uForth/uart1/uRx/N_205_i (to Clk50_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_583:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R20C12B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_583:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R20C12B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uMaster/uDevice/State_7  (from Clk50_c +)
   Destination:    FF         Data in        uMaster/uDevice/State_7  (to Clk50_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay uMaster/uDevice/SLICE_649 to uMaster/uDevice/SLICE_649 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path uMaster/uDevice/SLICE_649 to uMaster/uDevice/SLICE_649:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R37C14B.CLK to     R37C14B.Q0 uMaster/uDevice/SLICE_649 (from Clk50_c)
ROUTE         7     0.057     R37C14B.Q0 to     R37C14B.D0 uMaster/uDevice/State_7
CTOF_DEL    ---     0.059     R37C14B.D0 to     R37C14B.F0 uMaster/uDevice/SLICE_649
ROUTE         1     0.000     R37C14B.F0 to    R37C14B.DI0 uMaster/uDevice/N_202_0 (to Clk50_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uMaster/uDevice/SLICE_649:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R37C14B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uMaster/uDevice/SLICE_649:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R37C14B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sp_0  (from Clk50_c +)
   Destination:    FF         Data in        uForth/cpu1/sp_0  (to Clk50_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay uForth/cpu1/SLICE_531 to uForth/cpu1/SLICE_531 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_531 to uForth/cpu1/SLICE_531:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C33B.CLK to     R19C33B.Q0 uForth/cpu1/SLICE_531 (from Clk50_c)
ROUTE        75     0.057     R19C33B.Q0 to     R19C33B.D0 uForth/cpu1/sp_0
CTOF_DEL    ---     0.059     R19C33B.D0 to     R19C33B.F0 uForth/cpu1/SLICE_531
ROUTE         1     0.000     R19C33B.F0 to    R19C33B.DI0 uForth/cpu1/sp_5_0 (to Clk50_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_531:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R19C33B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_531:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       430     0.330    LRPLL.CLKOP to    R19C33B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY PORT "PinClk403" 120.000000 MHz ;
            9 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.228ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              VSync410  (from PinClk403_c +)
   Destination:    FF         Data in        PinVSync410_0io  (to PinClk403_c +)

   Delay:               0.280ns  (42.9% logic, 57.1% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay SLICE_424 to PinVSync410_MGIOL meets
      0.002ns ONEG0_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.052ns) by 0.228ns

IOL_R30A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_424 to PinVSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R30C46C.CLK to     R30C46C.Q0 SLICE_424 (from PinClk403_c)
ROUTE         1     0.160     R30C46C.Q0 to IOL_R30A.ONEG0 VSync410_Q (to PinClk403_c)
                  --------
                    0.280   (42.9% logic, 57.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.330      180.PADDI to    R30C46C.CLK PinClk403_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to PinVSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.380      180.PADDI to   IOL_R30A.CLK PinClk403_c
                  --------
                    0.380   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PinDat410_1_CF1_0  (from PinClk403_c +)
   Destination:    FF         Data in        PinDat410_1_CF1_0  (to PinClk403_c +)

   Delay:               0.237ns  (75.5% logic, 24.5% route), 2 logic levels.

 Constraint Details:

      0.237ns physical path delay SLICE_426 to SLICE_426 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.236ns

 Physical Path Details:

      Data path SLICE_426 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R26C31B.CLK to     R26C31B.Q0 SLICE_426 (from PinClk403_c)
ROUTE         8     0.057     R26C31B.Q0 to     R26C31B.D0 tmp1_0
CTOF_DEL    ---     0.059     R26C31B.D0 to     R26C31B.F0 SLICE_426
ROUTE        25     0.001     R26C31B.F0 to    R26C31B.DI0 tmp1_i_0 (to PinClk403_c)
                  --------
                    0.237   (75.5% logic, 24.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.330      180.PADDI to    R26C31B.CLK PinClk403_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.330      180.PADDI to    R26C31B.CLK PinClk403_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.319ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PinDat410_1_CF1_1  (from PinClk403_c +)
   Destination:    FF         Data in        PinDat410_1_CF1_1  (to PinClk403_c +)

   Delay:               0.320ns  (55.9% logic, 44.1% route), 2 logic levels.

 Constraint Details:

      0.320ns physical path delay SLICE_426 to SLICE_426 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.319ns

 Physical Path Details:

      Data path SLICE_426 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R26C31B.CLK to     R26C31B.Q1 SLICE_426 (from PinClk403_c)
ROUTE         7     0.140     R26C31B.Q1 to     R26C31B.C1 tmp1_1
CTOF_DEL    ---     0.059     R26C31B.C1 to     R26C31B.F1 SLICE_426
ROUTE        25     0.001     R26C31B.F1 to    R26C31B.DI1 tmp2_1 (to PinClk403_c)
                  --------
                    0.320   (55.9% logic, 44.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.330      180.PADDI to    R26C31B.CLK PinClk403_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.330      180.PADDI to    R26C31B.CLK PinClk403_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.363ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HSync410  (from PinClk403_c +)
   Destination:    FF         Data in        PinHSync410_0io  (to PinClk403_c +)

   Delay:               0.415ns  (28.9% logic, 71.1% route), 1 logic levels.

 Constraint Details:

      0.415ns physical path delay SLICE_350 to PinHSync410_MGIOL meets
      0.002ns ONEG0_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.052ns) by 0.363ns

IOL_B45B attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_350 to PinHSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R47C45A.CLK to     R47C45A.Q0 SLICE_350 (from PinClk403_c)
ROUTE         1     0.295     R47C45A.Q0 to IOL_B45B.ONEG0 HSync410_Q (to PinClk403_c)
                  --------
                    0.415   (28.9% logic, 71.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.330      180.PADDI to    R47C45A.CLK PinClk403_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to PinHSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.380      180.PADDI to   IOL_B45B.CLK PinClk403_c
                  --------
                    0.380   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.422ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PinDat410_1_CF1_0  (from PinClk403_c +)
   Destination:    FF         Data in        PinDat410_1_CF1_1  (to PinClk403_c +)

   Delay:               0.423ns  (42.3% logic, 57.7% route), 2 logic levels.

 Constraint Details:

      0.423ns physical path delay SLICE_426 to SLICE_426 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.422ns

 Physical Path Details:

      Data path SLICE_426 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R26C31B.CLK to     R26C31B.Q0 SLICE_426 (from PinClk403_c)
ROUTE         8     0.243     R26C31B.Q0 to     R26C31B.B1 tmp1_0
CTOF_DEL    ---     0.059     R26C31B.B1 to     R26C31B.F1 SLICE_426
ROUTE        25     0.001     R26C31B.F1 to    R26C31B.DI1 tmp2_1 (to PinClk403_c)
                  --------
                    0.423   (42.3% logic, 57.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.330      180.PADDI to    R26C31B.CLK PinClk403_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.330      180.PADDI to    R26C31B.CLK PinClk403_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.449ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              De410  (from PinClk403_c +)
   Destination:    FF         Data in        PinDe410_0io  (to PinClk403_c +)

   Delay:               0.501ns  (24.0% logic, 76.0% route), 1 logic levels.

 Constraint Details:

      0.501ns physical path delay SLICE_347 to PinDe410_MGIOL meets
      0.002ns ONEG0_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.052ns) by 0.449ns

IOL_R31A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_347 to PinDe410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R27C46A.CLK to     R27C46A.Q0 SLICE_347 (from PinClk403_c)
ROUTE         1     0.381     R27C46A.Q0 to IOL_R31A.ONEG0 De410_Q (to PinClk403_c)
                  --------
                    0.501   (24.0% logic, 76.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.330      180.PADDI to    R27C46A.CLK PinClk403_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to PinDe410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.380      180.PADDI to   IOL_R31A.CLK PinClk403_c
                  --------
                    0.380   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.791ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              De403_0io  (from PinClk403_c +)
   Destination:    FF         Data in        De410  (to PinClk403_c +)

   Delay:               0.727ns  (16.5% logic, 83.5% route), 1 logic levels.

 Constraint Details:

      0.727ns physical path delay PinDe403_MGIOL to SLICE_347 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.050ns skew requirement (totaling -0.064ns) by 0.791ns

 Physical Path Details:

      Data path PinDe403_MGIOL to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.120   IOL_T45A.CLK to  IOL_T45A.INFF PinDe403_MGIOL (from PinClk403_c)
ROUTE         1     0.607  IOL_T45A.INFF to     R27C46A.M0 De403_0io (to PinClk403_c)
                  --------
                    0.727   (16.5% logic, 83.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to PinDe403_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.380      180.PADDI to   IOL_T45A.CLK PinClk403_c
                  --------
                    0.380   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.330      180.PADDI to    R27C46A.CLK PinClk403_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.792ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              VSync403_0io  (from PinClk403_c +)
   Destination:    FF         Data in        VSync410  (to PinClk403_c +)

   Delay:               0.728ns  (16.5% logic, 83.5% route), 1 logic levels.

 Constraint Details:

      0.728ns physical path delay PinVSync403_MGIOL to SLICE_424 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.050ns skew requirement (totaling -0.064ns) by 0.792ns

 Physical Path Details:

      Data path PinVSync403_MGIOL to SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.120   IOL_T46A.CLK to  IOL_T46A.INFF PinVSync403_MGIOL (from PinClk403_c)
ROUTE         1     0.608  IOL_T46A.INFF to     R30C46C.M0 VSync403_0io (to PinClk403_c)
                  --------
                    0.728   (16.5% logic, 83.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to PinVSync403_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.380      180.PADDI to   IOL_T46A.CLK PinClk403_c
                  --------
                    0.380   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.330      180.PADDI to    R30C46C.CLK PinClk403_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.074ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HSync403_0io  (from PinClk403_c +)
   Destination:    FF         Data in        HSync410  (to PinClk403_c +)

   Delay:               1.010ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.010ns physical path delay PinHSync403_MGIOL to SLICE_350 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.050ns skew requirement (totaling -0.064ns) by 1.074ns

 Physical Path Details:

      Data path PinHSync403_MGIOL to SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.120   IOL_T45B.CLK to  IOL_T45B.INFF PinHSync403_MGIOL (from PinClk403_c)
ROUTE         1     0.890  IOL_T45B.INFF to     R47C45A.M0 HSync403_0io (to PinClk403_c)
                  --------
                    1.010   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to PinHSync403_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.380      180.PADDI to   IOL_T45B.CLK PinClk403_c
                  --------
                    0.380   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.330      180.PADDI to    R47C45A.CLK PinClk403_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PinClk125" 125.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "PinClk125_c" 125.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "Clk50_c" 50.000000 MHz ; |            -|            -|   1  
                                        |             |             |
FREQUENCY PORT "PinClk403" 120.000000   |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1006272 paths, 49 nets, and 9631 connections (90.3% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 1 (setup), 0 (hold)
Score: 640 (setup), 0 (hold)
Cumulative negative slack: 320 (320+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

