INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/HazardUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/PipeDtoE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/PipeEtoM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/PipeFtoD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/PipeMtoW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/and2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jump, assumed default net type wire [/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/controller.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/equal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osama/Desktop/CS224/Labs/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/processor_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
