/*
 * Copyright (c) 2021 Jostein LÃ¸wer 
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include "DmxInput.h"
#include "DmxInput.pio.h"
#include "DmxInputInverted.pio.h"

#if defined(ARDUINO_ARCH_MBED)
  #include <clocks.h>
  #include <irq.h>
  #include <Arduino.h> // REMOVE ME
#else
  #include "pico/time.h"
  #include "hardware/clocks.h"
  #include "hardware/irq.h"
#endif

bool prgm_loaded[] = {false,false};
volatile uint prgm_offsets[] = {0,0};
/*
This array tells the interrupt handler which instance has interrupted.
The interrupt handler has only the ints0 register to go on, so this array needs as many spots as there are DMA channels. 
*/
#define NUM_DMA_CHANS 12
volatile DmxInput *active_inputs[NUM_DMA_CHANS] = {nullptr};

// This array maps GPIOs to DmxInput instances for fast access in the fallingEdgeHandler
// Is there a constant for how many GPIOs there are?
volatile DmxInput* gpioInstanceMap[32] = {nullptr};

DmxInput::return_code DmxInput::begin(uint pin, uint start_channel, uint num_channels, PIO pio, bool inverted)
{
    uint pio_ind = pio_get_index(pio);
    if(!prgm_loaded[pio_ind]) {
        /* 
        Attempt to load the DMX PIO assembly program into the PIO program memory
        */
       if(!inverted) {
        if (!pio_can_add_program(pio, &DmxInput_program))
        {
            return ERR_INSUFFICIENT_PRGM_MEM;
        }
        prgm_offsets[pio_ind] = pio_add_program(pio, &DmxInput_program);
       } else {
        if (!pio_can_add_program(pio, &DmxInputInverted_program))
        {
            return ERR_INSUFFICIENT_PRGM_MEM;
        }
        prgm_offsets[pio_ind] = pio_add_program(pio, &DmxInputInverted_program);
       }

        prgm_loaded[pio_ind] = true;
    }

    /* 
    Attempt to claim an unused State Machine into the PIO program memory
    */

    int sm = pio_claim_unused_sm(pio, false);
    if (sm == -1)
    {
        return ERR_NO_SM_AVAILABLE;
    }

    // Set this pin's GPIO function (connect PIO to the pad)
    pio_sm_set_consecutive_pindirs(pio, sm, pin, 1, false);
    pio_gpio_init(pio, pin);
    gpio_pull_up(pin);

    // For Debugging: side set this pin to 1 if we saw the MAB
    // Is set to 0 while waiting for the MAB (start of program)
    pio_sm_set_consecutive_pindirs(pio, sm, 21, 1, true);
    pio_gpio_init(pio, 21);

    // Generate the default PIO state machine config provided by pioasm
    pio_sm_config sm_conf;
    if(!inverted) {
        sm_conf = DmxInput_program_get_default_config(prgm_offsets[pio_ind]);
    } else {
        sm_conf = DmxInputInverted_program_get_default_config(prgm_offsets[pio_ind]);
    }
    sm_config_set_in_pins(&sm_conf, pin); // for WAIT, IN
    sm_config_set_sideset_pins(&sm_conf, 21); // DEBUGGING

    // Setup the side-set pins for the PIO state machine
    // Shift to right, autopush disabled
    sm_config_set_in_shift(&sm_conf, true, false, 8);
    // Deeper FIFO as we're not doing any TX
    sm_config_set_fifo_join(&sm_conf, PIO_FIFO_JOIN_RX);

    // Setup the clock divider to run the state machine at exactly 1MHz
    uint clk_div = clock_get_hz(clk_sys) / DMX_SM_FREQ;
    sm_config_set_clkdiv(&sm_conf, clk_div);

    // Load our configuration, jump to the start of the program and wait there
    // The state machine will be started in the next BREAK
    pio_sm_init(pio, sm, prgm_offsets[pio_ind], &sm_conf);

    _pio = pio;
    _sm = sm;
    _pin = pin;
    _num_channels = num_channels;
    _buf = nullptr;
    _cb = nullptr;
    _frame_finished = false;
    _channels_captured = 0;

    _dma_chan = dma_claim_unused_channel(true);


    if (active_inputs[_dma_chan] != nullptr) {
        return ERR_NO_SM_AVAILABLE;
    }
    active_inputs[_dma_chan] = this;

    gpioInstanceMap[_pin] = this;

    return SUCCESS;
}

void DmxInput::read(volatile uint8_t *buffer)
{
    if (buffer == nullptr) {
        // Trigger a new capture
        read_async(buffer);
    }

    // Wait until one complete DMX frame has been captured
    _frame_finished = false;
    while(!_frame_finished) {
        tight_loop_contents();
    }

    // Stop the DMA so that buffer will not be overwritten
    dma_channel_abort(_dma_chan);
    // clear the spurious IRQ (if there was one)
    dma_channel_acknowledge_irq0(_dma_chan);
}

void __isr endOfFrameCommonHandler(volatile DmxInput* instance, bool callUserspace) {
    // num_channels have been received OR BREAK-detect timer has fired!
    // * cancel the input's BREAK-detect timer. A new one will be created on
    //   the first falling edge from now (= end of MAB)
    // * Set _frame_finished to true so the sync wrapper works
    // * Trigger the callback to the user of the library
    // * Reset and re-trigger the PIO SM and the DMA engine

#ifdef PIN_DEBUG_INPUT_END_OF_FRAME_COMMON_HANDLER
    gpio_put(PIN_DEBUG_INPUT_END_OF_FRAME_COMMON_HANDLER, 1);
#endif

    // Make sure sync-wrapper stops waiting
    instance->_frame_finished = true;

    // Calculate how many channels have been recorded:
    // Get the DMA-channels's WRITE-ADDR and subtract the instance's
    // buffer address since it began writing there.
    // Finally, subtract 1 (for the start code)
    instance->_channels_captured = (dma_hw->ch[instance->_dma_chan].write_addr - (uint32_t)instance->_buf) - 1;

    // TODO: If fewer channels have been captured than requested,
    //       the DMA IRQ has not yet been fired and userspace has not yet been
    //       called. If so, do that now

    // Trigger the callback if we have one and it hasn't been called before
    // (Happens when only 20 should be captured and BREAK was detected after 500)
    if ((instance->_cb != nullptr) && callUserspace) {
        (*(instance->_cb))((DmxInput*)instance);
    }

#ifdef PIN_DEBUG_INPUT_END_OF_FRAME_COMMON_HANDLER
    gpio_put(PIN_DEBUG_INPUT_END_OF_FRAME_COMMON_HANDLER, 0);
#endif
}

void __isr dmxinput_dma_handler() {
    // The number of channels configured has been captured:
    // * Calculate number of frames actually captured
    // * Tell userspace that the frame capturing is finished
    // * Call the callback handler if there is one
    // * Do NOT stop the BREAK-detect timer!
    // * TODO: Does the DMA automatically stay stopped?

    // Loop through all available DMA channels to find the instance of
    // DmxInput that just triggered
    for (int i = 0; i < NUM_DMA_CHANS; i++) {
        if ((active_inputs[i] != nullptr) && (dma_hw->ints0 & (1u<<i))) {
#ifdef PIN_DEBUG_INPUT_DMA_HANDLER
    gpio_put(PIN_DEBUG_INPUT_DMA_HANDLER, 1);
#endif
            dma_hw->ints0 = 1u << i; // Reset the interrupt
            volatile DmxInput *instance = active_inputs[i];

            // Stop the DMA transfer. It will be started at next BREAK
            // disable the channel on IRQ0
            dma_channel_set_irq0_enabled(instance->_dma_chan, false);
            // abort the channel
            dma_channel_abort(instance->_dma_chan);
            // clear the spurious IRQ (if there was one)
            dma_channel_acknowledge_irq0(instance->_dma_chan);

            endOfFrameCommonHandler(instance, true);
#ifdef PIN_DEBUG_INPUT_DMA_HANDLER
    gpio_put(PIN_DEBUG_INPUT_DMA_HANDLER, 0);
#endif
        }
    }
}

void setupAndStartDMA(volatile DmxInput* instance) {
    // Reset the PIO state machine to a consistent state. Clear the buffers and registers
    pio_sm_restart(instance->_pio, instance->_sm);

    //setup dma
    dma_channel_config cfg = dma_channel_get_default_config(instance->_dma_chan);

    // Reading from constant address, writing to incrementing byte addresses
    channel_config_set_transfer_data_size(&cfg, DMA_SIZE_8);
    channel_config_set_read_increment(&cfg, false);
    channel_config_set_write_increment(&cfg, true);

    // Pace transfers based on DREQ_PIO0_RX0 (or whichever pio and sm we are using)
    channel_config_set_dreq(&cfg, pio_get_dreq(instance->_pio, instance->_sm, false));

    dma_channel_configure(
        instance->_dma_chan,
        &cfg,
        NULL,             // dst
        &instance->_pio->rxf[instance->_sm],  // src
        (instance->_num_channels) + 1,  // transfer count,
        false
    );

    // Set write address but don't start just yet. Wait for the first fallingEdge

    dma_channel_set_write_addr(instance->_dma_chan, instance->_buf, false);
    pio_sm_exec(instance->_pio, instance->_sm, pio_encode_jmp(prgm_offsets[pio_get_index(instance->_pio)]));
    pio_sm_clear_fifos(instance->_pio, instance->_sm);
    dma_channel_set_irq0_enabled(instance->_dma_chan, true);

    dma_channel_acknowledge_irq0(instance->_dma_chan);
    irq_set_enabled(DMA_IRQ_0, true);

            dma_channel_set_trans_count(instance->_dma_chan, (instance->_num_channels) + 1, false);

    instance->_dma_running = false;
#ifdef PIN_DEBUG_INPUT_DMA_RUNNING
    gpio_put(PIN_DEBUG_INPUT_DMA_RUNNING, 0);
#endif

    pio_sm_set_enabled(instance->_pio, instance->_sm, true);
}

int64_t __isr breakDetectAlarmHandler(alarm_id_t id, void *user_data) {
    // An alarm fired. That means that 88us passed since the last falling edge
    // => We assume the DMX frame is finished

    // Get the instance
    if (user_data == nullptr) {
        return 0;
    }
    DmxInput* instance = (DmxInput*)user_data;

    // Sanity check
    if (instance->_alarm_id != id) {
        return 0;
    }

#ifdef PIN_DEBUG_INPUT_BREAK_DETECT_ALARM_FIRED
    gpio_put(PIN_DEBUG_INPUT_BREAK_DETECT_ALARM_FIRED, 1);
#endif

    // _frame_finished tells us at this point if the DMA IRQ already triggered
    // (value is TRUE) or if more channels were expected but BREAK-detect hit
    // (value is FALSE)

    endOfFrameCommonHandler(instance, !(instance->_frame_finished));

    // TODO: Where do we set a new BREAK-detect timer?
    // => Automatically in the fallingEdge IRQ handler!

    setupAndStartDMA(instance);

#ifdef PIN_DEBUG_INPUT_BREAK_DETECT_ALARM_FIRED
    gpio_put(PIN_DEBUG_INPUT_BREAK_DETECT_ALARM_FIRED, 0);
#endif

    // Do not re-schedule the alarm, it will be re-scheduled on falling edge
    return 0;
}

void __isr fallingEdgeHandler(uint gpio, uint32_t events) {
    if (events != GPIO_IRQ_EDGE_FALL) {
        return;
    }

    volatile DmxInput* instance = gpioInstanceMap[gpio];
    if (instance == nullptr) {
        return;
    }

#ifdef PIN_DEBUG_INPUT_TIMER_RESET
    gpio_put(PIN_DEBUG_INPUT_TIMER_RESET, 1);
#endif

    // Start the DMA transfer from the SM to the buffer
    // Do this only when the DMA is not yet running. Otherwise, it will
    // trigger the IRQ immediately
    if (!instance->_dma_running) {
        dma_channel_set_trans_count(instance->_dma_chan, (instance->_num_channels) + 1, true);
        //dma_channel_start(instance->_dma_chan);
        instance->_dma_running = true;
#ifdef PIN_DEBUG_INPUT_DMA_RUNNING
    gpio_put(PIN_DEBUG_INPUT_DMA_RUNNING, 1);
#endif
    }

    // Stop the currently running BREAK detect timer
    bool canceled = cancel_alarm(instance->_alarm_id);
    // Start a new timer RINGing after 88us from NOW
    instance->_alarm_id = add_alarm_in_us(88, breakDetectAlarmHandler, (void*)instance, false);

#ifdef PIN_DEBUG_INPUT_TIMER_RESET
    gpio_put(PIN_DEBUG_INPUT_TIMER_RESET, 0);
#endif
}

void DmxInput::read_async(volatile uint8_t *buffer, void (*inputUpdatedCallback)(DmxInput*)) {

    _buf = buffer;
    if (inputUpdatedCallback != nullptr) {
        _cb = inputUpdatedCallback;
    }

    pio_sm_set_enabled(_pio, _sm, false);




    // Set up an interrupt handler that is fired as soon as the
    // DMA channel reaches its transfer count
    //dma_channel_set_irq0_enabled(_dma_chan, false);
    irq_set_exclusive_handler(DMA_IRQ_0, dmxinput_dma_handler);
    irq_set_enabled(DMA_IRQ_0, false);

    // Set up a BREAK-detect-timer that RINGs after 88us (after the last falling edge)
    _alarm_id = add_alarm_in_us(88, breakDetectAlarmHandler, this, false);

    // Set up a "falling edge" interrupt for our GPIO
    // TODO: Do this in ::begin() ?
    gpio_set_irq_enabled_with_callback(_pin, GPIO_IRQ_EDGE_FALL, true, &fallingEdgeHandler);
    
    // Give the "falling edge" GPIO IRQ a slightly higher prio (= lower number)
    // than the default 0x80. Needed since resetting the timer before the alarm
    // fires is crucial and also the IRQ handler should be pretty short
    // (~5Âµs at default clock)
    irq_set_priority(IO_IRQ_BANK0, 0x60);

    // "Starting" the capture is done by waiting until the BREAK-detect-timer
    // fired for the first time

    _frame_finished = false;
}

uint DmxInput::pin() {
    return _pin;
}

void DmxInput::end()
{
    // Stop the PIO state machine
    pio_sm_set_enabled(_pio, _sm, false);

    // Remove the PIO DMX program from the PIO program memory
    uint pio_id = pio_get_index(_pio);
    bool inuse = false;
    for(uint i=0;i<NUM_DMA_CHANS;i++) {
        if(i==_dma_chan) {
            continue;
        }
        if(pio_id == pio_get_index(active_inputs[i]->_pio)) {
            inuse = true;
            break;
        }
    }
    if(!inuse) {
        prgm_loaded[pio_id] = false;
        pio_remove_program(_pio, &DmxInput_program, prgm_offsets[pio_id]);
        prgm_offsets[pio_id]=0;
    }

    // Unclaim the sm
    pio_sm_unclaim(_pio, _sm);

    dma_channel_unclaim(_dma_chan);
    active_inputs[_dma_chan] = nullptr;

    _buf = nullptr;
}
