#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr  5 15:54:12 2024
# Process ID: 23744
# Current directory: F:/Desktop/Vivado_prj/current_pool2D
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24572 F:\Desktop\Vivado_prj\current_pool2D\current_pool2D.xpr
# Log file: F:/Desktop/Vivado_prj/current_pool2D/vivado.log
# Journal file: F:/Desktop/Vivado_prj/current_pool2D\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desktop/Vivado_prj/current_pool2D/current_pool2D.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files/xilinx_com_hls_conv_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.ip_user_files/xilinx_com_hls_max_pool2_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 855.012 ; gain = 205.660
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  5 15:55:44 2024...
_bd_design {F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:hls:max_pool2:1.0 - max_pool2_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Successfully read diagram <design_1> from BD file <F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design {F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.ip_user_files/xilinx_com_hls_max_pool2_1_0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.ip_user_files/xilinx_com_hls_max_pool2_1_0'.
set_property  ip_repo_paths  {f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.ip_user_files/xilinx_com_hls_max_pool2_1_0 F:/Desktop/Vivado_prj/current_cnn/current_cnn.ip_user_files/xilinx_com_hls_conv_1_0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.ip_user_files/xilinx_com_hls_max_pool2_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/current_cnn/current_cnn.ip_user_files/xilinx_com_hls_conv_1_0'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv:1.0 conv_0
endgroup
set_property location {3 946 -11} [get_bd_cells conv_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/conv_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP1} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </conv_0/Data_m_axi_gmem> at <0x00000000 [ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/conv_0/s_axi_AXILiteS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins conv_0/s_axi_AXILiteS]
</conv_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
INFO: [BD 5-455] Automation on '/conv_0/m_axi_gmem' will not be run, since it is obsolete due to previously run automations
endgroup
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /max_pool2_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /conv_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
validate_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1171.074 ; gain = 8.516
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /max_pool2_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /conv_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
generate_target all [get_files  F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\Desktop\Vivado_prj\current_cnn\current_cnn.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'max_pool2_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'max_pool2_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'conv_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'conv_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'max_pool2_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'max_pool2_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'conv_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'conv_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block max_pool2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file f:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-519] IP 'design_1_conv_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_0 .
Exporting to file f:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
Exporting to file F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1452.617 ; gain = 229.820
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_conv_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_1_0] }
export_ip_user_files -of_objects [get_files F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 {design_1_processing_system7_0_0_synth_1 design_1_xbar_0_synth_1 design_1_auto_pc_0_synth_1 design_1_conv_0_0_synth_1 design_1_axi_smc_1_0_synth_1}
[Fri Apr  5 16:00:32 2024] Launched design_1_processing_system7_0_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1, design_1_conv_0_0_synth_1, design_1_axi_smc_1_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: F:/Desktop/Vivado_prj/current_cnn/current_cnn.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: F:/Desktop/Vivado_prj/current_cnn/current_cnn.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: F:/Desktop/Vivado_prj/current_cnn/current_cnn.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_conv_0_0_synth_1: F:/Desktop/Vivado_prj/current_cnn/current_cnn.runs/design_1_conv_0_0_synth_1/runme.log
design_1_axi_smc_1_0_synth_1: F:/Desktop/Vivado_prj/current_cnn/current_cnn.runs/design_1_axi_smc_1_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/Vivado_prj/current_cnn/current_cnn.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/Vivado_prj/current_cnn/current_cnn.ip_user_files -ipstatic_source_dir F:/Desktop/Vivado_prj/current_cnn/current_cnn.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/Vivado_prj/current_cnn/current_cnn.cache/compile_simlib/modelsim} {questa=F:/Desktop/Vivado_prj/current_cnn/current_cnn.cache/compile_simlib/questa} {riviera=F:/Desktop/Vivado_prj/current_cnn/current_cnn.cache/compile_simlib/riviera} {activehdl=F:/Desktop/Vivado_prj/current_cnn/current_cnn.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd] -top
export_ip_user_files -of_objects  [get_files F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
set_property location {5 1573 388} [get_bd_cells processing_system7_0]
regenerate_bd_layout
set_property location {5 1548 396} [get_bd_cells processing_system7_0]
set_property location {5 1502 116} [get_bd_cells processing_system7_0]
regenerate_bd_layout
regenerate_bd_layout
make_wrapper -files [get_files F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\Desktop\Vivado_prj\current_cnn\current_cnn.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'max_pool2_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'max_pool2_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'conv_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'conv_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'max_pool2_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'max_pool2_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'conv_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'conv_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'max_pool2_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'max_pool2_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'conv_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'conv_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'max_pool2_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'max_pool2_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'conv_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'conv_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block max_pool2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file f:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_0 .
Exporting to file f:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
Exporting to file F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Desktop/Vivado_prj/current_cnn/current_cnn.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Apr  5 16:02:48 2024] Launched synth_1...
Run output will be captured here: F:/Desktop/Vivado_prj/current_cnn/current_cnn.runs/synth_1/runme.log
[Fri Apr  5 16:02:48 2024] Launched impl_1...
Run output will be captured here: F:/Desktop/Vivado_prj/current_cnn/current_cnn.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1690.543 ; gain = 160.492
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  5 18:26:36 2024...
