library ieee;
use ieee.std_logic_1164.all;


--highlighted in blue on diagram
entity RegUnitFetch is
port(
  rs,rt,rd: in std_logic_vector(4 downto 0);
  writeData : in std_logic_vector(31 downto 0);
  busA, busB : out std_logic(31 downto 0);
);
end RegUnitFetch;

architecture arch of RegUnitFetch is

component Port3Ram is
port(
--regone is rs, regtwo isrt
 regOne, regtwo : in std_logic_vector(4 downto 0);
 dataOne, dataTwo : out std_logic_vector(31 downto 0);
 RegWrite : in std_logic;
 writeReg: in std_logic_vector(4 downto 0);
 writeData: in std_logic_vector(31 downto 0)
);
end component;

component mux is
port(
	firstInput, SecondInput : in std_logic_vector(31 downto 0);
	pcsource : in std_logic;
	output  : out std_logic_vector(31 downto 0)
);
end component;
 component SignExt is
 port(
 input : in std_logic_vector(15 downto 0);
 output : out std_logic_vector(31 downto 0)
);
 end component;

begin

end arch;