<document>

<filing_date>
2019-03-11
</filing_date>

<publication_date>
2021-01-14
</publication_date>

<priority_date>
2018-03-30
</priority_date>

<ipc_classes>
G06F7/544,G06N3/063
</ipc_classes>

<assignee>
SONY CORPORATION
SONY SEMICONDUCTOR SOLUTIONS CORPORATION
</assignee>

<inventors>
SHUTO, YUSUKE
SUGAYA, FUMITAKA
KABAYASHI, TOSHIYUKI
</inventors>

<docdb_family_id>
68061538
</docdb_family_id>

<title>
PRODUCT-SUM CALCULATION DEVICE AND PRODUCT-SUM CALCULATION METHOD
</title>

<abstract>
To provide a product-sum calculation device and a product-sum calculation method capable of more efficient operation. A product-sum calculation device includes: a plurality of synapses including a transistor and having a variable resistance value; a plurality of input lines extending in a first direction and configured to propagate an input signal to each of the plurality of synapses; a plurality of output lines extending in a second direction orthogonal to the first direction, and configured to output a product-sum calculation result of the input signal from each of the plurality of synapses; and a charge and discharge control unit configured to control an output state of the product-sum calculation result by controlling a charge and discharge state of the output line on the basis of a polarity of the transistor.
</abstract>

<claims>
1. A product-sum calculation device comprising: a plurality of synapses including a transistor and having a variable resistance value; a plurality of input lines extending in a first direction and configured to propagate an input signal to each of the plurality of synapses; a plurality of output lines extending in a second direction orthogonal to the first direction, and configured to output a product-sum calculation result of the input signal from each of the plurality of synapses; and a charge and discharge control unit configured to control an output state of the product-sum calculation result by controlling a charge and discharge state of each of the output lines on a basis of a polarity of the transistor.
2. The product-sum calculation device according to claim 1, wherein the product-sum calculation result is output in accordance with a value of the input signal and a resistance value of each of the synapses input with the input signal.
3. The product-sum calculation device according to claim 1, wherein the charge and discharge control unit controls whether to output the product-sum calculation result as charge or discharge of each of the output lines, on a basis of whether the transistor is n-type or p-type.
4. The product-sum calculation device according to claim 3, wherein, in a case where the transistor is n-type, the charge and discharge control unit causes each of the output lines to output the product-sum calculation result, by controlling to discharge from each of the output lines in a charged state.
5. The product-sum calculation device according to claim 3, wherein, in a case where the transistor is p-type, the charge and discharge control unit causes each of the output lines to output the product-sum calculation result, by controlling to charge each of the output lines in a discharge state.
6. The product-sum calculation device according to claim 3, wherein the plurality of synapses includes a synapse including an n-type transistor and a synapse including a p-type transistor.
7. The product-sum calculation device according to claim 6, wherein the plurality of synapses electrically connected to a same one of the output lines includes the transistor having a same polarity.
8. The product-sum calculation device according to claim 1, wherein the plurality of synapses has a resistance value of two or more values.
9. The product-sum calculation device according to claim 1, wherein the transistor is a transistor whose channel resistance value is variable.
10. The product-sum calculation device according to claim 1, wherein each of the synapses further includes a two-terminal variable resistance element connected in series to a source side of the transistor.
11. The product-sum calculation device according to claim 1, wherein each of the input lines is electrically connected to any of a gate of the transistor, or a source or a drain of the transistor.
12. The product-sum calculation device according to claim 1, wherein the input signal is represented by at least one or more of magnitude of a voltage or a current, a pulse width, or an input timing.
13. The product-sum calculation device according to claim 1, wherein the plurality of synapses is arranged in a matrix.
14. A product-sum calculation method comprising: charging or discharging an output line of a plurality of synapses including a transistor and having a variable resistance value, on a basis of a polarity of the transistor; and causing a product-sum calculation result to be output by controlling to discharge from the charged output line, or by controlling to charge the discharged output line on a basis of the product-sum calculation result of an input signal input to the plurality of synapses.
</claims>
</document>
