
*** Running vivado
    with args -log led_btn_animation_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_btn_animation_0_0.tcl


Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source led_btn_animation_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 445.102 ; gain = 162.281
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/projet_led_spi/vhdl/fsm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/projet_led_spi/vhdl/detec_impu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/projet_led_spi/vhdl/spi'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Vivado/projet_led_2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: led_btn_animation_0_0
Command: synth_design -top led_btn_animation_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1299.742 ; gain = 410.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led_btn_animation_0_0' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_animation_0_0/synth/led_btn_animation_0_0.vhd:67]
	Parameter led_count_width bound to: 8 - type: integer 
	Parameter led_count bound to: 144 - type: integer 
	Parameter count_num bound to: 51840 - type: integer 
	Parameter count_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'animation' declared at 'd:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/animation.vhd:5' bound to instance 'U0' of component 'animation' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_animation_0_0/synth/led_btn_animation_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'animation' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/animation.vhd:23]
	Parameter led_count bound to: 144 - type: integer 
	Parameter count_num bound to: 51840 - type: integer 
	Parameter count_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'FSM_manageur' declared at 'd:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/fsm_animation.vhd:5' bound to instance 'FSM_inst' of component 'FSM_manageur' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/animation.vhd:79]
INFO: [Synth 8-638] synthesizing module 'FSM_manageur' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/fsm_animation.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FSM_manageur' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/fsm_animation.vhd:26]
INFO: [Synth 8-3491] module 'decalage' declared at 'd:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/latch2.vhd:4' bound to instance 'reboot' of component 'decalage' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/animation.vhd:97]
INFO: [Synth 8-638] synthesizing module 'decalage' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/latch2.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decalage' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/latch2.vhd:13]
	Parameter count_max bound to: 51840 - type: integer 
	Parameter count_width bound to: 16 - type: integer 
	Parameter count_incr bound to: 144 - type: integer 
INFO: [Synth 8-3491] module 'compteur_adr' declared at 'd:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/counter_led.vhd:5' bound to instance 'Counter_inst' of component 'compteur_adr' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/animation.vhd:106]
INFO: [Synth 8-638] synthesizing module 'compteur_adr' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/counter_led.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compteur_adr' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/counter_led.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'animation' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/animation.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'led_btn_animation_0_0' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_animation_0_0/synth/led_btn_animation_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1395.488 ; gain = 506.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1395.488 ; gain = 506.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1395.488 ; gain = 506.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1395.488 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1469.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1469.633 ; gain = 0.051
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FSM_manageur'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
               start_neo |                               01 |                               11
                wait_led |                               10 |                               01
             count_state |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'FSM_manageur'
WARNING: [Synth 8-327] inferring latch for variable 'start_neopix_reg' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/f343/fsm_animation.vhd:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     3|
|3     |LUT2   |     3|
|4     |LUT3   |     1|
|5     |LUT4   |     3|
|6     |LUT6   |     2|
|7     |FDRE   |    17|
|8     |LD     |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1469.633 ; gain = 580.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1469.633 ; gain = 506.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1469.633 ; gain = 580.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1469.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1469.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete | Checksum: 5cc456bb
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1469.633 ; gain = 986.449
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_animation_0_0_synth_1/led_btn_animation_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP led_btn_animation_0_0, cache-ID = 4e1f7b80081e0f8a
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_animation_0_0_synth_1/led_btn_animation_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_btn_animation_0_0_utilization_synth.rpt -pb led_btn_animation_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:01:41 2025...
