<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\src\tn9k_f18a\fpga\tn_vdp_v1\impl\gwsynthesis\tn_vdp.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\src\tn9k_f18a\fpga\tn_vdp_v1\src\tn_vdp.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\src\tn9k_f18a\fpga\tn_vdp_v1\src\tn_vdp.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue May 30 21:08:37 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>21197</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6794</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_100</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk </td>
<td>clk</td>
<td>clk_100_w </td>
</tr>
<tr>
<td>clk_50</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_100_w </td>
<td>clk_100</td>
<td>clk_50_w </td>
</tr>
<tr>
<td>clk_25</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>clk_100_w </td>
<td>clk_100</td>
<td>clk_25_w </td>
</tr>
<tr>
<td>clk_125</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_25_w </td>
<td>clk_25</td>
<td>clk_125_w </td>
</tr>
<tr>
<td>clk_audio</td>
<td>Generated</td>
<td>22774.906</td>
<td>0.044
<td>0.000</td>
<td>11387.453</td>
<td>clk_25_w </td>
<td>clk_25</td>
<td>clk_audio_w </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>139.601</td>
<td>7.163
<td>0.000</td>
<td>69.801</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_7_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.954</td>
<td>62.679
<td>0.000</td>
<td>7.977</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.932</td>
<td>41.786
<td>0.000</td>
<td>11.966</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>279.202</td>
<td>3.582
<td>0.000</td>
<td>139.601</td>
<td>clk_7_inst/CLKOUT</td>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>clk_3_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_50</td>
<td>50.143(MHz)</td>
<td>54.463(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_25</td>
<td>25.071(MHz)</td>
<td>39.669(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_audio</td>
<td>0.044(MHz)</td>
<td>239.029(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>3.582(MHz)</td>
<td>432.079(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_100!</h4>
<h4>No timing paths to get frequency of clk_125!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_7_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.582</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_11_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.961</td>
</tr>
<tr>
<td>2</td>
<td>1.739</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_30_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.161</td>
</tr>
<tr>
<td>3</td>
<td>1.739</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_16_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.161</td>
</tr>
<tr>
<td>4</td>
<td>1.744</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_28_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.156</td>
</tr>
<tr>
<td>5</td>
<td>1.934</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_9_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.609</td>
</tr>
<tr>
<td>6</td>
<td>2.224</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_20_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.676</td>
</tr>
<tr>
<td>7</td>
<td>2.228</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_10_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.671</td>
</tr>
<tr>
<td>8</td>
<td>2.233</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_19_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.667</td>
</tr>
<tr>
<td>9</td>
<td>2.233</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_17_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.667</td>
</tr>
<tr>
<td>10</td>
<td>2.237</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_12_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.662</td>
</tr>
<tr>
<td>11</td>
<td>2.376</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_28_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.524</td>
</tr>
<tr>
<td>12</td>
<td>2.376</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_24_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.524</td>
</tr>
<tr>
<td>13</td>
<td>2.639</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg57unlock_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/linebuf1_linebuf1_0_0_s/DIA[7]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.261</td>
</tr>
<tr>
<td>14</td>
<td>2.639</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg57unlock_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/linebuf2_linebuf2_0_0_s/DIA[7]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.261</td>
</tr>
<tr>
<td>15</td>
<td>2.713</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_26_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.187</td>
</tr>
<tr>
<td>16</td>
<td>2.717</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_15_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.182</td>
</tr>
<tr>
<td>17</td>
<td>2.722</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_22_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.178</td>
</tr>
<tr>
<td>18</td>
<td>2.722</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_6_1_s/DI[0]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.178</td>
</tr>
<tr>
<td>19</td>
<td>2.766</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_7_s/DOA[0]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.777</td>
</tr>
<tr>
<td>20</td>
<td>2.820</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_15_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg_val_6_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.723</td>
</tr>
<tr>
<td>21</td>
<td>2.974</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_15_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_6_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.569</td>
</tr>
<tr>
<td>22</td>
<td>3.010</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_4_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.533</td>
</tr>
<tr>
<td>23</td>
<td>3.053</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.490</td>
</tr>
<tr>
<td>24</td>
<td>3.054</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_13_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.489</td>
</tr>
<tr>
<td>25</td>
<td>3.059</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_4_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.484</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.555</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/horz_en_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/horz_ff_s0/CE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>3</td>
<td>0.561</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_5_s0/RESET</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>4</td>
<td>0.561</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_14_s0/RESET</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>clk_audio:[R]</td>
<td>clk_audio:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_0_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_0_s3/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_0_s3/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_1_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_1_s1/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>f18a_top_inst/reset_cnt_r_1_s2/Q</td>
<td>f18a_top_inst/reset_cnt_r_1_s2/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>audio_divider_0_s0/Q</td>
<td>audio_divider_0_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>gromtick_0_s0/Q</td>
<td>gromtick_0_s0/D</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>gromtick_1_s0/Q</td>
<td>gromtick_1_s0/D</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>hdmi/cy_3_s0/Q</td>
<td>hdmi/cy_3_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>hdmi/cy_4_s0/Q</td>
<td>hdmi/cy_4_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/reset_n_i_r_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/reset_n_i_r1_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/reset_cnt_r_1_s2</td>
</tr>
<tr>
<td>4</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/reset_cnt_r_2_s2</td>
</tr>
<tr>
<td>5</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s</td>
</tr>
<tr>
<td>6</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_r_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg11t2ctba_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_dst_msb_r_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rh_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R4C29[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/Q</td>
</tr>
<tr>
<td>3.168</td>
<td>2.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/I0</td>
</tr>
<tr>
<td>4.200</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/I1</td>
</tr>
<tr>
<td>5.744</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C34[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/F</td>
</tr>
<tr>
<td>8.826</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/CIN</td>
</tr>
<tr>
<td>8.883</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/COUT</td>
</tr>
<tr>
<td>8.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/CIN</td>
</tr>
<tr>
<td>8.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/COUT</td>
</tr>
<tr>
<td>8.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/CIN</td>
</tr>
<tr>
<td>9.560</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/SUM</td>
</tr>
<tr>
<td>11.020</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4872_s12/I0</td>
</tr>
<tr>
<td>12.119</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4872_s12/F</td>
</tr>
<tr>
<td>14.227</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4872_s10/I0</td>
</tr>
<tr>
<td>15.259</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C22[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4872_s10/F</td>
</tr>
<tr>
<td>16.068</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4684_s39/I2</td>
</tr>
<tr>
<td>17.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4684_s39/F</td>
</tr>
<tr>
<td>17.173</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4684_s38/I0</td>
</tr>
<tr>
<td>18.205</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4684_s38/F</td>
</tr>
<tr>
<td>18.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_11_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.060, 39.307%; route: 10.443, 58.141%; tC2Q: 0.458, 2.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_30_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/I0</td>
</tr>
<tr>
<td>3.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/F</td>
</tr>
<tr>
<td>3.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I2</td>
</tr>
<tr>
<td>4.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.130</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.612</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.711</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>18.404</td>
<td>6.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_30_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_30_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_30_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 28.364%; route: 12.551, 69.112%; tC2Q: 0.458, 2.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_16_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/I0</td>
</tr>
<tr>
<td>3.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/F</td>
</tr>
<tr>
<td>3.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I2</td>
</tr>
<tr>
<td>4.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.130</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.612</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.711</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>18.404</td>
<td>6.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_16_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_16_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_16_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 28.364%; route: 12.551, 69.112%; tC2Q: 0.458, 2.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_28_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/I0</td>
</tr>
<tr>
<td>3.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/F</td>
</tr>
<tr>
<td>3.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I2</td>
</tr>
<tr>
<td>4.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.130</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.612</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.711</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>18.400</td>
<td>6.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_28_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_28_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C13</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_28_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 28.371%; route: 12.547, 69.105%; tC2Q: 0.458, 2.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R4C29[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/Q</td>
</tr>
<tr>
<td>3.168</td>
<td>2.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/I0</td>
</tr>
<tr>
<td>4.200</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/I1</td>
</tr>
<tr>
<td>5.744</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C34[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/F</td>
</tr>
<tr>
<td>8.826</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/CIN</td>
</tr>
<tr>
<td>8.883</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/COUT</td>
</tr>
<tr>
<td>8.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/CIN</td>
</tr>
<tr>
<td>8.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/COUT</td>
</tr>
<tr>
<td>8.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/CIN</td>
</tr>
<tr>
<td>9.054</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/COUT</td>
</tr>
<tr>
<td>9.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s/CIN</td>
</tr>
<tr>
<td>9.111</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s/COUT</td>
</tr>
<tr>
<td>9.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s/CIN</td>
</tr>
<tr>
<td>9.674</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s/SUM</td>
</tr>
<tr>
<td>10.495</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4868_s12/I0</td>
</tr>
<tr>
<td>11.527</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C29[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4868_s12/F</td>
</tr>
<tr>
<td>13.466</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4868_s11/I0</td>
</tr>
<tr>
<td>14.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C22[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4868_s11/F</td>
</tr>
<tr>
<td>15.391</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4676_s40/I0</td>
</tr>
<tr>
<td>16.017</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4676_s40/F</td>
</tr>
<tr>
<td>16.821</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4676_s38/I3</td>
</tr>
<tr>
<td>17.853</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4676_s38/F</td>
</tr>
<tr>
<td>17.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_9_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.701, 38.053%; route: 10.450, 59.344%; tC2Q: 0.458, 2.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_20_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/I0</td>
</tr>
<tr>
<td>3.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/F</td>
</tr>
<tr>
<td>3.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I2</td>
</tr>
<tr>
<td>4.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.130</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.612</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.711</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>17.920</td>
<td>6.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_20_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_20_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_20_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 29.141%; route: 12.067, 68.266%; tC2Q: 0.458, 2.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_10_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/I0</td>
</tr>
<tr>
<td>3.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/F</td>
</tr>
<tr>
<td>3.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I2</td>
</tr>
<tr>
<td>4.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.130</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.612</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.711</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>17.915</td>
<td>6.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_10_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_10_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_10_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 29.149%; route: 12.062, 68.258%; tC2Q: 0.458, 2.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_19_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/I0</td>
</tr>
<tr>
<td>3.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/F</td>
</tr>
<tr>
<td>3.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I2</td>
</tr>
<tr>
<td>4.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.130</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.612</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.711</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>17.911</td>
<td>6.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_19_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_19_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_19_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 29.156%; route: 12.058, 68.249%; tC2Q: 0.458, 2.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_17_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/I0</td>
</tr>
<tr>
<td>3.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/F</td>
</tr>
<tr>
<td>3.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I2</td>
</tr>
<tr>
<td>4.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.130</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.612</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.711</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>17.911</td>
<td>6.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_17_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_17_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_17_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 29.156%; route: 12.058, 68.249%; tC2Q: 0.458, 2.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_12_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/I0</td>
</tr>
<tr>
<td>3.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/F</td>
</tr>
<tr>
<td>3.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I2</td>
</tr>
<tr>
<td>4.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.130</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.612</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.711</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>17.906</td>
<td>6.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_12_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_12_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_12_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 29.164%; route: 12.053, 68.241%; tC2Q: 0.458, 2.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_28_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/I0</td>
</tr>
<tr>
<td>3.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/F</td>
</tr>
<tr>
<td>3.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I2</td>
</tr>
<tr>
<td>4.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.130</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>9.959</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.058</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C16[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>17.767</td>
<td>6.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_28_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_28_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C13</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_28_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 29.395%; route: 11.914, 67.990%; tC2Q: 0.458, 2.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_24_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/I0</td>
</tr>
<tr>
<td>3.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/F</td>
</tr>
<tr>
<td>3.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I2</td>
</tr>
<tr>
<td>4.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.130</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>9.959</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.058</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C16[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>17.767</td>
<td>6.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_24_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_24_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_24_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 29.395%; route: 11.914, 67.990%; tC2Q: 0.458, 2.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg57unlock_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg57unlock_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg57unlock_s0/Q</td>
</tr>
<tr>
<td>5.122</td>
<td>4.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/pixidx_3_s0/I0</td>
</tr>
<tr>
<td>6.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/pixidx_3_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/pix2_s36/I2</td>
</tr>
<tr>
<td>8.374</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/pix2_s36/F</td>
</tr>
<tr>
<td>8.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/pix2_s32/I0</td>
</tr>
<tr>
<td>8.523</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/pix2_s32/O</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/pix2_s30/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/pix2_s30/O</td>
</tr>
<tr>
<td>8.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/pix2_s29/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/pix2_s29/O</td>
</tr>
<tr>
<td>10.812</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/din_2_s4/I0</td>
</tr>
<tr>
<td>11.873</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C10[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/din_2_s4/F</td>
</tr>
<tr>
<td>12.291</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/din_2_s2/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/din_2_s2/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/din_1_s2/I3</td>
</tr>
<tr>
<td>14.753</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/din_1_s2/F</td>
</tr>
<tr>
<td>15.172</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/din_1_s1/I0</td>
</tr>
<tr>
<td>16.204</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/din_1_s1/F</td>
</tr>
<tr>
<td>17.504</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/linebuf1_linebuf1_0_0_s/DIA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/linebuf1_linebuf1_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.284, 36.407%; route: 10.518, 60.938%; tC2Q: 0.458, 2.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg57unlock_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/linebuf2_linebuf2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg57unlock_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg57unlock_s0/Q</td>
</tr>
<tr>
<td>5.122</td>
<td>4.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/pixidx_3_s0/I0</td>
</tr>
<tr>
<td>6.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/pixidx_3_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/pix2_s36/I2</td>
</tr>
<tr>
<td>8.374</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/pix2_s36/F</td>
</tr>
<tr>
<td>8.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/pix2_s32/I0</td>
</tr>
<tr>
<td>8.523</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/pix2_s32/O</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/pix2_s30/I0</td>
</tr>
<tr>
<td>8.686</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/pix2_s30/O</td>
</tr>
<tr>
<td>8.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/pix2_s29/I0</td>
</tr>
<tr>
<td>8.849</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/pix2_s29/O</td>
</tr>
<tr>
<td>10.812</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/din_2_s4/I0</td>
</tr>
<tr>
<td>11.873</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C10[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/din_2_s4/F</td>
</tr>
<tr>
<td>12.291</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/din_2_s2/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/din_2_s2/F</td>
</tr>
<tr>
<td>13.727</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/din_1_s2/I3</td>
</tr>
<tr>
<td>14.753</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/din_1_s2/F</td>
</tr>
<tr>
<td>15.172</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/din_1_s1/I0</td>
</tr>
<tr>
<td>16.204</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/din_1_s1/F</td>
</tr>
<tr>
<td>17.504</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/linebuf2_linebuf2_0_0_s/DIA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/linebuf2_linebuf2_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/linebuf2_linebuf2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.284, 36.407%; route: 10.518, 60.938%; tC2Q: 0.458, 2.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_26_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/I0</td>
</tr>
<tr>
<td>3.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/F</td>
</tr>
<tr>
<td>3.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I2</td>
</tr>
<tr>
<td>4.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.130</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.612</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.711</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>17.431</td>
<td>5.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_26_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_26_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_26_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 29.971%; route: 11.578, 67.363%; tC2Q: 0.458, 2.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_15_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/I0</td>
</tr>
<tr>
<td>3.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/F</td>
</tr>
<tr>
<td>3.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I2</td>
</tr>
<tr>
<td>4.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.130</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.612</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.711</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>17.426</td>
<td>5.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_15_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_15_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_15_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 29.979%; route: 11.573, 67.354%; tC2Q: 0.458, 2.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_22_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/I0</td>
</tr>
<tr>
<td>3.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/F</td>
</tr>
<tr>
<td>3.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I2</td>
</tr>
<tr>
<td>4.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.130</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.612</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.711</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>17.422</td>
<td>5.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_22_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_22_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_22_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 29.987%; route: 11.568, 67.345%; tC2Q: 0.458, 2.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_6_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg35bml_w_1_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/I0</td>
</tr>
<tr>
<td>3.634</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s4/F</td>
</tr>
<tr>
<td>3.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/I2</td>
</tr>
<tr>
<td>4.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.130</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.612</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/I3</td>
</tr>
<tr>
<td>11.711</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R26C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/din_3_s0/F</td>
</tr>
<tr>
<td>17.422</td>
<td>5.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_6_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_6_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_6_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 29.987%; route: 11.568, 67.345%; tC2Q: 0.458, 2.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_7_s/CLKA</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_7_s/DOA[0]</td>
</tr>
<tr>
<td>6.643</td>
<td>2.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/pix_in_0_s6/I0</td>
</tr>
<tr>
<td>7.742</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/pix_in_0_s6/F</td>
</tr>
<tr>
<td>7.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/pix_in_0_s5/I0</td>
</tr>
<tr>
<td>7.891</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/pix_in_0_s5/O</td>
</tr>
<tr>
<td>9.360</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s50/I0</td>
</tr>
<tr>
<td>10.386</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C28[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s50/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s46/I3</td>
</tr>
<tr>
<td>11.831</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C29[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s46/F</td>
</tr>
<tr>
<td>12.250</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s42/I3</td>
</tr>
<tr>
<td>13.282</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s42/F</td>
</tr>
<tr>
<td>14.086</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s39/I3</td>
</tr>
<tr>
<td>15.118</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s39/F</td>
</tr>
<tr>
<td>15.922</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C27[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s51/I3</td>
</tr>
<tr>
<td>17.021</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C27[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4696_s51/F</td>
</tr>
<tr>
<td>17.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C27[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C27[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.463, 38.522%; route: 6.854, 40.855%; tC2Q: 3.460, 20.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg_val_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R4C27[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_15_s0/Q</td>
</tr>
<tr>
<td>2.364</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regaddr_5_s0/I0</td>
</tr>
<tr>
<td>3.186</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>92</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regaddr_5_s0/F</td>
</tr>
<tr>
<td>8.294</td>
<td>5.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/n1251_s4/I0</td>
</tr>
<tr>
<td>9.116</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/n1251_s4/F</td>
</tr>
<tr>
<td>10.112</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_0_s105/I3</td>
</tr>
<tr>
<td>11.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C28[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_0_s105/F</td>
</tr>
<tr>
<td>12.961</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_6_s135/I1</td>
</tr>
<tr>
<td>14.060</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_6_s135/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_6_s120/I0</td>
</tr>
<tr>
<td>14.209</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_6_s120/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_6_s104/I1</td>
</tr>
<tr>
<td>14.372</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C25[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_6_s104/O</td>
</tr>
<tr>
<td>16.967</td>
<td>2.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg_val_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg_val_6_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg_val_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.087, 24.440%; route: 12.177, 72.819%; tC2Q: 0.458, 2.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R4C27[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_15_s0/Q</td>
</tr>
<tr>
<td>2.364</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regaddr_5_s0/I0</td>
</tr>
<tr>
<td>3.186</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>92</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regaddr_5_s0/F</td>
</tr>
<tr>
<td>8.294</td>
<td>5.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/n1251_s4/I0</td>
</tr>
<tr>
<td>9.116</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/n1251_s4/F</td>
</tr>
<tr>
<td>10.112</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_0_s105/I3</td>
</tr>
<tr>
<td>11.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C28[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_0_s105/F</td>
</tr>
<tr>
<td>12.961</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_6_s135/I1</td>
</tr>
<tr>
<td>14.060</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_6_s135/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_6_s120/I0</td>
</tr>
<tr>
<td>14.209</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_6_s120/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_6_s104/I1</td>
</tr>
<tr>
<td>14.372</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C25[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_6_s104/O</td>
</tr>
<tr>
<td>16.813</td>
<td>2.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_6_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.087, 24.667%; route: 12.024, 72.567%; tC2Q: 0.458, 2.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R4C29[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/Q</td>
</tr>
<tr>
<td>3.168</td>
<td>2.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/I0</td>
</tr>
<tr>
<td>4.200</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/I1</td>
</tr>
<tr>
<td>5.744</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C34[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/F</td>
</tr>
<tr>
<td>8.826</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/CIN</td>
</tr>
<tr>
<td>8.883</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/COUT</td>
</tr>
<tr>
<td>8.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/CIN</td>
</tr>
<tr>
<td>8.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/COUT</td>
</tr>
<tr>
<td>8.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/CIN</td>
</tr>
<tr>
<td>9.054</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/COUT</td>
</tr>
<tr>
<td>9.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s/CIN</td>
</tr>
<tr>
<td>9.111</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s/COUT</td>
</tr>
<tr>
<td>9.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s/CIN</td>
</tr>
<tr>
<td>9.168</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s/COUT</td>
</tr>
<tr>
<td>9.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s/CIN</td>
</tr>
<tr>
<td>9.282</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s/COUT</td>
</tr>
<tr>
<td>9.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1065_1_s/CIN</td>
</tr>
<tr>
<td>9.339</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1065_1_s/COUT</td>
</tr>
<tr>
<td>9.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1064_1_s/CIN</td>
</tr>
<tr>
<td>9.396</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1064_1_s/COUT</td>
</tr>
<tr>
<td>9.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1063_1_s/CIN</td>
</tr>
<tr>
<td>9.959</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1063_1_s/SUM</td>
</tr>
<tr>
<td>10.449</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4858_s12/I0</td>
</tr>
<tr>
<td>11.548</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4858_s12/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4656_s39/I3</td>
</tr>
<tr>
<td>14.331</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C27[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4656_s39/F</td>
</tr>
<tr>
<td>15.955</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4656_s37/I2</td>
</tr>
<tr>
<td>16.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4656_s37/F</td>
</tr>
<tr>
<td>16.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_4_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.940, 35.928%; route: 10.135, 61.299%; tC2Q: 0.458, 2.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.346</td>
<td>2.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_sa_9_s1/I0</td>
</tr>
<tr>
<td>4.378</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_sa_9_s1/F</td>
</tr>
<tr>
<td>6.190</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C33[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2536_s1/I1</td>
</tr>
<tr>
<td>6.740</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C33[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2536_s1/COUT</td>
</tr>
<tr>
<td>6.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C33[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2535_s1/CIN</td>
</tr>
<tr>
<td>6.797</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2535_s1/COUT</td>
</tr>
<tr>
<td>6.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C33[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2534_s1/CIN</td>
</tr>
<tr>
<td>6.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2534_s1/COUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C33[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2533_s1/CIN</td>
</tr>
<tr>
<td>6.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2533_s1/COUT</td>
</tr>
<tr>
<td>6.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C33[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2532_s1/CIN</td>
</tr>
<tr>
<td>7.439</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C33[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2532_s1/SUM</td>
</tr>
<tr>
<td>7.863</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_3_s33/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C34[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_3_s33/F</td>
</tr>
<tr>
<td>8.906</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s20/I2</td>
</tr>
<tr>
<td>9.932</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s20/F</td>
</tr>
<tr>
<td>10.351</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s16/I0</td>
</tr>
<tr>
<td>11.450</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s16/F</td>
</tr>
<tr>
<td>13.075</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s38/I3</td>
</tr>
<tr>
<td>14.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s38/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s23/I3</td>
</tr>
<tr>
<td>15.696</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s23/F</td>
</tr>
<tr>
<td>15.702</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s20/I2</td>
</tr>
<tr>
<td>16.734</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s20/F</td>
</tr>
<tr>
<td>16.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.601, 52.159%; route: 7.431, 45.062%; tC2Q: 0.458, 2.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R4C29[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/Q</td>
</tr>
<tr>
<td>3.168</td>
<td>2.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/I0</td>
</tr>
<tr>
<td>4.200</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/I1</td>
</tr>
<tr>
<td>5.744</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C34[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/F</td>
</tr>
<tr>
<td>8.826</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/CIN</td>
</tr>
<tr>
<td>8.883</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/COUT</td>
</tr>
<tr>
<td>8.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/CIN</td>
</tr>
<tr>
<td>9.446</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/SUM</td>
</tr>
<tr>
<td>10.415</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4876_s12/I0</td>
</tr>
<tr>
<td>11.041</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C28[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4876_s12/F</td>
</tr>
<tr>
<td>12.820</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C25[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4692_s43/I0</td>
</tr>
<tr>
<td>13.852</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C25[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4692_s43/F</td>
</tr>
<tr>
<td>14.657</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4692_s40/I3</td>
</tr>
<tr>
<td>15.282</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C24[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4692_s40/F</td>
</tr>
<tr>
<td>15.701</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C25[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4692_s38/I3</td>
</tr>
<tr>
<td>16.733</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C25[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4692_s38/F</td>
</tr>
<tr>
<td>16.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C25[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C25[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_13_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C25[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.999, 36.383%; route: 10.031, 60.838%; tC2Q: 0.458, 2.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R4C29[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0/Q</td>
</tr>
<tr>
<td>3.168</td>
<td>2.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/I0</td>
</tr>
<tr>
<td>4.200</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/I1</td>
</tr>
<tr>
<td>5.744</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C34[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/F</td>
</tr>
<tr>
<td>8.826</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/CIN</td>
</tr>
<tr>
<td>8.883</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/COUT</td>
</tr>
<tr>
<td>8.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/CIN</td>
</tr>
<tr>
<td>8.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/COUT</td>
</tr>
<tr>
<td>8.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/CIN</td>
</tr>
<tr>
<td>9.054</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s/COUT</td>
</tr>
<tr>
<td>9.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s/CIN</td>
</tr>
<tr>
<td>9.111</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s/COUT</td>
</tr>
<tr>
<td>9.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s/CIN</td>
</tr>
<tr>
<td>9.168</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s/COUT</td>
</tr>
<tr>
<td>9.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1067_1_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s/CIN</td>
</tr>
<tr>
<td>9.282</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1066_1_s/COUT</td>
</tr>
<tr>
<td>9.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1065_1_s/CIN</td>
</tr>
<tr>
<td>9.339</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1065_1_s/COUT</td>
</tr>
<tr>
<td>9.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1064_1_s/CIN</td>
</tr>
<tr>
<td>9.396</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1064_1_s/COUT</td>
</tr>
<tr>
<td>9.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1063_1_s/CIN</td>
</tr>
<tr>
<td>9.959</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1063_1_s/SUM</td>
</tr>
<tr>
<td>10.449</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4858_s12/I0</td>
</tr>
<tr>
<td>11.548</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4858_s12/F</td>
</tr>
<tr>
<td>13.178</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4858_s11/I0</td>
</tr>
<tr>
<td>14.000</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C27[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4858_s11/F</td>
</tr>
<tr>
<td>15.629</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4858_s9/I3</td>
</tr>
<tr>
<td>16.728</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4858_s9/F</td>
</tr>
<tr>
<td>16.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_4_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C22[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.217, 37.716%; route: 9.808, 59.503%; tC2Q: 0.458, 2.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/horz_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/horz_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/horz_en_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/horz_en_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/horz_ff_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/horz_ff_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/horz_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R9C35[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_1_s0/Q</td>
</tr>
<tr>
<td>0.760</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_5_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 42.092%; tC2Q: 0.333, 57.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R9C35[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_1_s0/Q</td>
</tr>
<tr>
<td>0.760</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_14_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 42.092%; tC2Q: 0.333, 57.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R16C3[2][A]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>0.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C46[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/I0</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R16C3[2][A]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>0.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.732</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.732, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.732, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>680</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n50_s4/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n50_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>680</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>680</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R16C38[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n889_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n889_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>680</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>680</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C40[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n915_s0/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n915_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>680</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C13[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_x_s7/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_x_s7/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C13[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_cnt_en_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_x_1_s5/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_x_1_s5/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C16[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_0_s8/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_0_s8/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C18[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_x_2_s6/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/pixcnt_x_2_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/n927_s0/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/n927_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C38[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_0_s3/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/n159_s8/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/n159_s8/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/n158_s6/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/n158_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_1_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2264_s0/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2264_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2262_s0/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2262_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/reset_cnt_r_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/reset_cnt_r_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[1][A]</td>
<td>f18a_top_inst/reset_cnt_r_1_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C16[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/reset_cnt_r_1_s2/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[1][A]</td>
<td>f18a_top_inst/n15_s2/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C16[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/n15_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/reset_cnt_r_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[1][A]</td>
<td>f18a_top_inst/reset_cnt_r_1_s2/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C16[1][A]</td>
<td>f18a_top_inst/reset_cnt_r_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_divider_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>680</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[0][A]</td>
<td>audio_divider_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C2[0][A]</td>
<td style=" font-weight:bold;">audio_divider_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[0][A]</td>
<td>n108_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C2[0][A]</td>
<td style=" background: #97FFFF;">n108_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[0][A]</td>
<td style=" font-weight:bold;">audio_divider_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>680</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[0][A]</td>
<td>audio_divider_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C2[0][A]</td>
<td>audio_divider_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>gromtick_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>gromtick_0_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C6[1][A]</td>
<td style=" font-weight:bold;">gromtick_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n83_s2/I0</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n83_s2/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" font-weight:bold;">gromtick_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>gromtick_0_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>gromtick_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>gromtick_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>gromtick_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">gromtick_1_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>n82_s0/I1</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">n82_s0/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">gromtick_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>gromtick_1_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>gromtick_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>680</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C40[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n50_s6/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n50_s6/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>680</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>680</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[1][A]</td>
<td>hdmi/cy_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C46[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_3_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[1][A]</td>
<td>hdmi/n347_s1/I3</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C46[1][A]</td>
<td style=" background: #97FFFF;">hdmi/n347_s1/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>680</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[1][A]</td>
<td>hdmi/cy_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C46[1][A]</td>
<td>hdmi/cy_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>680</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>hdmi/cy_4_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C46[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_4_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>hdmi/n346_s1/I3</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td style=" background: #97FFFF;">hdmi/n346_s1/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>680</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>hdmi/cy_4_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>hdmi/cy_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n436_s1/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n436_s1/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1667</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_n_i_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_n_i_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_n_i_r_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_n_i_r1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_n_i_r1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_n_i_r1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_cnt_r_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_cnt_r_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_cnt_r_1_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_cnt_r_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_cnt_r_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_cnt_r_2_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_r_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_r_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_r_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg11t2ctba_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg11t2ctba_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg11t2ctba_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_dst_msb_r_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_dst_msb_r_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_dst_msb_r_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rh_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rh_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rh_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1667</td>
<td>clk_50_w</td>
<td>1.582</td>
<td>0.262</td>
</tr>
<tr>
<td>680</td>
<td>clk_25_w</td>
<td>14.678</td>
<td>0.661</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.983</td>
<td>3.143</td>
</tr>
<tr>
<td>211</td>
<td>reset_n_r_0</td>
<td>8.080</td>
<td>3.939</td>
</tr>
<tr>
<td>163</td>
<td>n957_5</td>
<td>13.009</td>
<td>1.813</td>
</tr>
<tr>
<td>132</td>
<td>addr2[0]</td>
<td>8.971</td>
<td>1.874</td>
</tr>
<tr>
<td>128</td>
<td>addr1[0]</td>
<td>18.927</td>
<td>2.162</td>
</tr>
<tr>
<td>128</td>
<td>addr1[5]</td>
<td>12.392</td>
<td>3.335</td>
</tr>
<tr>
<td>128</td>
<td>addr1[6]</td>
<td>12.191</td>
<td>3.508</td>
</tr>
<tr>
<td>128</td>
<td>addr1[7]</td>
<td>12.493</td>
<td>3.334</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C31</td>
<td>91.67%</td>
</tr>
<tr>
<td>R21C21</td>
<td>90.28%</td>
</tr>
<tr>
<td>R21C25</td>
<td>90.28%</td>
</tr>
<tr>
<td>R9C35</td>
<td>90.28%</td>
</tr>
<tr>
<td>R15C40</td>
<td>90.28%</td>
</tr>
<tr>
<td>R16C20</td>
<td>90.28%</td>
</tr>
<tr>
<td>R5C34</td>
<td>88.89%</td>
</tr>
<tr>
<td>R9C36</td>
<td>88.89%</td>
</tr>
<tr>
<td>R8C32</td>
<td>88.89%</td>
</tr>
<tr>
<td>R14C31</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_100 -source [get_ports {clk}] -master_clock clk -divide_by 7 -multiply_by 26 -add [get_nets {clk_100_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_50 -source [get_nets {clk_100_w}] -master_clock clk_100 -divide_by 2 -multiply_by 1 -add [get_nets {clk_50_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_25 -source [get_nets {clk_100_w}] -master_clock clk_100 -divide_by 4 -multiply_by 1 -add [get_nets {clk_25_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_125 -source [get_nets {clk_25_w}] -master_clock clk_25 -divide_by 1 -multiply_by 5 -add [get_nets {clk_125_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_audio -source [get_nets {clk_25_w}] -master_clock clk_25 -divide_by 571 -multiply_by 1 -add [get_nets {clk_audio_w}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_50}] -group [get_clocks {clk_25}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_25}] -group [get_clocks {clk_audio}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
