#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Jun 22 10:09:08 2018
# Process ID: 4752
# Current directory: C:/Users/shlab_23/Downloads/final_student/final_exam
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2432 C:\Users\shlab_23\Downloads\final_student\final_exam\final_exam.xpr
# Log file: C:/Users/shlab_23/Downloads/final_student/final_exam/vivado.log
# Journal file: C:/Users/shlab_23/Downloads/final_student/final_exam\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Jinyo/Downloads/final_student/final_exam' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 907.465 ; gain = 198.270
update_compile_order -fileset sources_1
file mkdir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk
write_hwdef -force  -file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk -hwspec C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk -hwspec C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:final_ip:1.0 - final_ip_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 922.988 ; gain = 15.523
ipx::edit_ip_in_project -upgrade true -name final_ip_v1_0_v1_0_project -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.tmp/final_ip_v1_0_v1_0_project c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/shlab_23/downloads/final_student/final_exam/final_exam.tmp/final_ip_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 957.828 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0'.
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_final_ip_0_0 to use current project options
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/shlab_23/Downloads/final_student/final_exam/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block final_ip_0 .
Exporting to file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1149.191 ; gain = 117.883
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_final_ip_0_0_synth_1 design_1_auto_pc_0_synth_1}
[Fri Jun 22 11:03:31 2018] Launched design_1_final_ip_0_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_final_ip_0_0_synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1162.168 ; gain = 12.977
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jun 22 11:05:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1/runme.log
[Fri Jun 22 11:05:28 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Jun 22 11:05:45 2018] Launched synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_final_ip_0_0/design_1_final_ip_0_0.dcp' for cell 'design_1_i/final_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 91 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1520.973 ; gain = 299.539
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 9 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[8]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[9]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[10]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[11]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[12]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[13]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[14]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[15]} ]]
save_constraints -force
INFO: [Project 1-239] Creating target file 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/constrs_1/new/design_1_wrapper.xdc' for the 'constrs_1' constraints set.
INFO: [Project 1-96] Target constrs file set to 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/constrs_1/new/design_1_wrapper.xdc' for the 'constrs_1' constraints set.
launch_runs impl_1 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1520.973 ; gain = 0.000
[Fri Jun 22 11:08:24 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471586
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq5'u0 [get_hw_probes design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq5'u1 [get_hw_probes design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-22 11:22:29
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Jun-22 11:22:51
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-22 11:22:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-22 11:22:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0'.
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_final_ip_0_0 to use current project options
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/shlab_23/Downloads/final_student/final_exam/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block final_ip_0 .
Exporting to file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1928.777 ; gain = 69.152
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 4.939 MB.
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
[Fri Jun 22 11:27:52 2018] Launched design_1_final_ip_0_0_synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 22 11:28:10 2018] Launched design_1_final_ip_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_final_ip_0_0_synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1/runme.log
[Fri Jun 22 11:28:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-22 11:36:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-22 11:36:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0'.
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_final_ip_0_0 to use current project options
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/shlab_23/Downloads/final_student/final_exam/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block final_ip_0 .
Exporting to file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.445 ; gain = 52.652
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 5.948 MB.
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
[Fri Jun 22 11:41:00 2018] Launched design_1_final_ip_0_0_synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 22 11:42:17 2018] Launched synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1/runme.log
[Fri Jun 22 11:42:17 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
report_ip_status -name ip_status 
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-22 11:50:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-22 11:50:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471586
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471586
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471586
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471586
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0'.
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_final_ip_0_0 to use current project options
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/shlab_23/Downloads/final_student/final_exam/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block final_ip_0 .
Exporting to file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2067.961 ; gain = 31.605
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 6.958 MB.
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
[Fri Jun 22 11:57:32 2018] Launched design_1_final_ip_0_0_synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 22 11:57:46 2018] Launched design_1_final_ip_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_final_ip_0_0_synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1/runme.log
[Fri Jun 22 11:57:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
report_ip_status -name ip_status 
reset_run impl_1
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 22 12:00:19 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0'.
report_ip_status -name ip_status
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_final_ip_0_0 to use current project options
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/shlab_23/Downloads/final_student/final_exam/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block final_ip_0 .
Exporting to file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2143.773 ; gain = 28.840
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 8.004 MB.
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
[Fri Jun 22 12:00:48 2018] Launched design_1_final_ip_0_0_synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 22 12:01:03 2018] Launched design_1_final_ip_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_final_ip_0_0_synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1/runme.log
[Fri Jun 22 12:01:03 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471586
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471586
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0'.
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_final_ip_0_0 to use current project options
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/shlab_23/Downloads/final_student/final_exam/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block final_ip_0 .
Exporting to file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2223.262 ; gain = 61.027
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 9.050 MB.
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
[Fri Jun 22 12:13:33 2018] Launched design_1_final_ip_0_0_synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run design_1_final_ip_0_0_synth_1
[Fri Jun 22 12:14:04 2018] Waiting for design_1_final_ip_0_0_synth_1 to finish...
[Fri Jun 22 12:14:09 2018] Waiting for design_1_final_ip_0_0_synth_1 to finish...
[Fri Jun 22 12:14:14 2018] Waiting for design_1_final_ip_0_0_synth_1 to finish...
[Fri Jun 22 12:14:19 2018] Waiting for design_1_final_ip_0_0_synth_1 to finish...
[Fri Jun 22 12:14:29 2018] Waiting for design_1_final_ip_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_final_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_final_ip_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_final_ip_0_0.tcl -notrace
Command: synth_design -top design_1_final_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7060 
WARNING: [Synth 8-2507] parameter declaration becomes local in final_ip_v1_0_M00_AXI with formal parameter declaration list [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:189]
WARNING: [Synth 8-992] dst_addr is already implicitly declared earlier [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0.v:219]
WARNING: [Synth 8-992] the_second_max is already implicitly declared earlier [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0.v:220]
WARNING: [Synth 8-992] the_second_min is already implicitly declared earlier [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0.v:221]
WARNING: [Synth 8-992] part2_done is already implicitly declared earlier [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0.v:222]
WARNING: [Synth 8-992] part3_done is already implicitly declared earlier [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0.v:223]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 374.328 ; gain = 89.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_final_ip_0_0' [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_final_ip_0_0/synth/design_1_final_ip_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'final_ip_v1_0' [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0.v:13]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'final_ip_v1_0_S00_AXI' [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
	Parameter S_MAIN_WAIT bound to: 0 - type: integer 
	Parameter S_MAIN_START bound to: 1 - type: integer 
	Parameter S_MAIN_SEND_DONE bound to: 2 - type: integer 
	Parameter S_MAIN_COMPUTE bound to: 3 - type: integer 
	Parameter S_MAIN_TWO bound to: 4 - type: integer 
	Parameter S_MAIN_THREE bound to: 5 - type: integer 
	Parameter S_MAIN_FOUR bound to: 6 - type: integer 
	Parameter S_MAIN_SEND bound to: 7 - type: integer 
	Parameter S_MAIN_CLEAR bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_S00_AXI.v:467]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_S00_AXI.v:468]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_S00_AXI.v:469]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_S00_AXI.v:470]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_S00_AXI.v:472]
INFO: [Synth 8-226] default block is never used [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_S00_AXI.v:256]
INFO: [Synth 8-226] default block is never used [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_S00_AXI.v:432]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_S00_AXI.v:232]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_S00_AXI.v:502]
INFO: [Synth 8-256] done synthesizing module 'final_ip_v1_0_S00_AXI' (1#1) [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'final_ip_v1_0_M00_AXI' [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_READ bound to: 2'b01 
	Parameter INIT_WRITE bound to: 2'b10 
	Parameter COPY_DONE bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:192]
INFO: [Synth 8-226] default block is never used [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:634]
INFO: [Synth 8-256] done synthesizing module 'final_ip_v1_0_M00_AXI' (2#1) [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'final_ip_v1_0' (3#1) [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_final_ip_0_0' (4#1) [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_final_ip_0_0/synth/design_1_final_ip_0_0.v:58]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[31]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[30]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[29]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[28]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[27]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[26]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[25]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[24]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[23]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[22]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[21]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[20]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[19]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[18]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[17]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[16]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[15]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[14]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[13]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[12]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[11]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[10]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[9]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[8]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[7]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[6]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[5]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[4]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[3]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[2]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RUSER[3]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RUSER[2]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RUSER[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 405.137 ; gain = 120.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 405.137 ; gain = 120.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 722.781 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 722.781 ; gain = 438.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 722.781 ; gain = 438.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 722.781 ; gain = 438.441
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "buffer_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "P_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "P_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "P_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "P_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_2_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_wdata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:236]
WARNING: [Synth 8-6014] Unused sequential element write_index_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:437]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:263]
WARNING: [Synth 8-6014] Unused sequential element read_index_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:566]
WARNING: [Synth 8-6014] Unused sequential element write_index_reg_rep was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:437]
WARNING: [Synth 8-327] inferring latch for variable 'axi_wdata_reg' [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:253]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 722.781 ; gain = 438.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 36    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	   3 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 8     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	   3 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module final_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 36    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   3 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 8     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	   3 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 1     
Module final_ip_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "P_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "P_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "P_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "P_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/final_ip_v1_0_M00_AXI_inst/write_index_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:437]
WARNING: [Synth 8-6014] Unused sequential element inst/final_ip_v1_0_M00_AXI_inst/read_index_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:566]
WARNING: [Synth 8-6014] Unused sequential element inst/final_ip_v1_0_M00_AXI_inst/axi_awaddr_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:236]
WARNING: [Synth 8-6014] Unused sequential element inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/dcb3/hdl/final_ip_v1_0_M00_AXI.v:263]
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awlen[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awlen[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awlen[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awlen[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_awuser[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_wuser[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_wuser[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_wuser[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_wuser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arlen[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arlen[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arlen[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arlen[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arlock driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_final_ip_0_0 has port m00_axi_aruser[0] driven by constant 1
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_bresp[1]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_buser[0]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rid[0]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[31]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[30]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[29]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[28]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[27]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[26]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[25]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[24]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[23]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[22]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[21]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[20]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[19]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[18]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[17]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[16]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[15]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[14]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[13]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[12]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[11]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[10]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[9]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[8]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[7]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[6]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[5]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[4]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[3]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[2]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[1]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rdata[0]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rresp[1]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_rresp[0]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_ruser[3]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_ruser[2]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_ruser[1]
WARNING: [Synth 8-3331] design design_1_final_ip_0_0 has unconnected port m00_axi_ruser[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_18/\inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_18/\inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_18/\inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_18/\inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_18/\inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_18/\inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[5] )
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[2]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[3]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[4]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[5]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3886] merging instance 'inst/final_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/final_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/final_ip_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/final_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/final_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/final_ip_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module final_ip_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module final_ip_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module final_ip_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module final_ip_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module final_ip_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module final_ip_v1_0_S00_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 722.781 ; gain = 438.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+--------------------------------------------+-----------+----------------------+---------------+
|Module Name           | RTL Object                                 | Inference | Size (Depth x Width) | Primitives    | 
+----------------------+--------------------------------------------+-----------+----------------------+---------------+
|design_1_final_ip_0_0 | inst/final_ip_v1_0_M00_AXI_inst/buffer_reg | Implied   | 2 x 32               | RAM32M x 12   | 
+----------------------+--------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 722.781 ; gain = 438.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 722.781 ; gain = 438.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg_rep[0]' (FDRE) to 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg_rep[1]' (FDRE) to 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg_rep[2]' (FDRE) to 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg_rep[3]' (FDRE) to 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 737.410 ; gain = 453.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 737.410 ; gain = 453.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 737.410 ; gain = 453.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 737.410 ; gain = 453.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 737.410 ; gain = 453.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 737.410 ; gain = 453.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 737.410 ; gain = 453.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    28|
|2     |LUT1   |    34|
|3     |LUT2   |    41|
|4     |LUT3   |    62|
|5     |LUT4   |    72|
|6     |LUT5   |   110|
|7     |LUT6   |   258|
|8     |MUXF7  |    68|
|9     |RAM32M |    12|
|10    |FDRE   |   733|
|11    |FDSE   |    11|
|12    |LDC    |    32|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |  1461|
|2     |  inst                         |final_ip_v1_0         |  1461|
|3     |    final_ip_v1_0_S00_AXI_inst |final_ip_v1_0_S00_AXI |  1186|
|4     |    final_ip_v1_0_M00_AXI_inst |final_ip_v1_0_M00_AXI |   275|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 737.410 ; gain = 453.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 737.410 ; gain = 135.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 737.410 ; gain = 453.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_final_ip_0_0' is not ideal for floorplanning, since the cellview 'final_ip_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  LDC => LDCE: 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

155 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 739.633 ; gain = 458.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/design_1_final_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_final_ip_0_0/design_1_final_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/design_1_final_ip_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 739.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 22 12:14:27 2018...
[Fri Jun 22 12:14:29 2018] design_1_final_ip_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2232.164 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_final_ip_0_0/design_1_final_ip_0_0.dcp' for cell 'design_1_i/final_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/constrs_1/new/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2284.211 ; gain = 52.047
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[8]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[9]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[10]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[11]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[12]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[13]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[14]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P_next[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/P[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/index[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[1]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[2]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[3]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[4]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[5]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[6]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[7]} {design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/mst_exec_state[0]} {design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/mst_exec_state[1]} ]]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 22 12:15:30 2018] Launched synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1/runme.log
[Fri Jun 22 12:15:30 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
reset_run impl_1
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0'.
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_final_ip_0_0 to use current project options
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/shlab_23/Downloads/final_student/final_exam/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block final_ip_0 .
Exporting to file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2316.160 ; gain = 31.949
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 10.100 MB.
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
[Fri Jun 22 12:17:29 2018] Launched design_1_final_ip_0_0_synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 22 12:17:45 2018] Launched design_1_final_ip_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_final_ip_0_0_synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1/runme.log
[Fri Jun 22 12:17:45 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
report_ip_status -name ip_status 
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0'.
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_final_ip_0_0 to use current project options
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/shlab_23/Downloads/final_student/final_exam/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block final_ip_0 .
Exporting to file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2395.578 ; gain = 32.500
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 13.803 MB.
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
[Fri Jun 22 12:30:37 2018] Launched design_1_final_ip_0_0_synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 22 12:30:57 2018] Launched design_1_final_ip_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_final_ip_0_0_synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1/runme.log
[Fri Jun 22 12:30:57 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 22 12:35:56 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
reset_run impl_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_final_ip_0_0 to use current project options
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/shlab_23/Downloads/final_student/final_exam/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block final_ip_0 .
Exporting to file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.035 ; gain = 45.152
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 14.851 MB.
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
[Fri Jun 22 12:36:41 2018] Launched design_1_final_ip_0_0_synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 22 12:36:56 2018] Launched design_1_final_ip_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_final_ip_0_0_synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1/runme.log
[Fri Jun 22 12:36:56 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471586
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471586
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
launch_sdk -workspace C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk -hwspec C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk -hwspec C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0'.
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_final_ip_0_0 to use current project options
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/shlab_23/Downloads/final_student/final_exam/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block final_ip_0 .
Exporting to file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2558.156 ; gain = 43.828
catch { config_ip_cache -export [get_ips -all design_1_final_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 15.907 MB.
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_final_ip_0_0_synth_1
[Fri Jun 22 12:54:23 2018] Launched design_1_final_ip_0_0_synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 22 12:54:38 2018] Launched design_1_final_ip_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_final_ip_0_0_synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1/runme.log
[Fri Jun 22 12:54:38 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1

reset_run design_1_final_ip_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1

delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 22 12:55:02 2018] Launched design_1_final_ip_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_final_ip_0_0_synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/runme.log
synth_1: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1/runme.log
[Fri Jun 22 12:55:02 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 14 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
reset_run impl_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_final_ip_0_0 to use current project options
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/shlab_23/Downloads/final_student/final_exam/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_processing_system7_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_axi_smc_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_rst_ps7_0_100M_0_synth_1

set_property synth_checkpoint_mode None [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block final_ip_0 .
Exporting to file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2632.906 ; gain = 45.402
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 22 12:58:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1/runme.log
[Fri Jun 22 12:58:13 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
report_ip_status -name ip_status 
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
current_project final_ip_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 15 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project final_exam
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/final_student/final_exam/ip_repo/final_ip_1.0'.
report_ip_status -name ip_status
current_project final_ip_v1_0_v1_0_project
current_project final_exam
upgrade_ip -vlnv xilinx.com:user:final_ip:1.0 [get_ips  design_1_final_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_final_ip_0_0 to use current project options
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/shlab_23/Downloads/final_student/final_exam/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_final_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block final_ip_0 .
Exporting to file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2712.219 ; gain = 41.613
export_ip_user_files -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files -ipstatic_source_dir C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/modelsim} {questa=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/questa} {riviera=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/riviera} {activehdl=C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun 22 13:09:41 2018] Launched synth_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/synth_1/runme.log
[Fri Jun 22 13:09:41 2018] Launched impl_1...
Run output will be captured here: C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/runme.log
report_ip_status -name ip_status 
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471586
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471586
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471586
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471586
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/impl_1/design_1_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
current_project final_ip_v1_0_v1_0_project
close_project
****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source c:/users/shlab_23/downloads/final_student/final_exam/final_exam.tmp/final_ip_v1_0_v1_0_project/final_ip_v1_0_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/shlab_23/downloads/final_student/final_exam/final_exam.tmp/final_ip_v1_0_v1_0_project/final_ip_v1_0_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Jun 22 13:17:08 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 13:17:08 2018...
