#@ # 
#@ # Running pt_shell Version E-2010.12 for linux -- Nov 23, 2010
#@ # Date:   Mon Mar 21 12:23:46 2022
#@ # Run by: siu85651@engr-e132-d16.engr.siu.edu
#@ 

source /synopsys/PT/admin/setup/.synopsys_pt.setup
#@ #
#@ # .synopsys_pt.setup: Initialization File for PrimeTime
#@ #
#@ 
#@ 
#@ #
#@ # Enable stack trace output on fatal.  Not available for all architectures.
#@ #
#@ if { $sh_arch == "sparcOS5" || $sh_arch == "hpux10" ||      $sh_arch == "hp32" || $sh_arch == "linux" } {
#@   set_unix_variable SYNOPSYS_TRACE ""
#@ }
#@ 
#@ #
#@ # Variable settings
#@ #
#@ 
#@ #
#@ # Synopsys strongly recommends that you use new variable message
#@ # tracing for debugging purposes only.
#@ #
#@ set sh_new_variable_message true
#@ 
#@ #
#@ # Synopsys strongly recommends that you uncomment the following command
#@ # in order to set sh_command_abbrev_mode to the value "Command-Line-Only".
#@ # Command abbreviation is intended as an interactive convenience.  Using
#@ # abbreviations in scripts can cause commands to fail in subsequent releases.
#@ # 
#@ #set sh_command_abbrev_mode "Command-Line-Only"
#@ 
#@ #
#@ # Some useful aliases
#@ #
#@ alias list_commands		help
#@ alias report_constraints	report_constraint
#@ alias report_clocks		report_clock
#@ 
#@ #
#@ # The alias for get_clock was added when get_clock_network_objects
#@ # was introduced, as it conflicts with get_clocks (and get_clock is a
#@ # typical abbreviation for get_clocks)
#@ #
#@ alias get_clock get_clocks
#@ 
#@ 
#@ #
#@ #
#@ # The alias of q to quit is commented out.  Remove the comment 
#@ # character if you want this alias.  Some users find that having 
#@ # this particular alias causes problems when mixed with page-mode
#@ # for reports - an accidental repeated 'q' not only cancels the
#@ # output but exits the tool.
#@ #
#@ #alias q quit
#@ 
#@ # -- End source /synopsys/PT/admin/setup/.synopsys_pt.setup

gui_start
gui_execute_script_from_dlg
#@ set search_path "/synopsys/GPDK/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models"
#@ set link_library " * saed90nm_typ.db saed90nm_min.db saed90nm_max.db"
#@ set target_library "saed90nm_max.db"
#@ read_verilog /home/grad/siu856512759/Desktop/ECE520/Lab5/s27_syn.v
#@ current_design s27
#@ set_wire_load_model -name 8000 -library saed90nm_max
#@ set load 100
#@ set intran 1
#@ set drivcell "INVX0"  
#@ create_clock -period 10 -waveform {0 3} {CK} 
#@ set_input_delay 0.1 -min -clock CK [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_input_delay 0.4 -max -clock CK [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_output_delay 0.1 -min -clock CK [all_outputs]
#@ set_output_delay 0.4 -max -clock CK [all_outputs]
#@ set timing_slew_propagation_mode worst_slew
#@ set timing_report_unconstrained_paths true
#@ set power_enable_analysis true
#@ set_clock_transition 0.3 [get_clocks CK]
#@ set_clock_latency 0.25 [get_clocks CK]
#@ set_clock_uncertainty -setup 0.3 [get_clocks CK]
#@ set_clock_uncertainty -hold 0.2 [get_clocks CK]
#@ set_driving_cell -lib_cell $drivcell -input_transition_rise $intran -input_transition_fall $intran [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_load $load [all_outputs]
#@ check_timing
#@ update_timing
#@ report_constraint > constr.rpt
#@ report_timing -justify -transition_time -delay min_max -capacitance -nets -input_pins -from [all_registers -clock_pins] -to [all_registers -data_pins] > tran.rpt
#@ report_timing -justify -from [all_inputs] -max_paths 20 -to [all_registers -data_pins] -delay_type min_max > timingid.rpt
#@ report_timing -justify -from [all_register -clock_pins] -max_paths 20 -to [all_registers -data_pins] -delay_type min_max > timingqd.rpt
#@ report_timing -justify -from [all_registers -clock_pins] -max_paths 20 -to [all_outputs] -delay_type min_max > timingqo.rpt
#@ report_timing -justify -from [all_inputs] -to [all_outputs] -max_paths 20 -delay_type min_max > timingio.rpt
#@ 
#@ # -- End source /home/grad/siu856512759/Desktop/ECE520/Lab5/Prime.script

gui_execute_script_from_dlg
#@ set search_path "/synopsys/GPDK/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models"
#@ set link_library " * saed90nm_typ.db saed90nm_min.db saed90nm_max.db"
#@ set target_library "saed90nm_max.db"
#@ read_verilog /home/grad/siu856512759/Desktop/ECE520/Lab5/s27_syn.v
#@ current_design s27
#@ set_wire_load_model -name 8000 -library saed90nm_max
#@ set load 100
#@ set intran 3
#@ set drivcell "INVX0"  
#@ create_clock -period 10 -waveform {0 3} {CK} 
#@ set_input_delay 0.1 -min -clock CK [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_input_delay 0.4 -max -clock CK [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_output_delay 0.1 -min -clock CK [all_outputs]
#@ set_output_delay 0.4 -max -clock CK [all_outputs]
#@ set timing_slew_propagation_mode worst_slew
#@ set timing_report_unconstrained_paths true
#@ set power_enable_analysis true
#@ set_clock_transition 0.3 [get_clocks CK]
#@ set_clock_latency 0.25 [get_clocks CK]
#@ set_clock_uncertainty -setup 0.3 [get_clocks CK]
#@ set_clock_uncertainty -hold 0.2 [get_clocks CK]
#@ set_driving_cell -lib_cell $drivcell -input_transition_rise $intran -input_transition_fall $intran [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_load $load [all_outputs]
#@ check_timing
#@ update_timing
#@ report_constraint > constr.rpt
#@ report_timing -justify -transition_time -delay min_max -capacitance -nets -input_pins -from [all_registers -clock_pins] -to [all_registers -data_pins] > tran.rpt
#@ report_timing -justify -from [all_inputs] -max_paths 20 -to [all_registers -data_pins] -delay_type min_max > timingid.rpt
#@ report_timing -justify -from [all_register -clock_pins] -max_paths 20 -to [all_registers -data_pins] -delay_type min_max > timingqd.rpt
#@ report_timing -justify -from [all_registers -clock_pins] -max_paths 20 -to [all_outputs] -delay_type min_max > timingqo.rpt
#@ report_timing -justify -from [all_inputs] -to [all_outputs] -max_paths 20 -delay_type min_max > timingio.rpt
#@ 
#@ # -- End source /home/grad/siu856512759/Desktop/ECE520/Lab5/Prime.script

gui_execute_script_from_dlg
#@ set search_path "/synopsys/GPDK/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models"
#@ set link_library " * saed90nm_typ.db saed90nm_min.db saed90nm_max.db"
#@ set target_library "saed90nm_max.db"
#@ read_verilog /home/grad/siu856512759/Desktop/ECE520/Lab5/s27_syn.v
#@ current_design s27
#@ set_wire_load_model -name 8000 -library saed90nm_max
#@ set load 100
#@ set intran 3
#@ set drivcell "INVX0"  
#@ create_clock -period 6 -waveform {0 3} {CK} 
#@ set_input_delay 0.1 -min -clock CK [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_input_delay 0.4 -max -clock CK [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_output_delay 0.1 -min -clock CK [all_outputs]
#@ set_output_delay 0.4 -max -clock CK [all_outputs]
#@ set timing_slew_propagation_mode worst_slew
#@ set timing_report_unconstrained_paths true
#@ set power_enable_analysis true
#@ set_clock_transition 0.3 [get_clocks CK]
#@ set_clock_latency 0.25 [get_clocks CK]
#@ set_clock_uncertainty -setup 0.3 [get_clocks CK]
#@ set_clock_uncertainty -hold 0.2 [get_clocks CK]
#@ set_driving_cell -lib_cell $drivcell -input_transition_rise $intran -input_transition_fall $intran [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_load $load [all_outputs]
#@ check_timing
#@ update_timing
#@ report_constraint > constr.rpt
#@ report_timing -justify -transition_time -delay min_max -capacitance -nets -input_pins -from [all_registers -clock_pins] -to [all_registers -data_pins] > tran.rpt
#@ report_timing -justify -from [all_inputs] -max_paths 20 -to [all_registers -data_pins] -delay_type min_max > timingid.rpt
#@ report_timing -justify -from [all_register -clock_pins] -max_paths 20 -to [all_registers -data_pins] -delay_type min_max > timingqd.rpt
#@ report_timing -justify -from [all_registers -clock_pins] -max_paths 20 -to [all_outputs] -delay_type min_max > timingqo.rpt
#@ report_timing -justify -from [all_inputs] -to [all_outputs] -max_paths 20 -delay_type min_max > timingio.rpt
#@ 
#@ # -- End source /home/grad/siu856512759/Desktop/ECE520/Lab5/Prime.script

gui_execute_script_from_dlg
#@ set search_path "/synopsys/GPDK/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models"
#@ set link_library " * saed90nm_typ.db saed90nm_min.db saed90nm_max.db"
#@ set target_library "saed90nm_max.db"
#@ read_verilog /home/grad/siu856512759/Desktop/ECE520/Lab5/s27_syn.v
#@ current_design s27
#@ set_wire_load_model -name 8000 -library saed90nm_max
#@ set load 100
#@ set intran 5
#@ set drivcell "INVX0"  
#@ create_clock -period 6 -waveform {0 3} {CK} 
#@ set_input_delay 0.1 -min -clock CK [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_input_delay 0.4 -max -clock CK [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_output_delay 0.1 -min -clock CK [all_outputs]
#@ set_output_delay 0.4 -max -clock CK [all_outputs]
#@ set timing_slew_propagation_mode worst_slew
#@ set timing_report_unconstrained_paths true
#@ set power_enable_analysis true
#@ set_clock_transition 0.3 [get_clocks CK]
#@ set_clock_latency 0.25 [get_clocks CK]
#@ set_clock_uncertainty -setup 0.3 [get_clocks CK]
#@ set_clock_uncertainty -hold 0.2 [get_clocks CK]
#@ set_driving_cell -lib_cell $drivcell -input_transition_rise $intran -input_transition_fall $intran [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_load $load [all_outputs]
#@ check_timing
#@ update_timing
#@ report_constraint > constr.rpt
#@ report_timing -justify -transition_time -delay min_max -capacitance -nets -input_pins -from [all_registers -clock_pins] -to [all_registers -data_pins] > tran.rpt
#@ report_timing -justify -from [all_inputs] -max_paths 20 -to [all_registers -data_pins] -delay_type min_max > timingid.rpt
#@ report_timing -justify -from [all_register -clock_pins] -max_paths 20 -to [all_registers -data_pins] -delay_type min_max > timingqd.rpt
#@ report_timing -justify -from [all_registers -clock_pins] -max_paths 20 -to [all_outputs] -delay_type min_max > timingqo.rpt
#@ report_timing -justify -from [all_inputs] -to [all_outputs] -max_paths 20 -delay_type min_max > timingio.rpt
#@ 
#@ # -- End source /home/grad/siu856512759/Desktop/ECE520/Lab5/Prime.script

gui_execute_script_from_dlg
#@ set search_path "/synopsys/GPDK/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models"
#@ set link_library " * saed90nm_typ.db saed90nm_min.db saed90nm_max.db"
#@ set target_library "saed90nm_max.db"
#@ read_verilog /home/grad/siu856512759/Desktop/ECE520/Lab5/s27_syn.v
#@ current_design s27
#@ set_wire_load_model -name 8000 -library saed90nm_max
#@ set load 100
#@ set intran 4
#@ set drivcell "INVX0"  
#@ create_clock -period 6 -waveform {0 3} {CK} 
#@ set_input_delay 0.1 -min -clock CK [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_input_delay 0.4 -max -clock CK [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_output_delay 0.1 -min -clock CK [all_outputs]
#@ set_output_delay 0.4 -max -clock CK [all_outputs]
#@ set timing_slew_propagation_mode worst_slew
#@ set timing_report_unconstrained_paths true
#@ set power_enable_analysis true
#@ set_clock_transition 0.3 [get_clocks CK]
#@ set_clock_latency 0.25 [get_clocks CK]
#@ set_clock_uncertainty -setup 0.3 [get_clocks CK]
#@ set_clock_uncertainty -hold 0.2 [get_clocks CK]
#@ set_driving_cell -lib_cell $drivcell -input_transition_rise $intran -input_transition_fall $intran [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_load $load [all_outputs]
#@ check_timing
#@ update_timing
#@ report_constraint > constr.rpt
#@ report_timing -justify -transition_time -delay min_max -capacitance -nets -input_pins -from [all_registers -clock_pins] -to [all_registers -data_pins] > tran.rpt
#@ report_timing -justify -from [all_inputs] -max_paths 20 -to [all_registers -data_pins] -delay_type min_max > timingid.rpt
#@ report_timing -justify -from [all_register -clock_pins] -max_paths 20 -to [all_registers -data_pins] -delay_type min_max > timingqd.rpt
#@ report_timing -justify -from [all_registers -clock_pins] -max_paths 20 -to [all_outputs] -delay_type min_max > timingqo.rpt
#@ report_timing -justify -from [all_inputs] -to [all_outputs] -max_paths 20 -delay_type min_max > timingio.rpt
#@ 
#@ # -- End source /home/grad/siu856512759/Desktop/ECE520/Lab5/Prime.script

gui_execute_script_from_dlg
#@ set search_path "/synopsys/GPDK/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models"
#@ set link_library " * saed90nm_typ.db saed90nm_min.db saed90nm_max.db"
#@ set target_library "saed90nm_max.db"
#@ read_verilog /home/grad/siu856512759/Desktop/ECE520/Lab5/s27_syn.v
#@ current_design s27
#@ set_wire_load_model -name 8000 -library saed90nm_max
#@ set load 103
#@ set intran 4
#@ set drivcell "INVX0"  
#@ create_clock -period 6 -waveform {0 3} {CK} 
#@ set_input_delay 0.1 -min -clock CK [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_input_delay 0.4 -max -clock CK [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_output_delay 0.1 -min -clock CK [all_outputs]
#@ set_output_delay 0.4 -max -clock CK [all_outputs]
#@ set timing_slew_propagation_mode worst_slew
#@ set timing_report_unconstrained_paths true
#@ set power_enable_analysis true
#@ set_clock_transition 0.3 [get_clocks CK]
#@ set_clock_latency 0.25 [get_clocks CK]
#@ set_clock_uncertainty -setup 0.3 [get_clocks CK]
#@ set_clock_uncertainty -hold 0.2 [get_clocks CK]
#@ set_driving_cell -lib_cell $drivcell -input_transition_rise $intran -input_transition_fall $intran [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_load $load [all_outputs]
#@ check_timing
#@ update_timing
#@ report_constraint > constr.rpt
#@ report_timing -justify -transition_time -delay min_max -capacitance -nets -input_pins -from [all_registers -clock_pins] -to [all_registers -data_pins] > tran.rpt
#@ report_timing -justify -from [all_inputs] -max_paths 20 -to [all_registers -data_pins] -delay_type min_max > timingid.rpt
#@ report_timing -justify -from [all_register -clock_pins] -max_paths 20 -to [all_registers -data_pins] -delay_type min_max > timingqd.rpt
#@ report_timing -justify -from [all_registers -clock_pins] -max_paths 20 -to [all_outputs] -delay_type min_max > timingqo.rpt
#@ report_timing -justify -from [all_inputs] -to [all_outputs] -max_paths 20 -delay_type min_max > timingio.rpt
#@ 
#@ # -- End source /home/grad/siu856512759/Desktop/ECE520/Lab5/Prime.script

gui_execute_script_from_dlg
#@ set search_path "/synopsys/GPDK/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models"
#@ set link_library " * saed90nm_typ.db saed90nm_min.db saed90nm_max.db"
#@ set target_library "saed90nm_max.db"
#@ read_verilog /home/grad/siu856512759/Desktop/ECE520/Lab5/s27_syn.v
#@ current_design s27
#@ set_wire_load_model -name 8000 -library saed90nm_max
#@ set load 102
#@ set intran 4
#@ set drivcell "INVX0"  
#@ create_clock -period 4 -waveform {0 2} {CK} 
#@ set_input_delay 0.1 -min -clock CK [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_input_delay 0.4 -max -clock CK [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_output_delay 0.1 -min -clock CK [all_outputs]
#@ set_output_delay 0.4 -max -clock CK [all_outputs]
#@ set timing_slew_propagation_mode worst_slew
#@ set timing_report_unconstrained_paths true
#@ set power_enable_analysis true
#@ set_clock_transition 0.3 [get_clocks CK]
#@ set_clock_latency 0.25 [get_clocks CK]
#@ set_clock_uncertainty -setup 0.3 [get_clocks CK]
#@ set_clock_uncertainty -hold 0.2 [get_clocks CK]
#@ set_driving_cell -lib_cell $drivcell -input_transition_rise $intran -input_transition_fall $intran [remove_from_collection [all_inputs] [get_port CK] ]
#@ set_load $load [all_outputs]
#@ check_timing
#@ update_timing
#@ report_constraint > constr.rpt
#@ report_timing -justify -transition_time -delay min_max -capacitance -nets -input_pins -from [all_registers -clock_pins] -to [all_registers -data_pins] > tran.rpt
#@ report_timing -justify -from [all_inputs] -max_paths 20 -to [all_registers -data_pins] -delay_type min_max > timingid.rpt
#@ report_timing -justify -from [all_register -clock_pins] -max_paths 20 -to [all_registers -data_pins] -delay_type min_max > timingqd.rpt
#@ report_timing -justify -from [all_registers -clock_pins] -max_paths 20 -to [all_outputs] -delay_type min_max > timingqo.rpt
#@ report_timing -justify -from [all_inputs] -to [all_outputs] -max_paths 20 -delay_type min_max > timingio.rpt
#@ 
#@ # -- End source /home/grad/siu856512759/Desktop/ECE520/Lab5/Prime.script

