vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_dma_0_3/sim/design_1_axi_dma_0_3.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/sim/bd_ae83_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_3/sim/design_1_rst_ps7_0_100M_3.vhd" \

nosort
