INFO:sim:172 - Generating IP...
Resolving generics for 'BRAM_left_image'...
Applying external generics to 'BRAM_left_image'...
Delivering associated files for 'BRAM_left_image'...
Delivering EJava files for 'BRAM_left_image'...
Generating implementation netlist for 'BRAM_left_image'...
INFO:sim - Pre-processing HDL files for 'BRAM_left_image'...
Running synthesis for 'BRAM_left_image'
Running ngcbuild...
Writing VHO instantiation template for 'BRAM_left_image'...
Writing VHDL behavioral simulation model for 'BRAM_left_image'...
WARNING:sim - Overwriting existing file
   /home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl
   /sad_fifo_3x3/fifo/ipcore_dir/tmp/_cg/BRAM_left_image/doc/blk_mem_gen_v7_3_vi
   nfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sa
d_fifo_3x3/fifo/ipcore_dir/tmp/_cg/BRAM_left_image
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'BRAM_left_image'...
Generating metadata file...
Generating ISE project file for 'BRAM_left_image'...
Generating ISE project...
XCO file found: BRAM_left_image.xco
XMDF file found: BRAM_left_image_xmdf.tcl
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sa
d_fifo_3x3/fifo/ipcore_dir/tmp/_cg/BRAM_left_image.asy -view all -origin_type
imported
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sa
d_fifo_3x3/fifo/ipcore_dir/tmp/_cg/BRAM_left_image.ngc -view all -origin_type
created
Checking file
"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/s
ad_fifo_3x3/fifo/ipcore_dir/tmp/_cg/BRAM_left_image.ngc" for project device
match ...
File
"/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/s
ad_fifo_3x3/fifo/ipcore_dir/tmp/_cg/BRAM_left_image.ngc" device information
matches project device.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sa
d_fifo_3x3/fifo/ipcore_dir/tmp/_cg/BRAM_left_image.sym -view all -origin_type
imported
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sa
d_fifo_3x3/fifo/ipcore_dir/tmp/_cg/BRAM_left_image.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/sad_fifo_3x3/fifo/ipcore_dir/tmp/_cg/BRAM_left_image.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sa
d_fifo_3x3/fifo/ipcore_dir/tmp/_cg/BRAM_left_image.vho -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/BRAM_left_image"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'BRAM_left_image'.
