#ifndef OS_PCIE_TYPE0_H
#define OS_PCIE_TYPE0_H

/// For Type is 0x0

/// @brief Base address 0
#define BAR0 0x10
/// @brief Base address 1
#define BAR1 0x14
/// @brief Base address 2
#define BAR2 0x18
/// @brief Base address 3
#define BAR3 0x1c
/// @brief Base address 4
#define BAR4 0x20
/// @brief Base address 5
#define BAR5 0x24

#define CARDBUS_CIS_POINTER 0x28
#define SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID 0x2c
#define EXPASION_ROM_BASE_ADDRESS 0x30
#define CAPABILITIES_POINTER 0x34
#define MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE 0x3c

#endif
