[View]
Entity=tb_mips
Architecture=behavioral
TopLevelType=1
[file:.\src\memory.vhd]
Enabled=1
[file:.\src\AB_Reg.vhd]
Enabled=1
[file:.\src\Registers.vhd]
Enabled=1
[file:.\src\PCReg.vhd]
Enabled=1
[file:.\src\MemoryDataRegister.vhd]
Enabled=1
[file:.\src\InstrReg.vhd]
Enabled=1
[file:.\src\write_enable .vhd]
Enabled=1
[file:.\src\ALUout.vhd]
Enabled=1
[file:.\src\memory_tb.vhd]
Enabled=1
[file:.\..\..\..\hardwareproject\32-bit-multi-cycle-MIPS-processor\mips_processor_code_32_bit\src\untitled.asdb]
Enabled=1
[file:.\..\..\..\hardwareproject\32-bit-multi-cycle-MIPS-processor\mips_processor_code_32_bit\src\untitled.awc]
Enabled=1
[file:.\src\ab_reg_tb.vhd]
Enabled=1
[file:.\..\..\..\hardwareproject\32-bit-multi-cycle-MIPS-processor\mips_processor_code_32_bit\src\abreg_tb.asdb]
Enabled=1
[file:.\..\..\..\hardwareproject\32-bit-multi-cycle-MIPS-processor\mips_processor_code_32_bit\src\abreg_tb.awc]
Enabled=1
[file:.\src\registers_tb.vhd]
Enabled=1
[file:.\src\PCReg_tb.vhd]
Enabled=1
[file:.\src\MemoryDataRegister_tb.vhd]
Enabled=1
[file:.\src\ALUout_tb.vhd]
Enabled=1
[file:.\src\InstrReg_tb.vhd]
Enabled=1
[file:.\src\Registers .vhd]
Enabled=1
[file:.\src\ALU .vhd]
Enabled=1
[file:.\src\ALUControl.vhd]
Enabled=1
[file:.\src\controlfsm.vhd]
Enabled=1
[file:.\src\MIPS.vhd]
Enabled=1
[file:.\src\Mux2 .vhd]
Enabled=1
[file:.\src\Mux2_5.vhd]
Enabled=1
[file:.\src\Mux3 .vhd]
Enabled=1
[file:.\src\Mux4 .vhd]
Enabled=1
[file:.\src\ShiftLeft .vhd]
Enabled=1
[file:.\src\ShiftLeft2 .vhd]
Enabled=1
[file:.\src\SignExtend .vhd]
Enabled=1
[file:.\src\tb_MIBS.vhd]
Enabled=1
[file:.\src\MIPS_tb.vhd]
Enabled=1
