
*** Running vivado
    with args -log design_1_cv_hw_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cv_hw_0_1.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_cv_hw_0_1.tcl -notrace
Command: synth_design -top design_1_cv_hw_0_1 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23573 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1342.336 ; gain = 76.871 ; free physical = 16285 ; free virtual = 21799
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cv_hw_0_1' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_cv_hw_0_1/synth/design_1_cv_hw_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'cv_hw' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f18c/hdl/verilog/cv_hw.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f18c/hdl/verilog/cv_hw.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cv_hw' (1#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/f18c/hdl/verilog/cv_hw.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cv_hw_0_1' (2#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_cv_hw_0_1/synth/design_1_cv_hw_0_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1385.961 ; gain = 120.496 ; free physical = 16296 ; free virtual = 21810
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1385.961 ; gain = 120.496 ; free physical = 16294 ; free virtual = 21808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1385.961 ; gain = 120.496 ; free physical = 16294 ; free virtual = 21808
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_cv_hw_0_1/constraints/cv_hw_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_cv_hw_0_1/constraints/cv_hw_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_cv_hw_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_cv_hw_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2289.703 ; gain = 0.000 ; free physical = 15567 ; free virtual = 21081
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 2289.703 ; gain = 1024.238 ; free physical = 15610 ; free virtual = 21124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 2289.703 ; gain = 1024.238 ; free physical = 15610 ; free virtual = 21124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_cv_hw_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 2289.703 ; gain = 1024.238 ; free physical = 15612 ; free virtual = 21126
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2289.703 ; gain = 1024.238 ; free physical = 15602 ; free virtual = 21117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cv_hw 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2289.703 ; gain = 1024.238 ; free physical = 15589 ; free virtual = 21105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:09 . Memory (MB): peak = 2508.539 ; gain = 1243.074 ; free physical = 15009 ; free virtual = 20525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2518.555 ; gain = 1253.090 ; free physical = 15007 ; free virtual = 20523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2519.562 ; gain = 1254.098 ; free physical = 15007 ; free virtual = 20523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2519.562 ; gain = 1254.098 ; free physical = 15007 ; free virtual = 20523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2519.562 ; gain = 1254.098 ; free physical = 15007 ; free virtual = 20523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2519.562 ; gain = 1254.098 ; free physical = 15007 ; free virtual = 20523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2519.562 ; gain = 1254.098 ; free physical = 15007 ; free virtual = 20523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2519.562 ; gain = 1254.098 ; free physical = 15007 ; free virtual = 20523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2519.562 ; gain = 1254.098 ; free physical = 15007 ; free virtual = 20523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |    37|
|3     |LUT4 |     2|
|4     |LUT5 |     2|
|5     |LUT6 |     1|
|6     |FDRE |    70|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   114|
|2     |  inst   |cv_hw  |   114|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2519.562 ; gain = 1254.098 ; free physical = 15007 ; free virtual = 20523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2519.562 ; gain = 350.355 ; free physical = 15044 ; free virtual = 20560
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2519.570 ; gain = 1254.098 ; free physical = 15044 ; free virtual = 20560
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:11 . Memory (MB): peak = 2572.578 ; gain = 1318.695 ; free physical = 15042 ; free virtual = 20558
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_cv_hw_0_1_synth_1/design_1_cv_hw_0_1.dcp' has been generated.
