// Seed: 44569429
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output wor id_2,
    output wire id_3,
    input uwire id_4
);
  assign id_2 = 0;
  assign id_3 = id_4;
  id_6(
      id_2, (1), id_0, id_4, id_4, id_3
  );
  assign id_3 = 1;
  wire id_7;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wand id_3,
    output tri1 id_4,
    input tri id_5,
    input uwire id_6,
    output wand id_7,
    input wor id_8,
    output wor id_9,
    input wire id_10,
    input tri0 id_11,
    input tri void id_12,
    input wand id_13,
    output wand id_14
);
  wire id_16, id_17, id_18;
  wire  id_19;
  uwire id_20;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_4,
      id_4,
      id_6
  );
  wand id_21 = id_12;
  always begin : LABEL_0$display
    ;
    id_20 = 1;
    id_18 -= ~id_6 == 1'b0;
  end
  wire id_22;
  assign id_14 = 1 == id_1;
endmodule
