Console output of truth tables for a decoder, 4:1 multiplexer, and full adder.
In all device simulations, the simulated output matches the expected output.
Comparisons between the structural devices that I created and the provided
behavioral devices yielded the same outputs.

-----------------------------------------
2 Bit Decoder (2+1 inputs, 4 outputs)
-----------------------------------------

En A0 A1| O0 O1 O2 O3 | Expected Output
0  0  0 |  0  0  0  0 | All false
0  1  0 |  0  0  0  0 | All false
0  0  1 |  0  0  0  0 | All false
0  1  1 |  0  0  0  0 | All false
1  0  0 |  1  0  0  0 | O0 Only
1  1  0 |  0  1  0  0 | O1 Only
1  0  1 |  0  0  1  0 | O2 Only
1  1  1 |  0  0  0  1 | O3 Only

-----------------------------------------
4:1 Multiplexer
-----------------------------------------

A0 A1 | I0 I1 I2 I3 | O | Expected 0utput
0  0  | 0  0  0  0  | 0 | 0
0  0  | 0  0  0  1  | 0 | 0
0  0  | 0  0  1  1  | 0 | 0
0  0  | 0  1  0  1  | 0 | 0
0  0  | 0  1  1  1  | 0 | 0
0  0  | 0  0  1  0  | 0 | 0
0  0  | 0  1  1  0  | 0 | 0
0  0  | 0  1  0  0  | 0 | 0
0  0  | 1  0  0  0  | 1 | 1
0  0  | 1  0  0  1  | 1 | 1
0  0  | 1  0  1  1  | 1 | 1
0  0  | 1  1  0  1  | 1 | 1
0  0  | 1  1  1  1  | 1 | 1
0  0  | 1  0  1  0  | 1 | 1
0  0  | 1  1  1  0  | 1 | 1
0  0  | 1  1  0  0  | 1 | 1
---------------------------
1  0  | 0  0  0  0  | 0 | 0
1  0  | 0  0  0  1  | 0 | 0
1  0  | 0  0  1  1  | 0 | 0
1  0  | 0  1  0  1  | 1 | 1
1  0  | 0  1  1  1  | 1 | 1
1  0  | 0  0  1  0  | 0 | 0
1  0  | 0  1  1  0  | 1 | 1
1  0  | 0  1  0  0  | 1 | 1
1  0  | 1  0  0  0  | 0 | 0
1  0  | 1  0  0  1  | 0 | 0
1  0  | 1  0  1  1  | 0 | 0
1  0  | 1  1  0  1  | 1 | 1
1  0  | 1  1  1  1  | 1 | 1
1  0  | 1  0  1  0  | 0 | 0
1  0  | 1  1  1  0  | 1 | 1
1  0  | 1  1  0  0  | 1 | 1
---------------------------
0  1  | 0  0  0  0  | 0 | 0
0  1  | 0  0  0  1  | 0 | 0
0  1  | 0  0  1  1  | 1 | 1
0  1  | 0  1  0  1  | 0 | 0
0  1  | 0  1  1  1  | 1 | 1
0  1  | 0  0  1  0  | 1 | 1
0  1  | 0  1  1  0  | 1 | 1
0  1  | 0  1  0  0  | 0 | 0
0  1  | 1  0  0  0  | 0 | 0
0  1  | 1  0  0  1  | 0 | 0
0  1  | 1  0  1  1  | 1 | 1
0  1  | 1  1  0  1  | 0 | 0
0  1  | 1  1  1  1  | 1 | 1
0  1  | 1  0  1  0  | 1 | 1
0  1  | 1  1  1  0  | 1 | 1
0  1  | 1  1  0  0  | 0 | 0
---------------------------
1  1  | 0  0  0  0  | 0 | 0
1  1  | 0  0  0  1  | 1 | 1
1  1  | 0  0  1  1  | 1 | 1
1  1  | 0  1  0  1  | 1 | 1
1  1  | 0  1  1  1  | 1 | 1
1  1  | 0  0  1  0  | 0 | 0
1  1  | 0  1  1  0  | 0 | 0
1  1  | 0  1  0  0  | 0 | 0
1  1  | 1  0  0  0  | 0 | 0
1  1  | 1  0  0  1  | 1 | 1
1  1  | 1  0  1  1  | 1 | 1
1  1  | 1  1  0  1  | 1 | 1
1  1  | 1  1  1  1  | 1 | 1
1  1  | 1  0  1  0  | 0 | 0
1  1  | 1  1  1  0  | 0 | 0
1  1  | 1  1  0  0  | 0 | 0

-----------------------------------------
Full Adder
-----------------------------------------

A  B  Cin | Cout  S | Expected Output
0  0   0  |  0    0 | 0    0
0  0   1  |  0    1 | 0    1
0  1   0  |  0    1 | 0    1
0  1   1  |  1    0 | 1    0
1  0   0  |  0    1 | 0    1
1  0   1  |  1    0 | 1    0
1  1   0  |  1    0 | 1    0
1  1   1  |  1    1 | 1    1
