Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Oct 21 07:57:11 2022
| Host         : c111-6.eecs.berkeley.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -warn_on_violation -file post_route_timing_summary.rpt
| Design       : z1top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.064        0.000                      0                  480        0.037        0.000                      0                  480        2.750        0.000                       0                   183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk_125mhz_fpga  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_125mhz_fpga        3.064        0.000                      0                  480        0.037        0.000                      0                  480        2.750        0.000                       0                   183  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_fpga
  To Clock:  clk_125mhz_fpga

Setup :            0  Failing Endpoints,  Worst Slack        3.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 mem_ctrl/mem__0/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_fifo/mem_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_fpga rise@8.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 2.606ns (59.202%)  route 1.796ns (40.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.827     5.901    mem_ctrl/mem__0/CLK_125MHZ_FPGA_IBUF_BUFG
    RAMB18_X5Y36         RAMB18E1                                     r  mem_ctrl/mem__0/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.355 r  mem_ctrl/mem__0/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.097     9.452    mem_ctrl/mem__0/mem_dout[3]
    SLICE_X106Y91        LUT2 (Prop_lut2_I0_O)        0.152     9.604 r  mem_ctrl/mem__0/mem_reg_0_7_0_5_i_4/O
                         net (fo=1, routed)           0.699    10.303    tx_fifo/mem_reg_0_7_0_5/DIB1
    SLICE_X104Y92        RAMD32                                       r  tx_fifo/mem_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.608    13.372    tx_fifo/mem_reg_0_7_0_5/WCLK
    SLICE_X104Y92        RAMD32                                       r  tx_fifo/mem_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.460    13.833    
                         clock uncertainty           -0.035    13.797    
    SLICE_X104Y92        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.430    13.367    tx_fifo/mem_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  3.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 on_chip_uart/uareceive/rx_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_fifo/mem_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_fpga rise@0.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.634     1.720    on_chip_uart/uareceive/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X109Y90        FDRE                                         r  on_chip_uart/uareceive/rx_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  on_chip_uart/uareceive/rx_shift_reg[1]/Q
                         net (fo=1, routed)           0.056     1.917    rx_fifo/mem_reg_0_7_0_5/DIA0
    SLICE_X108Y90        RAMD32                                       r  rx_fifo/mem_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.904     2.246    rx_fifo/mem_reg_0_7_0_5/WCLK
    SLICE_X108Y90        RAMD32                                       r  rx_fifo/mem_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.513     1.733    
    SLICE_X108Y90        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.880    rx_fifo/mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_fpga
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y36   mem_ctrl/mem__0/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X108Y90  rx_fifo/mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X108Y90  rx_fifo/mem_reg_0_7_0_5/RAMA/CLK



