<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="alu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="add1b.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="add1b.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="add1b.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="add1b.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="add1b.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="add1b.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="add1b.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="add1b.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="add1b.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="add1b.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="add1b.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="add1b.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="add1b.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="add1b.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add1b.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="add1b.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="add1b.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="add1b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="add1b.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="add1b.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="add1b.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="add1b.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="add1b.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="add1b.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="add1b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="add1b.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="add1b.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add1b_add1b_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="add1b_add1b_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="add1b_add1b_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add1b_add1b_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="add1b_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="add1b_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="add1b_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="add1b_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="add1b_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="add1b_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="add1b_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add1b_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add1b_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="add1b_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="add1b_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add1b_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="add1b_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="add1b_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="add1b_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add1b_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1497267583" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541368" xil_pn:start_ts="1497267583">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497267968" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1497267968">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1497267968" xil_pn:in_ck="5060456596776697828" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1497267968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b_tb_0.v"/>
    </transform>
    <transform xil_pn:end_ts="1497267974" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="21923992391214201" xil_pn:start_ts="1497267974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497267976" xil_pn:in_ck="140814662700200" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3234713386984562235" xil_pn:start_ts="1497267974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b.vf"/>
    </transform>
    <transform xil_pn:end_ts="1497267976" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7780417939057903387" xil_pn:start_ts="1497267976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497267976" xil_pn:in_ck="-5766840463188234870" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1497267976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="add1b_tb_0.v"/>
    </transform>
    <transform xil_pn:end_ts="1497267979" xil_pn:in_ck="-5766840463188234870" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4786270463398071354" xil_pn:start_ts="1497267976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b_add1b_sch_tb_beh.prj"/>
      <outfile xil_pn:name="add1b_add1b_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1497267980" xil_pn:in_ck="-6804455405142281736" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2466132343276482563" xil_pn:start_ts="1497267979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b_add1b_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1497267200" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1497267200">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1497267825" xil_pn:in_ck="140814662700200" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6639041373922890126" xil_pn:start_ts="1497267823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b.vf"/>
    </transform>
    <transform xil_pn:end_ts="1497267202" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7780417939057903387" xil_pn:start_ts="1497267202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497267202" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1497267202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497267202" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5680866402704681356" xil_pn:start_ts="1497267202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497267202" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1497267202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497267202" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="115245942658936933" xil_pn:start_ts="1497267202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497267832" xil_pn:in_ck="4267110991014" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4164143473200957211" xil_pn:start_ts="1497267825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="add1b.jhd"/>
      <outfile xil_pn:name="add1b.lso"/>
      <outfile xil_pn:name="add1b.ngc"/>
      <outfile xil_pn:name="add1b.ngr"/>
      <outfile xil_pn:name="add1b.prj"/>
      <outfile xil_pn:name="add1b.stx"/>
      <outfile xil_pn:name="add1b.syr"/>
      <outfile xil_pn:name="add1b.xst"/>
      <outfile xil_pn:name="add1b_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1497267212" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905371482014" xil_pn:start_ts="1497267211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497267841" xil_pn:in_ck="140814662694882" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-9172574944378502786" xil_pn:start_ts="1497267835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="add1b.bld"/>
      <outfile xil_pn:name="add1b.ngd"/>
      <outfile xil_pn:name="add1b_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1497267845" xil_pn:in_ck="140814662694883" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1497267841">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="add1b.pcf"/>
      <outfile xil_pn:name="add1b_map.map"/>
      <outfile xil_pn:name="add1b_map.mrp"/>
      <outfile xil_pn:name="add1b_map.ncd"/>
      <outfile xil_pn:name="add1b_map.ngm"/>
      <outfile xil_pn:name="add1b_map.xrpt"/>
      <outfile xil_pn:name="add1b_summary.xml"/>
      <outfile xil_pn:name="add1b_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1497267856" xil_pn:in_ck="974371021185810556" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1497267845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="add1b.ncd"/>
      <outfile xil_pn:name="add1b.pad"/>
      <outfile xil_pn:name="add1b.par"/>
      <outfile xil_pn:name="add1b.ptwx"/>
      <outfile xil_pn:name="add1b.unroutes"/>
      <outfile xil_pn:name="add1b.xpi"/>
      <outfile xil_pn:name="add1b_pad.csv"/>
      <outfile xil_pn:name="add1b_pad.txt"/>
      <outfile xil_pn:name="add1b_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1497267865" xil_pn:in_ck="140814662694751" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1497267859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="add1b.bgn"/>
      <outfile xil_pn:name="add1b.bit"/>
      <outfile xil_pn:name="add1b.drc"/>
      <outfile xil_pn:name="add1b.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1497267875" xil_pn:in_ck="140814662681897" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1497267873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497267876" xil_pn:in_ck="140814662681897" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-9172574944378502786" xil_pn:start_ts="1497267876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497267856" xil_pn:in_ck="140814662694751" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1497267853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="add1b.twr"/>
      <outfile xil_pn:name="add1b.twx"/>
    </transform>
  </transforms>

</generated_project>
