INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/IdExSegReg/AddrEx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/ExMemSegReg/AddrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/MemWbSegReg/AddrWb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/IdExSegReg/BrTarget.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/BranchDecision.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/ControllerDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/IdExSegReg/CsrAddrEX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Csr_Addr_EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/ExMemSegReg/CsrAddrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Csr_Addr_MEM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/MemWbSegReg/CsrAddrWb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Csr_Addr_WB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/CsrController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_ControllerDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/IdExSegReg/CsrCtrlEX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Csr_Ctrl_EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/ExMemSegReg/CsrCtrlMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Csr_Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/MemWbSegReg/CsrCtrlWb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Csr_Ctrl_WB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/IdExSegReg/CsrDataEX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Csr_Data_EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/ExMemSegReg/CsrDataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Csr_Data_MEM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/MemWbSegReg/CsrWbData.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Csr_Data_WB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/IdExSegReg/CtrlEx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/ExMemSegReg/CtrlMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/MemWbSegReg/CtrlWb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/DataExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/GeneralRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/Hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/IfIdSegReg/IR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/ImmExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/Cache/InstructionCache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/NPCGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/IdExSegReg/Op1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/IdExSegReg/Op2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/IdExSegReg/PcEx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/IfIdSegReg/PcId.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/RV32ICore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/IdExSegReg/Reg2Ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/ExMemSegReg/Reg2Mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/ExMemSegReg/Result.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/MemWbSegReg/WbData.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/cache/cache.srcs/sources_1/imports/CacheSrcCode/cache_backup.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_lru
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/basic/basic.srcs/sources_1/imports/SourceCode/csralu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csrALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/cache/cache.srcs/sources_1/imports/CacheSrcCode/lru.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lru
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/cache/cache.srcs/sources_1/imports/CacheSrcCode/main_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/1fr/HWnLABS/CA/labs/lab3/CPU_Cache/CPU_Cache.srcs/sources_1/imports/lab/cache/cache.srcs/sources_1/imports/CacheSrcCode/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
