--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml hdmi_main.twx hdmi_main.ncd -o hdmi_main.twr hdmi_main.pcf

Design file:              hdmi_main.ncd
Physical constraint file: hdmi_main.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.052ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: dvi_rx1/pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: dvi_rx1/rxclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: dvi_rx1/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_pllclk1 = PERIOD TIMEGRP "rx_pllclk1" TS_DVI_CLOCK1 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2957 paths analyzed, 2045 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (0 setup errors, 0 hold errors, 1 component switching limit error)
 Minimum period is   7.052ns.
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X41Y59.C4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/rawword_0 (FF)
  Destination:          dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.900ns (Levels of Logic = 2)
  Clock Path Skew:      -0.411ns (2.022 - 2.433)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/rawword_0 to dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y59.AQ      Tcko                  0.430   dvi_rx1/dec_b/rawword<3>
                                                       dvi_rx1/dec_b/rawword_0
    SLICE_X41Y59.D2      net (fanout=3)        1.441   dvi_rx1/dec_b/rawword<0>
    SLICE_X41Y59.DMUX    Tilo                  0.337   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X41Y59.C4      net (fanout=1)        0.319   dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X41Y59.CLK     Tas                   0.373   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (1.140ns logic, 1.760ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/rawword_4 (FF)
  Destination:          dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.411ns (2.022 - 2.433)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/rawword_4 to dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y59.AQ      Tcko                  0.476   dvi_rx1/dec_b/rawword<7>
                                                       dvi_rx1/dec_b/rawword_4
    SLICE_X41Y59.D3      net (fanout=3)        1.271   dvi_rx1/dec_b/rawword<4>
    SLICE_X41Y59.DMUX    Tilo                  0.337   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X41Y59.C4      net (fanout=1)        0.319   dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X41Y59.CLK     Tas                   0.373   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.776ns (1.186ns logic, 1.590ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/rawword_1 (FF)
  Destination:          dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.707ns (Levels of Logic = 2)
  Clock Path Skew:      -0.411ns (2.022 - 2.433)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/rawword_1 to dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y59.BQ      Tcko                  0.430   dvi_rx1/dec_b/rawword<3>
                                                       dvi_rx1/dec_b/rawword_1
    SLICE_X41Y59.D1      net (fanout=2)        1.248   dvi_rx1/dec_b/rawword<1>
    SLICE_X41Y59.DMUX    Tilo                  0.337   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X41Y59.C4      net (fanout=1)        0.319   dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X41Y59.CLK     Tas                   0.373   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (1.140ns logic, 1.567ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X41Y59.C6), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/rawword_0 (FF)
  Destination:          dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.646ns (Levels of Logic = 2)
  Clock Path Skew:      -0.411ns (2.022 - 2.433)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/rawword_0 to dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y59.AQ      Tcko                  0.430   dvi_rx1/dec_b/rawword<3>
                                                       dvi_rx1/dec_b/rawword_0
    SLICE_X41Y59.D2      net (fanout=3)        1.441   dvi_rx1/dec_b/rawword<0>
    SLICE_X41Y59.D       Tilo                  0.259   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1
    SLICE_X41Y59.C6      net (fanout=1)        0.143   dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1
    SLICE_X41Y59.CLK     Tas                   0.373   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (1.062ns logic, 1.584ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/rawword_4 (FF)
  Destination:          dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.522ns (Levels of Logic = 2)
  Clock Path Skew:      -0.411ns (2.022 - 2.433)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/rawword_4 to dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y59.AQ      Tcko                  0.476   dvi_rx1/dec_b/rawword<7>
                                                       dvi_rx1/dec_b/rawword_4
    SLICE_X41Y59.D3      net (fanout=3)        1.271   dvi_rx1/dec_b/rawword<4>
    SLICE_X41Y59.D       Tilo                  0.259   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1
    SLICE_X41Y59.C6      net (fanout=1)        0.143   dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1
    SLICE_X41Y59.CLK     Tas                   0.373   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.522ns (1.108ns logic, 1.414ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/rawword_1 (FF)
  Destination:          dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.453ns (Levels of Logic = 2)
  Clock Path Skew:      -0.411ns (2.022 - 2.433)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/rawword_1 to dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y59.BQ      Tcko                  0.430   dvi_rx1/dec_b/rawword<3>
                                                       dvi_rx1/dec_b/rawword_1
    SLICE_X41Y59.D1      net (fanout=2)        1.248   dvi_rx1/dec_b/rawword<1>
    SLICE_X41Y59.D       Tilo                  0.259   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1
    SLICE_X41Y59.C6      net (fanout=1)        0.143   dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1
    SLICE_X41Y59.CLK     Tas                   0.373   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.062ns logic, 1.391ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (SLICE_X38Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/rawword_1 (FF)
  Destination:          dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.290ns (Levels of Logic = 0)
  Clock Path Skew:      -0.414ns (2.019 - 2.433)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/rawword_1 to dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y59.BQ      Tcko                  0.430   dvi_rx1/dec_b/rawword<3>
                                                       dvi_rx1/dec_b/rawword_1
    SLICE_X38Y58.DX      net (fanout=2)        1.464   dvi_rx1/dec_b/rawword<1>
    SLICE_X38Y58.CLK     Tds                   0.396   dvi_rx1/dec_b/cbnd/sdata<1>
                                                       dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (0.826ns logic, 1.464ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_rx_pllclk1 = PERIOD TIMEGRP "rx_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X48Y57.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/rawword_0 (FF)
  Destination:          dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.678ns (Levels of Logic = 0)
  Clock Path Skew:      0.414ns (2.428 - 2.014)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: dvi_rx1/dec_g/rawword_0 to dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y57.AQ      Tcko                  0.405   dvi_rx1/dec_g/rawword<3>
                                                       dvi_rx1/dec_g/rawword_0
    SLICE_X48Y57.AX      net (fanout=3)        0.488   dvi_rx1/dec_g/rawword<0>
    SLICE_X48Y57.CLK     Tdh         (-Th)     0.215   dvi_rx1/dec_g/cbnd/sdata<3>
                                                       dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.190ns logic, 0.488ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP (SLICE_X52Y57.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/rawword_4 (FF)
  Destination:          dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.919 - 0.877)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/rawword_4 to dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.AQ      Tcko                  0.234   dvi_rx1/dec_g/rawword<7>
                                                       dvi_rx1/dec_g/rawword_4
    SLICE_X52Y57.AX      net (fanout=3)        0.225   dvi_rx1/dec_g/rawword<4>
    SLICE_X52Y57.CLK     Tdh         (-Th)     0.120   dvi_rx1/dec_g/cbnd/sdata<7>
                                                       dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.114ns logic, 0.225ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP (SLICE_X52Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/rawword_5 (FF)
  Destination:          dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.919 - 0.877)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/rawword_5 to dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.BQ      Tcko                  0.234   dvi_rx1/dec_g/rawword<7>
                                                       dvi_rx1/dec_g/rawword_5
    SLICE_X52Y57.BX      net (fanout=3)        0.232   dvi_rx1/dec_g/rawword<5>
    SLICE_X52Y57.CLK     Tdh         (-Th)     0.111   dvi_rx1/dec_g/cbnd/sdata<7>
                                                       dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.123ns logic, 0.232ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rx_pllclk1 = PERIOD TIMEGRP "rx_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.052ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: tx_pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: tx_pclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: tx_pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP "dvi_rx1_pllclk0" 
TS_DVI_CLOCK1 * 10 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" 
TS_DVI_CLOCK1 * 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1201 paths analyzed, 418 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.130ns.
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/des_0/ce_data_inta (SLICE_X56Y60.D1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/state_FSM_FFd2 (FF)
  Destination:          dvi_rx1/dec_b/des_0/ce_data_inta (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.045ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/state_FSM_FFd2 to dvi_rx1/dec_b/des_0/ce_data_inta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AMUX    Tshcko                0.576   dvi_rx1/dec_b/des_0/ce_data_inta
                                                       dvi_rx1/dec_b/des_0/state_FSM_FFd2
    SLICE_X58Y60.D2      net (fanout=13)       1.085   dvi_rx1/dec_b/des_0/state_FSM_FFd2
    SLICE_X58Y60.D       Tilo                  0.235   dvi_rx1/dec_b/des_0/counter<8>
                                                       dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv1
    SLICE_X56Y60.D1      net (fanout=3)        1.810   dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv
    SLICE_X56Y60.CLK     Tas                   0.339   dvi_rx1/dec_b/des_0/ce_data_inta
                                                       dvi_rx1/dec_b/des_0/ce_data_inta_rstpot
                                                       dvi_rx1/dec_b/des_0/ce_data_inta
    -------------------------------------------------  ---------------------------
    Total                                      4.045ns (1.150ns logic, 2.895ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/state_FSM_FFd4 (FF)
  Destination:          dvi_rx1/dec_b/des_0/ce_data_inta (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.525ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/state_FSM_FFd4 to dvi_rx1/dec_b/des_0/ce_data_inta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.BQ      Tcko                  0.525   dvi_rx1/dec_b/des_0/ce_data_inta
                                                       dvi_rx1/dec_b/des_0/state_FSM_FFd4
    SLICE_X58Y60.D3      net (fanout=13)       0.616   dvi_rx1/dec_b/des_0/state_FSM_FFd4
    SLICE_X58Y60.D       Tilo                  0.235   dvi_rx1/dec_b/des_0/counter<8>
                                                       dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv1
    SLICE_X56Y60.D1      net (fanout=3)        1.810   dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv
    SLICE_X56Y60.CLK     Tas                   0.339   dvi_rx1/dec_b/des_0/ce_data_inta
                                                       dvi_rx1/dec_b/des_0/ce_data_inta_rstpot
                                                       dvi_rx1/dec_b/des_0/ce_data_inta
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (1.099ns logic, 2.426ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/state_FSM_FFd3 (FF)
  Destination:          dvi_rx1/dec_b/des_0/ce_data_inta (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.436ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/state_FSM_FFd3 to dvi_rx1/dec_b/des_0/ce_data_inta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.525   dvi_rx1/dec_b/des_0/ce_data_inta
                                                       dvi_rx1/dec_b/des_0/state_FSM_FFd3
    SLICE_X58Y60.D5      net (fanout=13)       0.527   dvi_rx1/dec_b/des_0/state_FSM_FFd3
    SLICE_X58Y60.D       Tilo                  0.235   dvi_rx1/dec_b/des_0/counter<8>
                                                       dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv1
    SLICE_X56Y60.D1      net (fanout=3)        1.810   dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv
    SLICE_X56Y60.CLK     Tas                   0.339   dvi_rx1/dec_b/des_0/ce_data_inta
                                                       dvi_rx1/dec_b/des_0/ce_data_inta_rstpot
                                                       dvi_rx1/dec_b/des_0/ce_data_inta
    -------------------------------------------------  ---------------------------
    Total                                      3.436ns (1.099ns logic, 2.337ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/des_0/pdcounter_4 (SLICE_X56Y62.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/pdcounter_1 (FF)
  Destination:          dvi_rx1/dec_b/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.197 - 0.207)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/pdcounter_1 to dvi_rx1/dec_b/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y61.BQ      Tcko                  0.430   dvi_rx1/dec_b/des_0/pdcounter<1>
                                                       dvi_rx1/dec_b/des_0/pdcounter_1
    SLICE_X56Y62.C4      net (fanout=10)       1.082   dvi_rx1/dec_b/des_0/pdcounter<1>
    SLICE_X56Y62.C       Tilo                  0.255   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o<4>1
    SLICE_X57Y60.B4      net (fanout=7)        0.745   dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o
    SLICE_X57Y60.B       Tilo                  0.259   dvi_rx1/dec_b/des_0/valid_data_d
                                                       dvi_rx1/dec_b/des_0/_n0278_inv1
    SLICE_X56Y62.CE      net (fanout=3)        0.714   dvi_rx1/dec_b/des_0/_n0278_inv1
    SLICE_X56Y62.CLK     Tceck                 0.313   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (1.257ns logic, 2.541ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/pdcounter_2 (FF)
  Destination:          dvi_rx1/dec_b/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.197 - 0.207)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/pdcounter_2 to dvi_rx1/dec_b/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y61.AQ      Tcko                  0.525   dvi_rx1/dec_b/des_0/pdcounter<3>
                                                       dvi_rx1/dec_b/des_0/pdcounter_2
    SLICE_X56Y62.C5      net (fanout=10)       0.927   dvi_rx1/dec_b/des_0/pdcounter<2>
    SLICE_X56Y62.C       Tilo                  0.255   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o<4>1
    SLICE_X57Y60.B4      net (fanout=7)        0.745   dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o
    SLICE_X57Y60.B       Tilo                  0.259   dvi_rx1/dec_b/des_0/valid_data_d
                                                       dvi_rx1/dec_b/des_0/_n0278_inv1
    SLICE_X56Y62.CE      net (fanout=3)        0.714   dvi_rx1/dec_b/des_0/_n0278_inv1
    SLICE_X56Y62.CLK     Tceck                 0.313   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.352ns logic, 2.386ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/pdcounter_0 (FF)
  Destination:          dvi_rx1/dec_b/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.630ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.197 - 0.207)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/pdcounter_0 to dvi_rx1/dec_b/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y61.AQ      Tcko                  0.430   dvi_rx1/dec_b/des_0/pdcounter<1>
                                                       dvi_rx1/dec_b/des_0/pdcounter_0
    SLICE_X57Y61.D2      net (fanout=10)       0.766   dvi_rx1/dec_b/des_0/pdcounter<0>
    SLICE_X57Y61.D       Tilo                  0.259   dvi_rx1/dec_b/des_0/pdcounter<1>
                                                       dvi_rx1/dec_b/des_0/pdcounter[4]_PWR_10_o_equal_48_o<4>1
    SLICE_X57Y60.B6      net (fanout=1)        0.889   dvi_rx1/dec_b/des_0/pdcounter[4]_PWR_10_o_equal_48_o
    SLICE_X57Y60.B       Tilo                  0.259   dvi_rx1/dec_b/des_0/valid_data_d
                                                       dvi_rx1/dec_b/des_0/_n0278_inv1
    SLICE_X56Y62.CE      net (fanout=3)        0.714   dvi_rx1/dec_b/des_0/_n0278_inv1
    SLICE_X56Y62.CLK     Tceck                 0.313   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (1.261ns logic, 2.369ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/des_0/flag (SLICE_X56Y60.C2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/state_FSM_FFd2 (FF)
  Destination:          dvi_rx1/dec_b/des_0/flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/state_FSM_FFd2 to dvi_rx1/dec_b/des_0/flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AMUX    Tshcko                0.576   dvi_rx1/dec_b/des_0/ce_data_inta
                                                       dvi_rx1/dec_b/des_0/state_FSM_FFd2
    SLICE_X58Y60.D2      net (fanout=13)       1.085   dvi_rx1/dec_b/des_0/state_FSM_FFd2
    SLICE_X58Y60.D       Tilo                  0.235   dvi_rx1/dec_b/des_0/counter<8>
                                                       dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv1
    SLICE_X56Y60.C2      net (fanout=3)        1.518   dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv
    SLICE_X56Y60.CLK     Tas                   0.339   dvi_rx1/dec_b/des_0/ce_data_inta
                                                       dvi_rx1/dec_b/des_0/flag_rstpot
                                                       dvi_rx1/dec_b/des_0/flag
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (1.150ns logic, 2.603ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/state_FSM_FFd4 (FF)
  Destination:          dvi_rx1/dec_b/des_0/flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.233ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/state_FSM_FFd4 to dvi_rx1/dec_b/des_0/flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.BQ      Tcko                  0.525   dvi_rx1/dec_b/des_0/ce_data_inta
                                                       dvi_rx1/dec_b/des_0/state_FSM_FFd4
    SLICE_X58Y60.D3      net (fanout=13)       0.616   dvi_rx1/dec_b/des_0/state_FSM_FFd4
    SLICE_X58Y60.D       Tilo                  0.235   dvi_rx1/dec_b/des_0/counter<8>
                                                       dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv1
    SLICE_X56Y60.C2      net (fanout=3)        1.518   dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv
    SLICE_X56Y60.CLK     Tas                   0.339   dvi_rx1/dec_b/des_0/ce_data_inta
                                                       dvi_rx1/dec_b/des_0/flag_rstpot
                                                       dvi_rx1/dec_b/des_0/flag
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (1.099ns logic, 2.134ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/state_FSM_FFd3 (FF)
  Destination:          dvi_rx1/dec_b/des_0/flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/state_FSM_FFd3 to dvi_rx1/dec_b/des_0/flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.525   dvi_rx1/dec_b/des_0/ce_data_inta
                                                       dvi_rx1/dec_b/des_0/state_FSM_FFd3
    SLICE_X58Y60.D5      net (fanout=13)       0.527   dvi_rx1/dec_b/des_0/state_FSM_FFd3
    SLICE_X58Y60.D       Tilo                  0.235   dvi_rx1/dec_b/des_0/counter<8>
                                                       dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv1
    SLICE_X56Y60.C2      net (fanout=3)        1.518   dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv
    SLICE_X56Y60.CLK     Tas                   0.339   dvi_rx1/dec_b/des_0/ce_data_inta
                                                       dvi_rx1/dec_b/des_0/flag_rstpot
                                                       dvi_rx1/dec_b/des_0/flag
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (1.099ns logic, 2.045ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" TS_DVI_CLOCK1 * 2 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/flipgearx2 (SLICE_X47Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/phsalgn_0/flipgear (FF)
  Destination:          dvi_rx1/dec_g/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.918 - 0.883)
  Source Clock:         rx_pclk rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/phsalgn_0/flipgear to dvi_rx1/dec_g/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.DQ      Tcko                  0.198   dvi_rx1/dec_g/phsalgn_0/flipgear
                                                       dvi_rx1/dec_g/phsalgn_0/flipgear
    SLICE_X47Y56.DX      net (fanout=2)        0.346   dvi_rx1/dec_g/phsalgn_0/flipgear
    SLICE_X47Y56.CLK     Tckdi       (-Th)    -0.059   dvi_rx1/dec_g/flipgearx2
                                                       dvi_rx1/dec_g/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.257ns logic, 0.346ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_r/flipgearx2 (SLICE_X49Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_r/phsalgn_0/flipgear (FF)
  Destination:          dvi_rx1/dec_r/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.930 - 0.889)
  Source Clock:         rx_pclk rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_r/phsalgn_0/flipgear to dvi_rx1/dec_r/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y65.DQ      Tcko                  0.234   dvi_rx1/dec_r/phsalgn_0/flipgear
                                                       dvi_rx1/dec_r/phsalgn_0/flipgear
    SLICE_X49Y63.AX      net (fanout=2)        0.333   dvi_rx1/dec_r/phsalgn_0/flipgear
    SLICE_X49Y63.CLK     Tckdi       (-Th)    -0.059   dvi_rx1/dec_r/flipgearx2
                                                       dvi_rx1/dec_r/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.293ns logic, 0.333ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_r/rawword_2 (SLICE_X51Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_r/raw5bit_q_2 (FF)
  Destination:          dvi_rx1/dec_r/rawword_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_r/raw5bit_q_2 to dvi_rx1/dec_r/rawword_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y61.CQ      Tcko                  0.200   dvi_rx1/dec_r/raw5bit_q<3>
                                                       dvi_rx1/dec_r/raw5bit_q_2
    SLICE_X51Y61.CX      net (fanout=1)        0.144   dvi_rx1/dec_r/raw5bit_q<2>
    SLICE_X51Y61.CLK     Tckdi       (-Th)    -0.059   dvi_rx1/dec_r/rawword<3>
                                                       dvi_rx1/dec_r/rawword_2
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" TS_DVI_CLOCK1 * 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: dvi_rx1/pclkx2bufg/I0
  Logical resource: dvi_rx1/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: dvi_rx1/pllclk2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dvi_rx1/dec_b/flipgearx2/CLK
  Logical resource: dvi_rx1/dec_b/flipgearx2/CK
  Location pin: SLICE_X44Y60.CLK
  Clock network: dvi_rx1/pclkx2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dvi_rx1/dec_g/rawword<7>/CLK
  Logical resource: dvi_rx1/dec_g/rawword_4/CK
  Location pin: SLICE_X52Y56.CLK
  Clock network: dvi_rx1/pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_pllclk0 = PERIOD TIMEGRP "tx_pllclk0" TS_rx_pllclk1 * 
10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_pllclk2 = PERIOD TIMEGRP "tx_pllclk2" TS_rx_pllclk1 * 
2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 269 paths analyzed, 149 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.516ns.
--------------------------------------------------------------------------------

Paths for end point dvi_tx/oserdes0/oserdes_m (OLOGIC_X12Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fd_out4 (FF)
  Destination:          dvi_tx/oserdes0/oserdes_m (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.629 - 0.627)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fd_out4 to dvi_tx/oserdes0/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y107.DQ     Tcko                  0.525   dvi_tx/n0011<4>
                                                       dvi_tx/pixel2x/fd_out4
    OLOGIC_X12Y119.D1    net (fanout=1)        3.826   dvi_tx/n0011<4>
    OLOGIC_X12Y119.CLKDIVTosdck_D             -0.003   dvi_tx/oserdes0/oserdes_m
                                                       dvi_tx/oserdes0/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (0.522ns logic, 3.826ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/clkout/oserdes_s (OLOGIC_X4Y116.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/tmdsclkint_0 (FF)
  Destination:          dvi_tx/clkout/oserdes_s (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.261ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/tmdsclkint_0 to dvi_tx/clkout/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y125.DMUX    Tshcko                0.518   dvi_tx/toggle
                                                       dvi_tx/tmdsclkint_0
    OLOGIC_X4Y116.D2     net (fanout=5)        3.763   dvi_tx/tmdsclkint<0>
    OLOGIC_X4Y116.CLKDIV Tosdck_D             -0.020   dvi_tx/clkout/oserdes_s
                                                       dvi_tx/clkout/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (0.498ns logic, 3.763ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_out4 (SLICE_X10Y107.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fd_db19 (FF)
  Destination:          dvi_tx/pixel2x/fd_out4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.203ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.290 - 0.310)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fd_db19 to dvi_tx/pixel2x/fd_out4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y108.DQ     Tcko                  0.430   dvi_tx/pixel2x/db<19>
                                                       dvi_tx/pixel2x/fd_db19
    SLICE_X10Y107.D1     net (fanout=1)        3.434   dvi_tx/pixel2x/db<19>
    SLICE_X10Y107.CLK    Tas                   0.339   dvi_tx/n0011<4>
                                                       dvi_tx/pixel2x/Mmux_mux101
                                                       dvi_tx/pixel2x/fd_out4
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (0.769ns logic, 3.434ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tx_pllclk2 = PERIOD TIMEGRP "tx_pllclk2" TS_rx_pllclk1 * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db5 (SLICE_X23Y109.BX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx/pixel2x/fd_db5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.704 - 0.685)
  Source Clock:         tx_pclk rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP to dvi_tx/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.B      Tshcko                0.449   dvi_tx/pixel2x/dataint<5>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X23Y109.BX     net (fanout=1)        0.088   dvi_tx/pixel2x/dataint<5>
    SLICE_X23Y109.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<7>
                                                       dvi_tx/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.508ns logic, 0.088ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx/pixel2x/fd_db5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.076 - 0.070)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra2 to dvi_tx/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y108.CQ     Tcko                  0.200   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra2
    SLICE_X22Y109.B4     net (fanout=17)       0.294   dvi_tx/pixel2x/ra<2>
    SLICE_X22Y109.B      Tilo                  0.156   dvi_tx/pixel2x/dataint<5>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X23Y109.BX     net (fanout=1)        0.088   dvi_tx/pixel2x/dataint<5>
    SLICE_X23Y109.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<7>
                                                       dvi_tx/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.415ns logic, 0.382ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.989ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx/pixel2x/fd_db5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.995ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.076 - 0.070)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra1 to dvi_tx/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y108.BQ     Tcko                  0.200   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra1
    SLICE_X22Y109.B3     net (fanout=18)       0.492   dvi_tx/pixel2x/ra<1>
    SLICE_X22Y109.B      Tilo                  0.156   dvi_tx/pixel2x/dataint<5>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X23Y109.BX     net (fanout=1)        0.088   dvi_tx/pixel2x/dataint<5>
    SLICE_X23Y109.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<7>
                                                       dvi_tx/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      0.995ns (0.415ns logic, 0.580ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db17 (SLICE_X23Y108.BX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.182ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx/pixel2x/fd_db17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.702 - 0.684)
  Source Clock:         tx_pclk rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP to dvi_tx/pixel2x/fd_db17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y108.B      Tshcko                0.449   dvi_tx/pixel2x/dataint<17>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP
    SLICE_X23Y108.BX     net (fanout=1)        0.088   dvi_tx/pixel2x/dataint<17>
    SLICE_X23Y108.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<19>
                                                       dvi_tx/pixel2x/fd_db17
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.508ns logic, 0.088ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx/pixel2x/fd_db17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.074 - 0.070)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra2 to dvi_tx/pixel2x/fd_db17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y108.CQ     Tcko                  0.200   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra2
    SLICE_X22Y108.B4     net (fanout=17)       0.404   dvi_tx/pixel2x/ra<2>
    SLICE_X22Y108.B      Tilo                  0.156   dvi_tx/pixel2x/dataint<17>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP
    SLICE_X23Y108.BX     net (fanout=1)        0.088   dvi_tx/pixel2x/dataint<17>
    SLICE_X23Y108.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<19>
                                                       dvi_tx/pixel2x/fd_db17
    -------------------------------------------------  ---------------------------
    Total                                      0.907ns (0.415ns logic, 0.492ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.962ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_tx/pixel2x/fd_db17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.966ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.074 - 0.070)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra0 to dvi_tx/pixel2x/fd_db17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y108.AQ     Tcko                  0.200   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra0
    SLICE_X22Y108.B2     net (fanout=19)       0.463   dvi_tx/pixel2x/ra<0>
    SLICE_X22Y108.B      Tilo                  0.156   dvi_tx/pixel2x/dataint<17>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP
    SLICE_X23Y108.BX     net (fanout=1)        0.088   dvi_tx/pixel2x/dataint<17>
    SLICE_X23Y108.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<19>
                                                       dvi_tx/pixel2x/fd_db17
    -------------------------------------------------  ---------------------------
    Total                                      0.966ns (0.415ns logic, 0.551ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db10 (SLICE_X23Y111.CX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx/pixel2x/fd_db10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.706 - 0.687)
  Source Clock:         tx_pclk rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP to dvi_tx/pixel2x/fd_db10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y111.AMUX   Tshcko                0.490   dvi_tx/pixel2x/dataint<13>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP
    SLICE_X23Y111.CX     net (fanout=1)        0.100   dvi_tx/pixel2x/dataint<10>
    SLICE_X23Y111.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<11>
                                                       dvi_tx/pixel2x/fd_db10
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.549ns logic, 0.100ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx/pixel2x/fd_db10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.078 - 0.070)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra2 to dvi_tx/pixel2x/fd_db10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y108.CQ     Tcko                  0.200   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra2
    SLICE_X22Y111.A4     net (fanout=17)       0.488   dvi_tx/pixel2x/ra<2>
    SLICE_X22Y111.AMUX   Tilo                  0.191   dvi_tx/pixel2x/dataint<13>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP
    SLICE_X23Y111.CX     net (fanout=1)        0.100   dvi_tx/pixel2x/dataint<10>
    SLICE_X23Y111.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<11>
                                                       dvi_tx/pixel2x/fd_db10
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.450ns logic, 0.588ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra3 (FF)
  Destination:          dvi_tx/pixel2x/fd_db10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.048ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.078 - 0.070)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra3 to dvi_tx/pixel2x/fd_db10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y108.CMUX   Tshcko                0.238   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra3
    SLICE_X22Y111.A5     net (fanout=17)       0.460   dvi_tx/pixel2x/ra<3>
    SLICE_X22Y111.AMUX   Tilo                  0.191   dvi_tx/pixel2x/dataint<13>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP
    SLICE_X23Y111.CX     net (fanout=1)        0.100   dvi_tx/pixel2x/dataint<10>
    SLICE_X23Y111.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<11>
                                                       dvi_tx/pixel2x/fd_db10
    -------------------------------------------------  ---------------------------
    Total                                      1.048ns (0.488ns logic, 0.560ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tx_pllclk2 = PERIOD TIMEGRP "tx_pllclk2" TS_rx_pllclk1 * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: tx0_pclkx2_buf/I0
  Logical resource: tx0_pclkx2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: tx_pllclk2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dvi_tx/n0011<4>/CLK
  Logical resource: dvi_tx/pixel2x/fd_out5/CK
  Location pin: SLICE_X10Y107.CLK
  Clock network: tx_pclkx2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dvi_tx/n0011<4>/CLK
  Logical resource: dvi_tx/pixel2x/fd_out4/CK
  Location pin: SLICE_X10Y107.CLK
  Clock network: tx_pclkx2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_DVI_CLOCK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK1                  |     10.000ns|      3.334ns|      9.032ns|            1|            1|            0|         4427|
| TS_rx_pllclk1                 |     10.000ns|      7.052ns|      9.032ns|            1|            0|         2957|          269|
|  TS_tx_pllclk0                |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_tx_pllclk2                |      5.000ns|      4.516ns|          N/A|            0|            0|          269|            0|
| TS_dvi_rx1_pllclk0            |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_dvi_rx1_pllclk2            |      5.000ns|      4.130ns|          N/A|            0|            0|         1201|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock RX1_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX1_TMDS<3>    |    5.594|         |         |         |
RX1_TMDSB<3>   |    5.594|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX1_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX1_TMDS<3>    |    5.594|         |         |         |
RX1_TMDSB<3>   |    5.594|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 104  (Setup/Max: 0, Hold: 0, Component Switching Limit: 104)

Constraints cover 4427 paths, 0 nets, and 2410 connections

Design statistics:
   Minimum period:   7.052ns{1}   (Maximum frequency: 141.804MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 23 19:35:49 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 458 MB



