# aclk {FREQ_HZ 1.53845e+08 CLK_DOMAIN base_processing_system7_0_0_FCLK_CLK2 PHASE 0.000}
# Clock Domain: base_processing_system7_0_0_FCLK_CLK2
create_clock -name aclk -period 6.500 [get_ports aclk]
# Generated clocks
