# TODO

* [ ] Perform timing analysis (add delays, latencies etc.)
* [ ] Implement on an actual FPGA. (COVID is not helping :sob:)
* [ ] Maybe tape out as an ASIC? (:stuck_out_tongue:)
