module simple_ram (
	input data [7:0],
	input addr [4:0],
	input wr, clk,
	//wr is 1 - Write mode
	//wr is 0 - Read mode
	output q [7:0]
);

	reg [7:0] ram [31:0]; //storage of data
	reg [4:0] addr_reg;   //adress of data
	
	always @(posedge clk)
	begin
		if (wr)
			ram[addr] <= data;
		else
			addr_reg <= addr;
	end
	
	assign q = reg[addr_reg];
	
endmodule
	
	