{"vcs1":{"timestamp_begin":1678277492.035832918, "rt":0.73, "ut":0.15, "st":0.11}}
{"vcselab":{"timestamp_begin":1678277492.798483736, "rt":1.02, "ut":0.19, "st":0.08}}
{"link":{"timestamp_begin":1678277493.842755180, "rt":0.21, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678277491.771139152}
{"VCS_COMP_START_TIME": 1678277491.771139152}
{"VCS_COMP_END_TIME": 1678277495.010689918}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 338044}}
{"stitch_vcselab": {"peak_mem": 238992}}
