// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "01/31/2025 04:06:55"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module reciprocal (
	clock,
	req,
	x,
	n_iter,
	x_inv,
	ack);
input 	logic clock ;
input 	logic req ;
input 	logic [31:0] x ;
input 	logic [3:0] n_iter ;
output 	logic [63:0] x_inv ;
output 	logic ack ;

// Design Ports Information
// x[8]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[9]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[10]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[11]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[12]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[13]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[14]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[15]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[16]	=>  Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[17]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[18]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[19]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[20]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[21]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[22]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[23]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[24]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[25]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[26]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[27]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[28]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[29]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[30]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[31]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x_inv[0]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[1]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[2]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[4]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[5]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[6]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[8]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[9]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[10]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[11]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[12]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[13]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[14]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[15]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[16]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[17]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[18]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[19]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[20]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[21]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[22]	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[23]	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[24]	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[25]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[26]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[27]	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[28]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[29]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[30]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[31]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[32]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[33]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[34]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[35]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[36]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[37]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[38]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[39]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[40]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[41]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[42]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[43]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[44]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[45]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[46]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[47]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[48]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[49]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[50]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[51]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[52]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[53]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[54]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[55]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[56]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[57]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[58]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[59]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[60]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[61]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[62]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x_inv[63]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ack	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// n_iter[0]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// n_iter[1]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// n_iter[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// n_iter[3]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[0]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// req	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[1]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[2]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[3]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[4]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[5]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[6]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// x[7]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("reciprocal_v_fast.sdo");
// synopsys translate_on

wire \cont2|Selector22~0_combout ;
wire \cont2|Selector18~0_combout ;
wire \cont2|p_state.idle~regout ;
wire \cont2|Selector12~0_combout ;
wire \cont2|Selector8~0_combout ;
wire \cont2|Selector12~1_combout ;
wire \cont2|Selector8~1_combout ;
wire \cont2|p_state.idle~0_combout ;
wire \cont2|n_state.idle_297~combout ;
wire \req~combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \cont2|Selector15~0_combout ;
wire \cont2|cload~combout ;
wire \dp2|count|count~0_combout ;
wire \cont2|Selector22~1_combout ;
wire \cont2|Selector22~2_combout ;
wire \dp2|count|count~2_combout ;
wire \cont2|always0~0_combout ;
wire \cont2|Selector21~0_combout ;
wire \cont2|Selector21~2_combout ;
wire \cont2|Selector3~0_combout ;
wire \dp2|sam|dp|sr1|data_out~9_combout ;
wire \dp2|sam|dp|sr1|data_out~8_combout ;
wire \dp2|sam|cont|load[2]~0_combout ;
wire \dp2|sam|dp|sr1|data_out~5_combout ;
wire \dp2|sam|dp|sr1|data_out~4_combout ;
wire \dp2|sam|dp|sr1|data_out~3_combout ;
wire \dp2|sam|dp|sr1|data_out~2_combout ;
wire \dp2|sam|dp|WideNor0~0_combout ;
wire \dp2|sam|dp|sr2|data_out[1]~1_combout ;
wire \dp2|sam|dp|sr1|data_out~7_combout ;
wire \dp2|sam|dp|sr1|data_out~6_combout ;
wire \dp2|sam|dp|WideNor0~1_combout ;
wire \dp2|sam|dp|sr1|data_out~10_combout ;
wire \dp2|sam|cont|p_state~regout ;
wire \dp2|sam|cont|ready~2_combout ;
wire \dp2|sam|cont|ready~combout ;
wire \cont2|Selector13~0_combout ;
wire \cont2|cen~combout ;
wire \dp2|count|count[0]~1_combout ;
wire \dp2|count|count~4_combout ;
wire \dp2|count|Add0~0_combout ;
wire \dp2|count|count~3_combout ;
wire \cont2|always0~1_combout ;
wire \cont2|always0~2_combout ;
wire \cont2|Selector15~1_combout ;
wire \cont2|first_time_mult1~combout ;
wire \cont2|Selector14~1_combout ;
wire \cont2|Selector18~1_combout ;
wire \cont2|n_state.second_multiplier_243~combout ;
wire \cont2|p_state.second_multiplier~regout ;
wire \cont2|Selector10~0_combout ;
wire \cont2|n_state.fisrt_multiplier_261~combout ;
wire \cont2|p_state.fisrt_multiplier~regout ;
wire \cont2|Selector14~0_combout ;
wire \cont2|Selector14~2_combout ;
wire \cont2|first_time_mult2~combout ;
wire \cont2|Selector21~1_combout ;
wire \cont2|Selector19~0_combout ;
wire \cont2|Selector19~0clkctrl_outclk ;
wire \cont2|n_state.loading_279~combout ;
wire \cont2|p_state.loading~regout ;
wire \cont2|Selector16~0_combout ;
wire \cont2|Selector16~1_combout ;
wire \cont2|Selector16~1clkctrl_outclk ;
wire \cont2|start~combout ;
wire \dp2|sam|dp|sr2|data_out~0_combout ;
wire \dp2|sam|dp|r1|data_out[0]~16_combout ;
wire \dp2|sam|cont|s~0_combout ;
wire \dp2|sam|cont|s~combout ;
wire \dp2|sam|dp|r1|data_out[0]~17 ;
wire \dp2|sam|dp|r1|data_out[1]~18_combout ;
wire \dp2|sam|dp|r1|data_out[1]~19 ;
wire \dp2|sam|dp|r1|data_out[2]~20_combout ;
wire \dp2|sam|dp|sr2|data_out~2_combout ;
wire \dp2|sam|dp|sr2|data_out~3_combout ;
wire \dp2|sam|dp|sr2|data_out~4_combout ;
wire \dp2|sam|dp|r1|data_out[2]~21 ;
wire \dp2|sam|dp|r1|data_out[3]~22_combout ;
wire \dp2|sam|dp|r1|data_out[3]~23 ;
wire \dp2|sam|dp|r1|data_out[4]~24_combout ;
wire \dp2|sam|dp|sr2|data_out~5_combout ;
wire \dp2|sam|dp|sr2|data_out~6_combout ;
wire \dp2|sam|dp|r1|data_out[4]~25 ;
wire \dp2|sam|dp|r1|data_out[5]~26_combout ;
wire \dp2|sam|dp|sr2|data_out~7_combout ;
wire \dp2|sam|dp|r1|data_out[5]~27 ;
wire \dp2|sam|dp|r1|data_out[6]~28_combout ;
wire \dp2|sam|dp|sr2|data_out~8_combout ;
wire \dp2|sam|dp|r1|data_out[6]~29 ;
wire \dp2|sam|dp|r1|data_out[7]~30_combout ;
wire \dp2|sam|dp|r1|data_out[7]~31 ;
wire \dp2|sam|dp|r1|data_out[8]~32_combout ;
wire \dp2|sam|dp|sr2|data_out~9_combout ;
wire \dp2|sam|dp|sr2|data_out~10_combout ;
wire \dp2|sam|dp|r1|data_out[8]~33 ;
wire \dp2|sam|dp|r1|data_out[9]~34_combout ;
wire \dp2|sam|dp|sr2|data_out~11_combout ;
wire \dp2|sam|dp|r1|data_out[9]~35 ;
wire \dp2|sam|dp|r1|data_out[10]~36_combout ;
wire \dp2|sam|dp|sr2|data_out~12_combout ;
wire \dp2|sam|dp|r1|data_out[10]~37 ;
wire \dp2|sam|dp|r1|data_out[11]~38_combout ;
wire \dp2|sam|dp|sr2|data_out~13_combout ;
wire \dp2|sam|dp|r1|data_out[11]~39 ;
wire \dp2|sam|dp|r1|data_out[12]~40_combout ;
wire \dp2|sam|dp|sr2|data_out~14_combout ;
wire \dp2|sam|dp|r1|data_out[12]~41 ;
wire \dp2|sam|dp|r1|data_out[13]~42_combout ;
wire \dp2|sam|dp|r1|data_out[13]~43 ;
wire \dp2|sam|dp|r1|data_out[14]~44_combout ;
wire \dp2|sam|dp|sr2|data_out~15_combout ;
wire \dp2|sam|dp|sr2|data_out~16_combout ;
wire \dp2|sam|dp|r1|data_out[14]~45 ;
wire \dp2|sam|dp|r1|data_out[15]~46_combout ;
wire \cont2|ack~combout ;
wire [1:2] \cont2|s ;
wire [31:0] \x~combout ;
wire [3:0] \n_iter~combout ;
wire [7:0] \dp2|sam|dp|sr1|data_out ;
wire [15:0] \dp2|sam|dp|r1|data_out ;
wire [3:0] \dp2|count|count ;
wire [15:0] \dp2|sam|dp|sr2|data_out ;


// Location: LCCOMB_X3_Y4_N22
cycloneii_lcell_comb \cont2|Selector22~0 (
// Equation(s):
// \cont2|Selector22~0_combout  = (\req~combout  & (!\cont2|p_state.fisrt_multiplier~regout  & !\cont2|p_state.loading~regout ))

	.dataa(vcc),
	.datab(\req~combout ),
	.datac(\cont2|p_state.fisrt_multiplier~regout ),
	.datad(\cont2|p_state.loading~regout ),
	.cin(gnd),
	.combout(\cont2|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector22~0 .lut_mask = 16'h000C;
defparam \cont2|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N26
cycloneii_lcell_comb \cont2|Selector18~0 (
// Equation(s):
// \cont2|Selector18~0_combout  = (!\cont2|p_state.fisrt_multiplier~regout  & (((!\cont2|first_time_mult2~combout  & \dp2|sam|cont|ready~combout )) # (!\cont2|p_state.second_multiplier~regout )))

	.dataa(\cont2|first_time_mult2~combout ),
	.datab(\cont2|p_state.fisrt_multiplier~regout ),
	.datac(\dp2|sam|cont|ready~combout ),
	.datad(\cont2|p_state.second_multiplier~regout ),
	.cin(gnd),
	.combout(\cont2|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector18~0 .lut_mask = 16'h1033;
defparam \cont2|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y4_N7
cycloneii_lcell_ff \cont2|p_state.idle (
	.clk(\clock~combout ),
	.datain(\cont2|p_state.idle~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cont2|p_state.idle~regout ));

// Location: LCCOMB_X3_Y4_N18
cycloneii_lcell_comb \cont2|Selector12~0 (
// Equation(s):
// \cont2|Selector12~0_combout  = (!\cont2|p_state.idle~regout  & \req~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cont2|p_state.idle~regout ),
	.datad(\req~combout ),
	.cin(gnd),
	.combout(\cont2|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector12~0 .lut_mask = 16'h0F00;
defparam \cont2|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N18
cycloneii_lcell_comb \cont2|Selector8~0 (
// Equation(s):
// \cont2|Selector8~0_combout  = (\dp2|sam|cont|ready~combout  & (\cont2|always0~1_combout  & (\cont2|p_state.second_multiplier~regout  & \cont2|always0~0_combout )))

	.dataa(\dp2|sam|cont|ready~combout ),
	.datab(\cont2|always0~1_combout ),
	.datac(\cont2|p_state.second_multiplier~regout ),
	.datad(\cont2|always0~0_combout ),
	.cin(gnd),
	.combout(\cont2|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector8~0 .lut_mask = 16'h8000;
defparam \cont2|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N24
cycloneii_lcell_comb \cont2|Selector12~1 (
// Equation(s):
// \cont2|Selector12~1_combout  = (\cont2|p_state.loading~regout ) # ((\cont2|Selector12~0_combout ) # ((\cont2|Selector8~0_combout  & !\cont2|first_time_mult2~combout )))

	.dataa(\cont2|p_state.loading~regout ),
	.datab(\cont2|Selector8~0_combout ),
	.datac(\cont2|first_time_mult2~combout ),
	.datad(\cont2|Selector12~0_combout ),
	.cin(gnd),
	.combout(\cont2|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector12~1 .lut_mask = 16'hFFAE;
defparam \cont2|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N22
cycloneii_lcell_comb \cont2|Selector8~1 (
// Equation(s):
// \cont2|Selector8~1_combout  = (\cont2|Selector8~0_combout ) # ((!\cont2|p_state.idle~regout  & !\req~combout ))

	.dataa(\cont2|p_state.idle~regout ),
	.datab(vcc),
	.datac(\req~combout ),
	.datad(\cont2|Selector8~0_combout ),
	.cin(gnd),
	.combout(\cont2|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector8~1 .lut_mask = 16'hFF05;
defparam \cont2|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N6
cycloneii_lcell_comb \cont2|p_state.idle~0 (
// Equation(s):
// \cont2|p_state.idle~0_combout  = !\cont2|n_state.idle_297~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cont2|n_state.idle_297~combout ),
	.cin(gnd),
	.combout(\cont2|p_state.idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|p_state.idle~0 .lut_mask = 16'h00FF;
defparam \cont2|p_state.idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N12
cycloneii_lcell_comb \cont2|n_state.idle_297 (
// Equation(s):
// \cont2|n_state.idle_297~combout  = (GLOBAL(\cont2|Selector19~0clkctrl_outclk ) & ((\cont2|Selector8~1_combout ))) # (!GLOBAL(\cont2|Selector19~0clkctrl_outclk ) & (\cont2|n_state.idle_297~combout ))

	.dataa(\cont2|n_state.idle_297~combout ),
	.datab(vcc),
	.datac(\cont2|Selector19~0clkctrl_outclk ),
	.datad(\cont2|Selector8~1_combout ),
	.cin(gnd),
	.combout(\cont2|n_state.idle_297~combout ),
	.cout());
// synopsys translate_off
defparam \cont2|n_state.idle_297 .lut_mask = 16'hFA0A;
defparam \cont2|n_state.idle_297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \n_iter[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\n_iter~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(n_iter[1]));
// synopsys translate_off
defparam \n_iter[1]~I .input_async_reset = "none";
defparam \n_iter[1]~I .input_power_up = "low";
defparam \n_iter[1]~I .input_register_mode = "none";
defparam \n_iter[1]~I .input_sync_reset = "none";
defparam \n_iter[1]~I .oe_async_reset = "none";
defparam \n_iter[1]~I .oe_power_up = "low";
defparam \n_iter[1]~I .oe_register_mode = "none";
defparam \n_iter[1]~I .oe_sync_reset = "none";
defparam \n_iter[1]~I .operation_mode = "input";
defparam \n_iter[1]~I .output_async_reset = "none";
defparam \n_iter[1]~I .output_power_up = "low";
defparam \n_iter[1]~I .output_register_mode = "none";
defparam \n_iter[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \n_iter[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\n_iter~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(n_iter[2]));
// synopsys translate_off
defparam \n_iter[2]~I .input_async_reset = "none";
defparam \n_iter[2]~I .input_power_up = "low";
defparam \n_iter[2]~I .input_register_mode = "none";
defparam \n_iter[2]~I .input_sync_reset = "none";
defparam \n_iter[2]~I .oe_async_reset = "none";
defparam \n_iter[2]~I .oe_power_up = "low";
defparam \n_iter[2]~I .oe_register_mode = "none";
defparam \n_iter[2]~I .oe_sync_reset = "none";
defparam \n_iter[2]~I .operation_mode = "input";
defparam \n_iter[2]~I .output_async_reset = "none";
defparam \n_iter[2]~I .output_power_up = "low";
defparam \n_iter[2]~I .output_register_mode = "none";
defparam \n_iter[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\x~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[0]));
// synopsys translate_off
defparam \x[0]~I .input_async_reset = "none";
defparam \x[0]~I .input_power_up = "low";
defparam \x[0]~I .input_register_mode = "none";
defparam \x[0]~I .input_sync_reset = "none";
defparam \x[0]~I .oe_async_reset = "none";
defparam \x[0]~I .oe_power_up = "low";
defparam \x[0]~I .oe_register_mode = "none";
defparam \x[0]~I .oe_sync_reset = "none";
defparam \x[0]~I .operation_mode = "input";
defparam \x[0]~I .output_async_reset = "none";
defparam \x[0]~I .output_power_up = "low";
defparam \x[0]~I .output_register_mode = "none";
defparam \x[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \req~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\req~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(req));
// synopsys translate_off
defparam \req~I .input_async_reset = "none";
defparam \req~I .input_power_up = "low";
defparam \req~I .input_register_mode = "none";
defparam \req~I .input_sync_reset = "none";
defparam \req~I .oe_async_reset = "none";
defparam \req~I .oe_power_up = "low";
defparam \req~I .oe_register_mode = "none";
defparam \req~I .oe_sync_reset = "none";
defparam \req~I .operation_mode = "input";
defparam \req~I .output_async_reset = "none";
defparam \req~I .output_power_up = "low";
defparam \req~I .output_register_mode = "none";
defparam \req~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\x~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[1]));
// synopsys translate_off
defparam \x[1]~I .input_async_reset = "none";
defparam \x[1]~I .input_power_up = "low";
defparam \x[1]~I .input_register_mode = "none";
defparam \x[1]~I .input_sync_reset = "none";
defparam \x[1]~I .oe_async_reset = "none";
defparam \x[1]~I .oe_power_up = "low";
defparam \x[1]~I .oe_register_mode = "none";
defparam \x[1]~I .oe_sync_reset = "none";
defparam \x[1]~I .operation_mode = "input";
defparam \x[1]~I .output_async_reset = "none";
defparam \x[1]~I .output_power_up = "low";
defparam \x[1]~I .output_register_mode = "none";
defparam \x[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\x~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[2]));
// synopsys translate_off
defparam \x[2]~I .input_async_reset = "none";
defparam \x[2]~I .input_power_up = "low";
defparam \x[2]~I .input_register_mode = "none";
defparam \x[2]~I .input_sync_reset = "none";
defparam \x[2]~I .oe_async_reset = "none";
defparam \x[2]~I .oe_power_up = "low";
defparam \x[2]~I .oe_register_mode = "none";
defparam \x[2]~I .oe_sync_reset = "none";
defparam \x[2]~I .operation_mode = "input";
defparam \x[2]~I .output_async_reset = "none";
defparam \x[2]~I .output_power_up = "low";
defparam \x[2]~I .output_register_mode = "none";
defparam \x[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\x~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[4]));
// synopsys translate_off
defparam \x[4]~I .input_async_reset = "none";
defparam \x[4]~I .input_power_up = "low";
defparam \x[4]~I .input_register_mode = "none";
defparam \x[4]~I .input_sync_reset = "none";
defparam \x[4]~I .oe_async_reset = "none";
defparam \x[4]~I .oe_power_up = "low";
defparam \x[4]~I .oe_register_mode = "none";
defparam \x[4]~I .oe_sync_reset = "none";
defparam \x[4]~I .operation_mode = "input";
defparam \x[4]~I .output_async_reset = "none";
defparam \x[4]~I .output_power_up = "low";
defparam \x[4]~I .output_register_mode = "none";
defparam \x[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\x~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[5]));
// synopsys translate_off
defparam \x[5]~I .input_async_reset = "none";
defparam \x[5]~I .input_power_up = "low";
defparam \x[5]~I .input_register_mode = "none";
defparam \x[5]~I .input_sync_reset = "none";
defparam \x[5]~I .oe_async_reset = "none";
defparam \x[5]~I .oe_power_up = "low";
defparam \x[5]~I .oe_register_mode = "none";
defparam \x[5]~I .oe_sync_reset = "none";
defparam \x[5]~I .operation_mode = "input";
defparam \x[5]~I .output_async_reset = "none";
defparam \x[5]~I .output_power_up = "low";
defparam \x[5]~I .output_register_mode = "none";
defparam \x[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N2
cycloneii_lcell_comb \cont2|Selector15~0 (
// Equation(s):
// \cont2|Selector15~0_combout  = (!\cont2|p_state.second_multiplier~regout  & ((\cont2|p_state.fisrt_multiplier~regout  & (\cont2|first_time_mult1~combout )) # (!\cont2|p_state.fisrt_multiplier~regout  & ((\cont2|p_state.loading~regout )))))

	.dataa(\cont2|first_time_mult1~combout ),
	.datab(\cont2|p_state.loading~regout ),
	.datac(\cont2|p_state.fisrt_multiplier~regout ),
	.datad(\cont2|p_state.second_multiplier~regout ),
	.cin(gnd),
	.combout(\cont2|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector15~0 .lut_mask = 16'h00AC;
defparam \cont2|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \n_iter[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\n_iter~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(n_iter[3]));
// synopsys translate_off
defparam \n_iter[3]~I .input_async_reset = "none";
defparam \n_iter[3]~I .input_power_up = "low";
defparam \n_iter[3]~I .input_register_mode = "none";
defparam \n_iter[3]~I .input_sync_reset = "none";
defparam \n_iter[3]~I .oe_async_reset = "none";
defparam \n_iter[3]~I .oe_power_up = "low";
defparam \n_iter[3]~I .oe_register_mode = "none";
defparam \n_iter[3]~I .oe_sync_reset = "none";
defparam \n_iter[3]~I .operation_mode = "input";
defparam \n_iter[3]~I .output_async_reset = "none";
defparam \n_iter[3]~I .output_power_up = "low";
defparam \n_iter[3]~I .output_register_mode = "none";
defparam \n_iter[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N26
cycloneii_lcell_comb \cont2|cload (
// Equation(s):
// \cont2|cload~combout  = (\cont2|Selector12~1_combout  & ((!\cont2|p_state.loading~regout ))) # (!\cont2|Selector12~1_combout  & (\cont2|cload~combout ))

	.dataa(\cont2|Selector12~1_combout ),
	.datab(\cont2|cload~combout ),
	.datac(\cont2|p_state.loading~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cont2|cload~combout ),
	.cout());
// synopsys translate_off
defparam \cont2|cload .lut_mask = 16'h4E4E;
defparam \cont2|cload .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N30
cycloneii_lcell_comb \dp2|count|count~0 (
// Equation(s):
// \dp2|count|count~0_combout  = (!\cont2|cload~combout  & (\dp2|count|count [0] $ (\dp2|count|count [1])))

	.dataa(\dp2|count|count [0]),
	.datab(vcc),
	.datac(\dp2|count|count [1]),
	.datad(\cont2|cload~combout ),
	.cin(gnd),
	.combout(\dp2|count|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|count|count~0 .lut_mask = 16'h005A;
defparam \dp2|count|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N8
cycloneii_lcell_comb \cont2|Selector22~1 (
// Equation(s):
// \cont2|Selector22~1_combout  = (\cont2|first_time_mult1~combout  & (\cont2|p_state.fisrt_multiplier~regout  & !\cont2|p_state.second_multiplier~regout ))

	.dataa(\cont2|first_time_mult1~combout ),
	.datab(vcc),
	.datac(\cont2|p_state.fisrt_multiplier~regout ),
	.datad(\cont2|p_state.second_multiplier~regout ),
	.cin(gnd),
	.combout(\cont2|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector22~1 .lut_mask = 16'h00A0;
defparam \cont2|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N30
cycloneii_lcell_comb \cont2|Selector22~2 (
// Equation(s):
// \cont2|Selector22~2_combout  = (\cont2|Selector21~1_combout ) # ((\cont2|Selector22~1_combout ) # ((\cont2|Selector22~0_combout  & !\cont2|p_state.second_multiplier~regout )))

	.dataa(\cont2|Selector22~0_combout ),
	.datab(\cont2|Selector21~1_combout ),
	.datac(\cont2|Selector22~1_combout ),
	.datad(\cont2|p_state.second_multiplier~regout ),
	.cin(gnd),
	.combout(\cont2|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector22~2 .lut_mask = 16'hFCFE;
defparam \cont2|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \n_iter[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\n_iter~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(n_iter[0]));
// synopsys translate_off
defparam \n_iter[0]~I .input_async_reset = "none";
defparam \n_iter[0]~I .input_power_up = "low";
defparam \n_iter[0]~I .input_register_mode = "none";
defparam \n_iter[0]~I .input_sync_reset = "none";
defparam \n_iter[0]~I .oe_async_reset = "none";
defparam \n_iter[0]~I .oe_power_up = "low";
defparam \n_iter[0]~I .oe_register_mode = "none";
defparam \n_iter[0]~I .oe_sync_reset = "none";
defparam \n_iter[0]~I .operation_mode = "input";
defparam \n_iter[0]~I .output_async_reset = "none";
defparam \n_iter[0]~I .output_power_up = "low";
defparam \n_iter[0]~I .output_register_mode = "none";
defparam \n_iter[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N4
cycloneii_lcell_comb \dp2|count|count~2 (
// Equation(s):
// \dp2|count|count~2_combout  = (!\dp2|count|count [0] & !\cont2|cload~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\dp2|count|count [0]),
	.datad(\cont2|cload~combout ),
	.cin(gnd),
	.combout(\dp2|count|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|count|count~2 .lut_mask = 16'h000F;
defparam \dp2|count|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y4_N5
cycloneii_lcell_ff \dp2|count|count[0] (
	.clk(\clock~combout ),
	.datain(\dp2|count|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|count|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|count|count [0]));

// Location: LCCOMB_X4_Y4_N2
cycloneii_lcell_comb \cont2|always0~0 (
// Equation(s):
// \cont2|always0~0_combout  = (\n_iter~combout [1] & (\dp2|count|count [1] & (\n_iter~combout [0] $ (!\dp2|count|count [0])))) # (!\n_iter~combout [1] & (!\dp2|count|count [1] & (\n_iter~combout [0] $ (!\dp2|count|count [0]))))

	.dataa(\n_iter~combout [1]),
	.datab(\n_iter~combout [0]),
	.datac(\dp2|count|count [0]),
	.datad(\dp2|count|count [1]),
	.cin(gnd),
	.combout(\cont2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|always0~0 .lut_mask = 16'h8241;
defparam \cont2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\x~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[7]));
// synopsys translate_off
defparam \x[7]~I .input_async_reset = "none";
defparam \x[7]~I .input_power_up = "low";
defparam \x[7]~I .input_register_mode = "none";
defparam \x[7]~I .input_sync_reset = "none";
defparam \x[7]~I .oe_async_reset = "none";
defparam \x[7]~I .oe_power_up = "low";
defparam \x[7]~I .oe_register_mode = "none";
defparam \x[7]~I .oe_sync_reset = "none";
defparam \x[7]~I .operation_mode = "input";
defparam \x[7]~I .output_async_reset = "none";
defparam \x[7]~I .output_power_up = "low";
defparam \x[7]~I .output_register_mode = "none";
defparam \x[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N22
cycloneii_lcell_comb \cont2|Selector21~0 (
// Equation(s):
// \cont2|Selector21~0_combout  = (\cont2|Selector22~0_combout ) # ((\cont2|p_state.fisrt_multiplier~regout  & ((\cont2|first_time_mult1~combout ) # (\dp2|sam|cont|ready~combout ))))

	.dataa(\cont2|Selector22~0_combout ),
	.datab(\cont2|p_state.fisrt_multiplier~regout ),
	.datac(\cont2|first_time_mult1~combout ),
	.datad(\dp2|sam|cont|ready~combout ),
	.cin(gnd),
	.combout(\cont2|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector21~0 .lut_mask = 16'hEEEA;
defparam \cont2|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N24
cycloneii_lcell_comb \cont2|Selector21~2 (
// Equation(s):
// \cont2|Selector21~2_combout  = (\cont2|p_state.second_multiplier~regout  & (!\cont2|always0~2_combout  & (\cont2|Selector21~1_combout ))) # (!\cont2|p_state.second_multiplier~regout  & ((\cont2|Selector21~0_combout ) # ((!\cont2|always0~2_combout  & 
// \cont2|Selector21~1_combout ))))

	.dataa(\cont2|p_state.second_multiplier~regout ),
	.datab(\cont2|always0~2_combout ),
	.datac(\cont2|Selector21~1_combout ),
	.datad(\cont2|Selector21~0_combout ),
	.cin(gnd),
	.combout(\cont2|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector21~2 .lut_mask = 16'h7530;
defparam \cont2|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N30
cycloneii_lcell_comb \cont2|Selector3~0 (
// Equation(s):
// \cont2|Selector3~0_combout  = (\cont2|first_time_mult1~combout ) # (!\cont2|p_state.fisrt_multiplier~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cont2|first_time_mult1~combout ),
	.datad(\cont2|p_state.fisrt_multiplier~regout ),
	.cin(gnd),
	.combout(\cont2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector3~0 .lut_mask = 16'hF0FF;
defparam \cont2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N0
cycloneii_lcell_comb \cont2|s[2] (
// Equation(s):
// \cont2|s [2] = (\cont2|Selector21~2_combout  & ((\cont2|Selector3~0_combout ))) # (!\cont2|Selector21~2_combout  & (\cont2|s [2]))

	.dataa(vcc),
	.datab(\cont2|s [2]),
	.datac(\cont2|Selector21~2_combout ),
	.datad(\cont2|Selector3~0_combout ),
	.cin(gnd),
	.combout(\cont2|s [2]),
	.cout());
// synopsys translate_off
defparam \cont2|s[2] .lut_mask = 16'hFC0C;
defparam \cont2|s[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y5_N30
cycloneii_lcell_comb \dp2|sam|dp|sr1|data_out~9 (
// Equation(s):
// \dp2|sam|dp|sr1|data_out~9_combout  = (!\dp2|sam|cont|p_state~regout  & (\x~combout [7] & (\cont2|s [2] & \cont2|start~combout )))

	.dataa(\dp2|sam|cont|p_state~regout ),
	.datab(\x~combout [7]),
	.datac(\cont2|s [2]),
	.datad(\cont2|start~combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr1|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr1|data_out~9 .lut_mask = 16'h4000;
defparam \dp2|sam|dp|sr1|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N31
cycloneii_lcell_ff \dp2|sam|dp|sr1|data_out[7] (
	.clk(\clock~combout ),
	.datain(\dp2|sam|dp|sr1|data_out~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr1|data_out~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr1|data_out [7]));

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\x~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[6]));
// synopsys translate_off
defparam \x[6]~I .input_async_reset = "none";
defparam \x[6]~I .input_power_up = "low";
defparam \x[6]~I .input_register_mode = "none";
defparam \x[6]~I .input_sync_reset = "none";
defparam \x[6]~I .oe_async_reset = "none";
defparam \x[6]~I .oe_power_up = "low";
defparam \x[6]~I .oe_register_mode = "none";
defparam \x[6]~I .oe_sync_reset = "none";
defparam \x[6]~I .operation_mode = "input";
defparam \x[6]~I .output_async_reset = "none";
defparam \x[6]~I .output_power_up = "low";
defparam \x[6]~I .output_register_mode = "none";
defparam \x[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N22
cycloneii_lcell_comb \dp2|sam|dp|sr1|data_out~8 (
// Equation(s):
// \dp2|sam|dp|sr1|data_out~8_combout  = (!\dp2|sam|dp|sr2|data_out~0_combout  & ((\dp2|sam|cont|load[2]~0_combout  & ((\x~combout [6]))) # (!\dp2|sam|cont|load[2]~0_combout  & (\dp2|sam|dp|sr1|data_out [7]))))

	.dataa(\dp2|sam|cont|load[2]~0_combout ),
	.datab(\dp2|sam|dp|sr1|data_out [7]),
	.datac(\dp2|sam|dp|sr2|data_out~0_combout ),
	.datad(\x~combout [6]),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr1|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr1|data_out~8 .lut_mask = 16'h0E04;
defparam \dp2|sam|dp|sr1|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\x~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[3]));
// synopsys translate_off
defparam \x[3]~I .input_async_reset = "none";
defparam \x[3]~I .input_power_up = "low";
defparam \x[3]~I .input_register_mode = "none";
defparam \x[3]~I .input_sync_reset = "none";
defparam \x[3]~I .oe_async_reset = "none";
defparam \x[3]~I .oe_power_up = "low";
defparam \x[3]~I .oe_register_mode = "none";
defparam \x[3]~I .oe_sync_reset = "none";
defparam \x[3]~I .operation_mode = "input";
defparam \x[3]~I .output_async_reset = "none";
defparam \x[3]~I .output_power_up = "low";
defparam \x[3]~I .output_register_mode = "none";
defparam \x[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N20
cycloneii_lcell_comb \dp2|sam|cont|load[2]~0 (
// Equation(s):
// \dp2|sam|cont|load[2]~0_combout  = (!\dp2|sam|cont|p_state~regout  & \cont2|start~combout )

	.dataa(\dp2|sam|cont|p_state~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cont2|start~combout ),
	.cin(gnd),
	.combout(\dp2|sam|cont|load[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|cont|load[2]~0 .lut_mask = 16'h5500;
defparam \dp2|sam|cont|load[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N14
cycloneii_lcell_comb \dp2|sam|dp|sr1|data_out~5 (
// Equation(s):
// \dp2|sam|dp|sr1|data_out~5_combout  = (!\dp2|sam|dp|sr2|data_out~0_combout  & ((\dp2|sam|cont|load[2]~0_combout  & ((\x~combout [3]))) # (!\dp2|sam|cont|load[2]~0_combout  & (\dp2|sam|dp|sr1|data_out [4]))))

	.dataa(\dp2|sam|dp|sr1|data_out [4]),
	.datab(\x~combout [3]),
	.datac(\dp2|sam|dp|sr2|data_out~0_combout ),
	.datad(\dp2|sam|cont|load[2]~0_combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr1|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr1|data_out~5 .lut_mask = 16'h0C0A;
defparam \dp2|sam|dp|sr1|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y5_N15
cycloneii_lcell_ff \dp2|sam|dp|sr1|data_out[3] (
	.clk(\clock~combout ),
	.datain(\dp2|sam|dp|sr1|data_out~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr1|data_out [3]));

// Location: LCCOMB_X5_Y5_N16
cycloneii_lcell_comb \dp2|sam|dp|sr1|data_out~4 (
// Equation(s):
// \dp2|sam|dp|sr1|data_out~4_combout  = (!\dp2|sam|dp|sr2|data_out~0_combout  & ((\dp2|sam|cont|load[2]~0_combout  & (\x~combout [2])) # (!\dp2|sam|cont|load[2]~0_combout  & ((\dp2|sam|dp|sr1|data_out [3])))))

	.dataa(\x~combout [2]),
	.datab(\dp2|sam|dp|sr1|data_out [3]),
	.datac(\dp2|sam|dp|sr2|data_out~0_combout ),
	.datad(\dp2|sam|cont|load[2]~0_combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr1|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr1|data_out~4 .lut_mask = 16'h0A0C;
defparam \dp2|sam|dp|sr1|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y5_N17
cycloneii_lcell_ff \dp2|sam|dp|sr1|data_out[2] (
	.clk(\clock~combout ),
	.datain(\dp2|sam|dp|sr1|data_out~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr1|data_out [2]));

// Location: LCCOMB_X5_Y5_N30
cycloneii_lcell_comb \dp2|sam|dp|sr1|data_out~3 (
// Equation(s):
// \dp2|sam|dp|sr1|data_out~3_combout  = (!\dp2|sam|dp|sr2|data_out~0_combout  & ((\dp2|sam|cont|load[2]~0_combout  & (\x~combout [1])) # (!\dp2|sam|cont|load[2]~0_combout  & ((\dp2|sam|dp|sr1|data_out [2])))))

	.dataa(\x~combout [1]),
	.datab(\dp2|sam|dp|sr1|data_out [2]),
	.datac(\dp2|sam|dp|sr2|data_out~0_combout ),
	.datad(\dp2|sam|cont|load[2]~0_combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr1|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr1|data_out~3 .lut_mask = 16'h0A0C;
defparam \dp2|sam|dp|sr1|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y5_N31
cycloneii_lcell_ff \dp2|sam|dp|sr1|data_out[1] (
	.clk(\clock~combout ),
	.datain(\dp2|sam|dp|sr1|data_out~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr1|data_out [1]));

// Location: LCCOMB_X5_Y5_N20
cycloneii_lcell_comb \dp2|sam|dp|sr1|data_out~2 (
// Equation(s):
// \dp2|sam|dp|sr1|data_out~2_combout  = (!\dp2|sam|dp|sr2|data_out~0_combout  & ((\dp2|sam|cont|load[2]~0_combout  & (\x~combout [0])) # (!\dp2|sam|cont|load[2]~0_combout  & ((\dp2|sam|dp|sr1|data_out [1])))))

	.dataa(\x~combout [0]),
	.datab(\dp2|sam|dp|sr1|data_out [1]),
	.datac(\dp2|sam|dp|sr2|data_out~0_combout ),
	.datad(\dp2|sam|cont|load[2]~0_combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr1|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr1|data_out~2 .lut_mask = 16'h0A0C;
defparam \dp2|sam|dp|sr1|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y5_N21
cycloneii_lcell_ff \dp2|sam|dp|sr1|data_out[0] (
	.clk(\clock~combout ),
	.datain(\dp2|sam|dp|sr1|data_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr1|data_out [0]));

// Location: LCCOMB_X4_Y5_N6
cycloneii_lcell_comb \dp2|sam|dp|WideNor0~0 (
// Equation(s):
// \dp2|sam|dp|WideNor0~0_combout  = (!\dp2|sam|dp|sr1|data_out [2] & (!\dp2|sam|dp|sr1|data_out [1] & (!\dp2|sam|dp|sr1|data_out [3] & !\dp2|sam|dp|sr1|data_out [0])))

	.dataa(\dp2|sam|dp|sr1|data_out [2]),
	.datab(\dp2|sam|dp|sr1|data_out [1]),
	.datac(\dp2|sam|dp|sr1|data_out [3]),
	.datad(\dp2|sam|dp|sr1|data_out [0]),
	.cin(gnd),
	.combout(\dp2|sam|dp|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|WideNor0~0 .lut_mask = 16'h0001;
defparam \dp2|sam|dp|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N8
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out[1]~1 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out[1]~1_combout  = (\dp2|sam|cont|p_state~regout  & (((!\dp2|sam|dp|WideNor0~0_combout ) # (!\dp2|sam|dp|WideNor0~1_combout )))) # (!\dp2|sam|cont|p_state~regout  & (\cont2|start~combout ))

	.dataa(\cont2|start~combout ),
	.datab(\dp2|sam|dp|WideNor0~1_combout ),
	.datac(\dp2|sam|cont|p_state~regout ),
	.datad(\dp2|sam|dp|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out[1]~1 .lut_mask = 16'h3AFA;
defparam \dp2|sam|dp|sr2|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y5_N23
cycloneii_lcell_ff \dp2|sam|dp|sr1|data_out[6] (
	.clk(\clock~combout ),
	.datain(\dp2|sam|dp|sr1|data_out~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr1|data_out [6]));

// Location: LCCOMB_X5_Y5_N28
cycloneii_lcell_comb \dp2|sam|dp|sr1|data_out~7 (
// Equation(s):
// \dp2|sam|dp|sr1|data_out~7_combout  = (!\dp2|sam|dp|sr2|data_out~0_combout  & ((\dp2|sam|cont|load[2]~0_combout  & (\x~combout [5])) # (!\dp2|sam|cont|load[2]~0_combout  & ((\dp2|sam|dp|sr1|data_out [6])))))

	.dataa(\x~combout [5]),
	.datab(\dp2|sam|dp|sr1|data_out [6]),
	.datac(\dp2|sam|dp|sr2|data_out~0_combout ),
	.datad(\dp2|sam|cont|load[2]~0_combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr1|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr1|data_out~7 .lut_mask = 16'h0A0C;
defparam \dp2|sam|dp|sr1|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y5_N29
cycloneii_lcell_ff \dp2|sam|dp|sr1|data_out[5] (
	.clk(\clock~combout ),
	.datain(\dp2|sam|dp|sr1|data_out~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr1|data_out [5]));

// Location: LCCOMB_X5_Y5_N24
cycloneii_lcell_comb \dp2|sam|dp|sr1|data_out~6 (
// Equation(s):
// \dp2|sam|dp|sr1|data_out~6_combout  = (!\dp2|sam|dp|sr2|data_out~0_combout  & ((\dp2|sam|cont|load[2]~0_combout  & (\x~combout [4])) # (!\dp2|sam|cont|load[2]~0_combout  & ((\dp2|sam|dp|sr1|data_out [5])))))

	.dataa(\x~combout [4]),
	.datab(\dp2|sam|dp|sr1|data_out [5]),
	.datac(\dp2|sam|dp|sr2|data_out~0_combout ),
	.datad(\dp2|sam|cont|load[2]~0_combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr1|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr1|data_out~6 .lut_mask = 16'h0A0C;
defparam \dp2|sam|dp|sr1|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y5_N25
cycloneii_lcell_ff \dp2|sam|dp|sr1|data_out[4] (
	.clk(\clock~combout ),
	.datain(\dp2|sam|dp|sr1|data_out~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr1|data_out [4]));

// Location: LCCOMB_X4_Y5_N18
cycloneii_lcell_comb \dp2|sam|dp|WideNor0~1 (
// Equation(s):
// \dp2|sam|dp|WideNor0~1_combout  = (!\dp2|sam|dp|sr1|data_out [6] & (!\dp2|sam|dp|sr1|data_out [4] & (!\dp2|sam|dp|sr1|data_out [7] & !\dp2|sam|dp|sr1|data_out [5])))

	.dataa(\dp2|sam|dp|sr1|data_out [6]),
	.datab(\dp2|sam|dp|sr1|data_out [4]),
	.datac(\dp2|sam|dp|sr1|data_out [7]),
	.datad(\dp2|sam|dp|sr1|data_out [5]),
	.cin(gnd),
	.combout(\dp2|sam|dp|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|WideNor0~1 .lut_mask = 16'h0001;
defparam \dp2|sam|dp|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N2
cycloneii_lcell_comb \dp2|sam|dp|sr1|data_out~10 (
// Equation(s):
// \dp2|sam|dp|sr1|data_out~10_combout  = (\dp2|sam|cont|p_state~regout  & (((!\dp2|sam|dp|WideNor0~0_combout ) # (!\dp2|sam|dp|WideNor0~1_combout )))) # (!\dp2|sam|cont|p_state~regout  & (\cont2|start~combout ))

	.dataa(\cont2|start~combout ),
	.datab(\dp2|sam|dp|WideNor0~1_combout ),
	.datac(\dp2|sam|cont|p_state~regout ),
	.datad(\dp2|sam|dp|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr1|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr1|data_out~10 .lut_mask = 16'h3AFA;
defparam \dp2|sam|dp|sr1|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y5_N17
cycloneii_lcell_ff \dp2|sam|cont|p_state (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\dp2|sam|dp|sr1|data_out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|cont|p_state~regout ));

// Location: LCCOMB_X4_Y5_N28
cycloneii_lcell_comb \dp2|sam|cont|ready~2 (
// Equation(s):
// \dp2|sam|cont|ready~2_combout  = (\dp2|sam|cont|p_state~regout  & (\dp2|sam|dp|WideNor0~0_combout  & (\dp2|sam|dp|WideNor0~1_combout ))) # (!\dp2|sam|cont|p_state~regout  & (((\cont2|start~combout ))))

	.dataa(\dp2|sam|dp|WideNor0~0_combout ),
	.datab(\dp2|sam|dp|WideNor0~1_combout ),
	.datac(\dp2|sam|cont|p_state~regout ),
	.datad(\cont2|start~combout ),
	.cin(gnd),
	.combout(\dp2|sam|cont|ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|cont|ready~2 .lut_mask = 16'h8F80;
defparam \dp2|sam|cont|ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N6
cycloneii_lcell_comb \dp2|sam|cont|ready (
// Equation(s):
// \dp2|sam|cont|ready~combout  = (\dp2|sam|cont|ready~2_combout  & ((\dp2|sam|cont|p_state~regout ))) # (!\dp2|sam|cont|ready~2_combout  & (\dp2|sam|cont|ready~combout ))

	.dataa(\dp2|sam|cont|ready~combout ),
	.datab(vcc),
	.datac(\dp2|sam|cont|p_state~regout ),
	.datad(\dp2|sam|cont|ready~2_combout ),
	.cin(gnd),
	.combout(\dp2|sam|cont|ready~combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|cont|ready .lut_mask = 16'hF0AA;
defparam \dp2|sam|cont|ready .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N28
cycloneii_lcell_comb \cont2|Selector13~0 (
// Equation(s):
// \cont2|Selector13~0_combout  = (\cont2|p_state.second_multiplier~regout  & (((!\dp2|sam|cont|ready~combout ) # (!\cont2|always0~1_combout )) # (!\cont2|always0~0_combout )))

	.dataa(\cont2|p_state.second_multiplier~regout ),
	.datab(\cont2|always0~0_combout ),
	.datac(\cont2|always0~1_combout ),
	.datad(\dp2|sam|cont|ready~combout ),
	.cin(gnd),
	.combout(\cont2|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector13~0 .lut_mask = 16'h2AAA;
defparam \cont2|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N16
cycloneii_lcell_comb \cont2|cen (
// Equation(s):
// \cont2|cen~combout  = (\cont2|Selector22~2_combout  & ((\cont2|Selector13~0_combout ))) # (!\cont2|Selector22~2_combout  & (\cont2|cen~combout ))

	.dataa(\cont2|cen~combout ),
	.datab(vcc),
	.datac(\cont2|Selector22~2_combout ),
	.datad(\cont2|Selector13~0_combout ),
	.cin(gnd),
	.combout(\cont2|cen~combout ),
	.cout());
// synopsys translate_off
defparam \cont2|cen .lut_mask = 16'hFA0A;
defparam \cont2|cen .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N10
cycloneii_lcell_comb \dp2|count|count[0]~1 (
// Equation(s):
// \dp2|count|count[0]~1_combout  = (\cont2|cen~combout ) # (\cont2|cload~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cont2|cen~combout ),
	.datad(\cont2|cload~combout ),
	.cin(gnd),
	.combout(\dp2|count|count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|count|count[0]~1 .lut_mask = 16'hFFF0;
defparam \dp2|count|count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y4_N31
cycloneii_lcell_ff \dp2|count|count[1] (
	.clk(\clock~combout ),
	.datain(\dp2|count|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|count|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|count|count [1]));

// Location: LCCOMB_X4_Y4_N0
cycloneii_lcell_comb \dp2|count|count~4 (
// Equation(s):
// \dp2|count|count~4_combout  = (!\cont2|cload~combout  & (\dp2|count|count [2] $ (((\dp2|count|count [0] & \dp2|count|count [1])))))

	.dataa(\dp2|count|count [0]),
	.datab(\cont2|cload~combout ),
	.datac(\dp2|count|count [2]),
	.datad(\dp2|count|count [1]),
	.cin(gnd),
	.combout(\dp2|count|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|count|count~4 .lut_mask = 16'h1230;
defparam \dp2|count|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y4_N1
cycloneii_lcell_ff \dp2|count|count[2] (
	.clk(\clock~combout ),
	.datain(\dp2|count|count~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|count|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|count|count [2]));

// Location: LCCOMB_X4_Y4_N12
cycloneii_lcell_comb \dp2|count|Add0~0 (
// Equation(s):
// \dp2|count|Add0~0_combout  = \dp2|count|count [3] $ (((\dp2|count|count [0] & (\dp2|count|count [1] & \dp2|count|count [2]))))

	.dataa(\dp2|count|count [0]),
	.datab(\dp2|count|count [1]),
	.datac(\dp2|count|count [3]),
	.datad(\dp2|count|count [2]),
	.cin(gnd),
	.combout(\dp2|count|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|count|Add0~0 .lut_mask = 16'h78F0;
defparam \dp2|count|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N8
cycloneii_lcell_comb \dp2|count|count~3 (
// Equation(s):
// \dp2|count|count~3_combout  = (!\cont2|cload~combout  & \dp2|count|Add0~0_combout )

	.dataa(vcc),
	.datab(\cont2|cload~combout ),
	.datac(vcc),
	.datad(\dp2|count|Add0~0_combout ),
	.cin(gnd),
	.combout(\dp2|count|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|count|count~3 .lut_mask = 16'h3300;
defparam \dp2|count|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y4_N9
cycloneii_lcell_ff \dp2|count|count[3] (
	.clk(\clock~combout ),
	.datain(\dp2|count|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|count|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|count|count [3]));

// Location: LCCOMB_X4_Y4_N24
cycloneii_lcell_comb \cont2|always0~1 (
// Equation(s):
// \cont2|always0~1_combout  = (\n_iter~combout [2] & (\dp2|count|count [2] & (\n_iter~combout [3] $ (!\dp2|count|count [3])))) # (!\n_iter~combout [2] & (!\dp2|count|count [2] & (\n_iter~combout [3] $ (!\dp2|count|count [3]))))

	.dataa(\n_iter~combout [2]),
	.datab(\n_iter~combout [3]),
	.datac(\dp2|count|count [3]),
	.datad(\dp2|count|count [2]),
	.cin(gnd),
	.combout(\cont2|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|always0~1 .lut_mask = 16'h8241;
defparam \cont2|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N14
cycloneii_lcell_comb \cont2|always0~2 (
// Equation(s):
// \cont2|always0~2_combout  = (\dp2|sam|cont|ready~combout  & (\cont2|always0~1_combout  & \cont2|always0~0_combout ))

	.dataa(\dp2|sam|cont|ready~combout ),
	.datab(vcc),
	.datac(\cont2|always0~1_combout ),
	.datad(\cont2|always0~0_combout ),
	.cin(gnd),
	.combout(\cont2|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|always0~2 .lut_mask = 16'hA000;
defparam \cont2|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N12
cycloneii_lcell_comb \cont2|Selector15~1 (
// Equation(s):
// \cont2|Selector15~1_combout  = (\cont2|Selector15~0_combout ) # ((!\cont2|always0~2_combout  & \cont2|Selector21~1_combout ))

	.dataa(vcc),
	.datab(\cont2|Selector15~0_combout ),
	.datac(\cont2|always0~2_combout ),
	.datad(\cont2|Selector21~1_combout ),
	.cin(gnd),
	.combout(\cont2|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector15~1 .lut_mask = 16'hCFCC;
defparam \cont2|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N14
cycloneii_lcell_comb \cont2|first_time_mult1 (
// Equation(s):
// \cont2|first_time_mult1~combout  = (\cont2|Selector15~1_combout  & (!\cont2|p_state.fisrt_multiplier~regout )) # (!\cont2|Selector15~1_combout  & ((\cont2|first_time_mult1~combout )))

	.dataa(\cont2|p_state.fisrt_multiplier~regout ),
	.datab(vcc),
	.datac(\cont2|first_time_mult1~combout ),
	.datad(\cont2|Selector15~1_combout ),
	.cin(gnd),
	.combout(\cont2|first_time_mult1~combout ),
	.cout());
// synopsys translate_off
defparam \cont2|first_time_mult1 .lut_mask = 16'h55F0;
defparam \cont2|first_time_mult1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N10
cycloneii_lcell_comb \cont2|Selector14~1 (
// Equation(s):
// \cont2|Selector14~1_combout  = (\dp2|sam|cont|ready~combout  & !\cont2|first_time_mult1~combout )

	.dataa(\dp2|sam|cont|ready~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cont2|first_time_mult1~combout ),
	.cin(gnd),
	.combout(\cont2|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector14~1 .lut_mask = 16'h00AA;
defparam \cont2|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N28
cycloneii_lcell_comb \cont2|Selector18~1 (
// Equation(s):
// \cont2|Selector18~1_combout  = (\cont2|Selector18~0_combout ) # ((\cont2|Selector14~1_combout  & ((!\cont2|first_time_mult2~combout ) # (!\cont2|p_state.second_multiplier~regout ))))

	.dataa(\cont2|Selector18~0_combout ),
	.datab(\cont2|p_state.second_multiplier~regout ),
	.datac(\cont2|Selector14~1_combout ),
	.datad(\cont2|first_time_mult2~combout ),
	.cin(gnd),
	.combout(\cont2|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector18~1 .lut_mask = 16'hBAFA;
defparam \cont2|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N10
cycloneii_lcell_comb \cont2|n_state.second_multiplier_243 (
// Equation(s):
// \cont2|n_state.second_multiplier_243~combout  = (\cont2|Selector18~1_combout  & ((\cont2|p_state.fisrt_multiplier~regout ))) # (!\cont2|Selector18~1_combout  & (\cont2|n_state.second_multiplier_243~combout ))

	.dataa(vcc),
	.datab(\cont2|Selector18~1_combout ),
	.datac(\cont2|n_state.second_multiplier_243~combout ),
	.datad(\cont2|p_state.fisrt_multiplier~regout ),
	.cin(gnd),
	.combout(\cont2|n_state.second_multiplier_243~combout ),
	.cout());
// synopsys translate_off
defparam \cont2|n_state.second_multiplier_243 .lut_mask = 16'hFC30;
defparam \cont2|n_state.second_multiplier_243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y5_N11
cycloneii_lcell_ff \cont2|p_state.second_multiplier (
	.clk(\clock~combout ),
	.datain(\cont2|n_state.second_multiplier_243~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cont2|p_state.second_multiplier~regout ));

// Location: LCCOMB_X5_Y4_N30
cycloneii_lcell_comb \cont2|Selector10~0 (
// Equation(s):
// \cont2|Selector10~0_combout  = (\cont2|p_state.loading~regout ) # ((\cont2|p_state.second_multiplier~regout  & !\cont2|always0~2_combout ))

	.dataa(vcc),
	.datab(\cont2|p_state.loading~regout ),
	.datac(\cont2|p_state.second_multiplier~regout ),
	.datad(\cont2|always0~2_combout ),
	.cin(gnd),
	.combout(\cont2|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector10~0 .lut_mask = 16'hCCFC;
defparam \cont2|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N0
cycloneii_lcell_comb \cont2|n_state.fisrt_multiplier_261 (
// Equation(s):
// \cont2|n_state.fisrt_multiplier_261~combout  = (GLOBAL(\cont2|Selector19~0clkctrl_outclk ) & ((\cont2|Selector10~0_combout ))) # (!GLOBAL(\cont2|Selector19~0clkctrl_outclk ) & (\cont2|n_state.fisrt_multiplier_261~combout ))

	.dataa(vcc),
	.datab(\cont2|n_state.fisrt_multiplier_261~combout ),
	.datac(\cont2|Selector19~0clkctrl_outclk ),
	.datad(\cont2|Selector10~0_combout ),
	.cin(gnd),
	.combout(\cont2|n_state.fisrt_multiplier_261~combout ),
	.cout());
// synopsys translate_off
defparam \cont2|n_state.fisrt_multiplier_261 .lut_mask = 16'hFC0C;
defparam \cont2|n_state.fisrt_multiplier_261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y4_N1
cycloneii_lcell_ff \cont2|p_state.fisrt_multiplier (
	.clk(\clock~combout ),
	.datain(\cont2|n_state.fisrt_multiplier_261~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cont2|p_state.fisrt_multiplier~regout ));

// Location: LCCOMB_X3_Y4_N4
cycloneii_lcell_comb \cont2|Selector14~0 (
// Equation(s):
// \cont2|Selector14~0_combout  = (\cont2|p_state.second_multiplier~regout  & (\cont2|first_time_mult2~combout )) # (!\cont2|p_state.second_multiplier~regout  & (((\cont2|p_state.loading~regout  & !\cont2|p_state.fisrt_multiplier~regout ))))

	.dataa(\cont2|first_time_mult2~combout ),
	.datab(\cont2|p_state.loading~regout ),
	.datac(\cont2|p_state.fisrt_multiplier~regout ),
	.datad(\cont2|p_state.second_multiplier~regout ),
	.cin(gnd),
	.combout(\cont2|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector14~0 .lut_mask = 16'hAA0C;
defparam \cont2|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N16
cycloneii_lcell_comb \cont2|Selector14~2 (
// Equation(s):
// \cont2|Selector14~2_combout  = (\cont2|Selector14~0_combout ) # ((\cont2|Selector14~1_combout  & (\cont2|p_state.fisrt_multiplier~regout  & !\cont2|p_state.second_multiplier~regout )))

	.dataa(\cont2|Selector14~1_combout ),
	.datab(\cont2|p_state.fisrt_multiplier~regout ),
	.datac(\cont2|Selector14~0_combout ),
	.datad(\cont2|p_state.second_multiplier~regout ),
	.cin(gnd),
	.combout(\cont2|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector14~2 .lut_mask = 16'hF0F8;
defparam \cont2|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N20
cycloneii_lcell_comb \cont2|first_time_mult2 (
// Equation(s):
// \cont2|first_time_mult2~combout  = (\cont2|Selector14~2_combout  & ((!\cont2|p_state.second_multiplier~regout ))) # (!\cont2|Selector14~2_combout  & (\cont2|first_time_mult2~combout ))

	.dataa(\cont2|first_time_mult2~combout ),
	.datab(vcc),
	.datac(\cont2|Selector14~2_combout ),
	.datad(\cont2|p_state.second_multiplier~regout ),
	.cin(gnd),
	.combout(\cont2|first_time_mult2~combout ),
	.cout());
// synopsys translate_off
defparam \cont2|first_time_mult2 .lut_mask = 16'h0AFA;
defparam \cont2|first_time_mult2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N0
cycloneii_lcell_comb \cont2|Selector21~1 (
// Equation(s):
// \cont2|Selector21~1_combout  = (\dp2|sam|cont|ready~combout  & (!\cont2|first_time_mult2~combout  & \cont2|p_state.second_multiplier~regout ))

	.dataa(\dp2|sam|cont|ready~combout ),
	.datab(vcc),
	.datac(\cont2|first_time_mult2~combout ),
	.datad(\cont2|p_state.second_multiplier~regout ),
	.cin(gnd),
	.combout(\cont2|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector21~1 .lut_mask = 16'h0A00;
defparam \cont2|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N6
cycloneii_lcell_comb \cont2|Selector19~0 (
// Equation(s):
// \cont2|Selector19~0_combout  = (\cont2|Selector21~1_combout ) # ((!\cont2|p_state.second_multiplier~regout  & ((\cont2|Selector14~1_combout ) # (!\cont2|p_state.fisrt_multiplier~regout ))))

	.dataa(\cont2|Selector14~1_combout ),
	.datab(\cont2|Selector21~1_combout ),
	.datac(\cont2|p_state.fisrt_multiplier~regout ),
	.datad(\cont2|p_state.second_multiplier~regout ),
	.cin(gnd),
	.combout(\cont2|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector19~0 .lut_mask = 16'hCCEF;
defparam \cont2|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \cont2|Selector19~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\cont2|Selector19~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cont2|Selector19~0clkctrl_outclk ));
// synopsys translate_off
defparam \cont2|Selector19~0clkctrl .clock_type = "global clock";
defparam \cont2|Selector19~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N14
cycloneii_lcell_comb \cont2|n_state.loading_279 (
// Equation(s):
// \cont2|n_state.loading_279~combout  = (GLOBAL(\cont2|Selector19~0clkctrl_outclk ) & (\cont2|Selector12~0_combout )) # (!GLOBAL(\cont2|Selector19~0clkctrl_outclk ) & ((\cont2|n_state.loading_279~combout )))

	.dataa(\cont2|Selector12~0_combout ),
	.datab(vcc),
	.datac(\cont2|Selector19~0clkctrl_outclk ),
	.datad(\cont2|n_state.loading_279~combout ),
	.cin(gnd),
	.combout(\cont2|n_state.loading_279~combout ),
	.cout());
// synopsys translate_off
defparam \cont2|n_state.loading_279 .lut_mask = 16'hAFA0;
defparam \cont2|n_state.loading_279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y4_N15
cycloneii_lcell_ff \cont2|p_state.loading (
	.clk(\clock~combout ),
	.datain(\cont2|n_state.loading_279~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cont2|p_state.loading~regout ));

// Location: LCCOMB_X4_Y4_N20
cycloneii_lcell_comb \cont2|Selector16~0 (
// Equation(s):
// \cont2|Selector16~0_combout  = ((\cont2|first_time_mult2~combout ) # (!\dp2|sam|cont|ready~combout )) # (!\cont2|p_state.second_multiplier~regout )

	.dataa(vcc),
	.datab(\cont2|p_state.second_multiplier~regout ),
	.datac(\cont2|first_time_mult2~combout ),
	.datad(\dp2|sam|cont|ready~combout ),
	.cin(gnd),
	.combout(\cont2|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector16~0 .lut_mask = 16'hF3FF;
defparam \cont2|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N22
cycloneii_lcell_comb \cont2|Selector16~1 (
// Equation(s):
// \cont2|Selector16~1_combout  = (!\cont2|p_state.loading~regout  & (((\cont2|Selector16~0_combout ) # (!\cont2|always0~0_combout )) # (!\cont2|always0~1_combout )))

	.dataa(\cont2|always0~1_combout ),
	.datab(\cont2|p_state.loading~regout ),
	.datac(\cont2|Selector16~0_combout ),
	.datad(\cont2|always0~0_combout ),
	.cin(gnd),
	.combout(\cont2|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cont2|Selector16~1 .lut_mask = 16'h3133;
defparam \cont2|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \cont2|Selector16~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\cont2|Selector16~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cont2|Selector16~1clkctrl_outclk ));
// synopsys translate_off
defparam \cont2|Selector16~1clkctrl .clock_type = "global clock";
defparam \cont2|Selector16~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N26
cycloneii_lcell_comb \cont2|start (
// Equation(s):
// \cont2|start~combout  = (GLOBAL(\cont2|Selector16~1clkctrl_outclk ) & ((\cont2|start~combout ))) # (!GLOBAL(\cont2|Selector16~1clkctrl_outclk ) & (!\cont2|p_state.second_multiplier~regout ))

	.dataa(\cont2|p_state.second_multiplier~regout ),
	.datab(\cont2|start~combout ),
	.datac(vcc),
	.datad(\cont2|Selector16~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\cont2|start~combout ),
	.cout());
// synopsys translate_off
defparam \cont2|start .lut_mask = 16'hCC55;
defparam \cont2|start .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N4
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~0 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~0_combout  = (\cont2|start~combout  & (!\dp2|sam|cont|p_state~regout  & !\cont2|s [2]))

	.dataa(vcc),
	.datab(\cont2|start~combout ),
	.datac(\dp2|sam|cont|p_state~regout ),
	.datad(\cont2|s [2]),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~0 .lut_mask = 16'h000C;
defparam \dp2|sam|dp|sr2|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y5_N21
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dp2|sam|dp|sr2|data_out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp2|sam|dp|sr1|data_out~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [0]));

// Location: LCCOMB_X2_Y5_N0
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[0]~16 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[0]~16_combout  = (\dp2|sam|dp|r1|data_out [0] & (\dp2|sam|dp|sr2|data_out [0] $ (VCC))) # (!\dp2|sam|dp|r1|data_out [0] & (\dp2|sam|dp|sr2|data_out [0] & VCC))
// \dp2|sam|dp|r1|data_out[0]~17  = CARRY((\dp2|sam|dp|r1|data_out [0] & \dp2|sam|dp|sr2|data_out [0]))

	.dataa(\dp2|sam|dp|r1|data_out [0]),
	.datab(\dp2|sam|dp|sr2|data_out [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\dp2|sam|dp|r1|data_out[0]~16_combout ),
	.cout(\dp2|sam|dp|r1|data_out[0]~17 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[0]~16 .lut_mask = 16'h6688;
defparam \dp2|sam|dp|r1|data_out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N12
cycloneii_lcell_comb \dp2|sam|cont|s~0 (
// Equation(s):
// \dp2|sam|cont|s~0_combout  = (\dp2|sam|cont|p_state~regout  & ((\dp2|sam|dp|sr1|data_out [0]))) # (!\dp2|sam|cont|p_state~regout  & (\cont2|start~combout ))

	.dataa(vcc),
	.datab(\cont2|start~combout ),
	.datac(\dp2|sam|cont|p_state~regout ),
	.datad(\dp2|sam|dp|sr1|data_out [0]),
	.cin(gnd),
	.combout(\dp2|sam|cont|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|cont|s~0 .lut_mask = 16'hFC0C;
defparam \dp2|sam|cont|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N16
cycloneii_lcell_comb \dp2|sam|cont|s (
// Equation(s):
// \dp2|sam|cont|s~combout  = (\dp2|sam|cont|s~0_combout  & ((\dp2|sam|cont|p_state~regout ))) # (!\dp2|sam|cont|s~0_combout  & (\dp2|sam|cont|s~combout ))

	.dataa(vcc),
	.datab(\dp2|sam|cont|s~combout ),
	.datac(\dp2|sam|cont|p_state~regout ),
	.datad(\dp2|sam|cont|s~0_combout ),
	.cin(gnd),
	.combout(\dp2|sam|cont|s~combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|cont|s .lut_mask = 16'hF0CC;
defparam \dp2|sam|cont|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y5_N1
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[0]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [0]));

// Location: LCCOMB_X2_Y5_N2
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[1]~18 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[1]~18_combout  = (\dp2|sam|dp|sr2|data_out [1] & ((\dp2|sam|dp|r1|data_out [1] & (\dp2|sam|dp|r1|data_out[0]~17  & VCC)) # (!\dp2|sam|dp|r1|data_out [1] & (!\dp2|sam|dp|r1|data_out[0]~17 )))) # (!\dp2|sam|dp|sr2|data_out [1] & 
// ((\dp2|sam|dp|r1|data_out [1] & (!\dp2|sam|dp|r1|data_out[0]~17 )) # (!\dp2|sam|dp|r1|data_out [1] & ((\dp2|sam|dp|r1|data_out[0]~17 ) # (GND)))))
// \dp2|sam|dp|r1|data_out[1]~19  = CARRY((\dp2|sam|dp|sr2|data_out [1] & (!\dp2|sam|dp|r1|data_out [1] & !\dp2|sam|dp|r1|data_out[0]~17 )) # (!\dp2|sam|dp|sr2|data_out [1] & ((!\dp2|sam|dp|r1|data_out[0]~17 ) # (!\dp2|sam|dp|r1|data_out [1]))))

	.dataa(\dp2|sam|dp|sr2|data_out [1]),
	.datab(\dp2|sam|dp|r1|data_out [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp2|sam|dp|r1|data_out[0]~17 ),
	.combout(\dp2|sam|dp|r1|data_out[1]~18_combout ),
	.cout(\dp2|sam|dp|r1|data_out[1]~19 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[1]~18 .lut_mask = 16'h9617;
defparam \dp2|sam|dp|r1|data_out[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N3
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[1]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [1]));

// Location: LCCOMB_X2_Y5_N4
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[2]~20 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[2]~20_combout  = ((\dp2|sam|dp|sr2|data_out [2] $ (\dp2|sam|dp|r1|data_out [2] $ (!\dp2|sam|dp|r1|data_out[1]~19 )))) # (GND)
// \dp2|sam|dp|r1|data_out[2]~21  = CARRY((\dp2|sam|dp|sr2|data_out [2] & ((\dp2|sam|dp|r1|data_out [2]) # (!\dp2|sam|dp|r1|data_out[1]~19 ))) # (!\dp2|sam|dp|sr2|data_out [2] & (\dp2|sam|dp|r1|data_out [2] & !\dp2|sam|dp|r1|data_out[1]~19 )))

	.dataa(\dp2|sam|dp|sr2|data_out [2]),
	.datab(\dp2|sam|dp|r1|data_out [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp2|sam|dp|r1|data_out[1]~19 ),
	.combout(\dp2|sam|dp|r1|data_out[2]~20_combout ),
	.cout(\dp2|sam|dp|r1|data_out[2]~21 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[2]~20 .lut_mask = 16'h698E;
defparam \dp2|sam|dp|r1|data_out[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N5
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[2]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [2]));

// Location: LCCOMB_X3_Y5_N6
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~2 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~2_combout  = (\dp2|sam|dp|sr2|data_out [0] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(\dp2|sam|cont|p_state~regout ),
	.datab(\cont2|start~combout ),
	.datac(vcc),
	.datad(\dp2|sam|dp|sr2|data_out [0]),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~2 .lut_mask = 16'hBB00;
defparam \dp2|sam|dp|sr2|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N7
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [1]));

// Location: LCCOMB_X3_Y5_N16
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~3 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~3_combout  = (\dp2|sam|dp|sr2|data_out [1] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(\dp2|sam|cont|p_state~regout ),
	.datab(vcc),
	.datac(\dp2|sam|dp|sr2|data_out [1]),
	.datad(\cont2|start~combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~3 .lut_mask = 16'hA0F0;
defparam \dp2|sam|dp|sr2|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N17
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [2]));

// Location: LCCOMB_X3_Y5_N24
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~4 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~4_combout  = (\dp2|sam|dp|sr2|data_out [2] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(\dp2|sam|cont|p_state~regout ),
	.datab(vcc),
	.datac(\dp2|sam|dp|sr2|data_out [2]),
	.datad(\cont2|start~combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~4 .lut_mask = 16'hA0F0;
defparam \dp2|sam|dp|sr2|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N25
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [3]));

// Location: LCCOMB_X2_Y5_N6
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[3]~22 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[3]~22_combout  = (\dp2|sam|dp|r1|data_out [3] & ((\dp2|sam|dp|sr2|data_out [3] & (\dp2|sam|dp|r1|data_out[2]~21  & VCC)) # (!\dp2|sam|dp|sr2|data_out [3] & (!\dp2|sam|dp|r1|data_out[2]~21 )))) # (!\dp2|sam|dp|r1|data_out [3] & 
// ((\dp2|sam|dp|sr2|data_out [3] & (!\dp2|sam|dp|r1|data_out[2]~21 )) # (!\dp2|sam|dp|sr2|data_out [3] & ((\dp2|sam|dp|r1|data_out[2]~21 ) # (GND)))))
// \dp2|sam|dp|r1|data_out[3]~23  = CARRY((\dp2|sam|dp|r1|data_out [3] & (!\dp2|sam|dp|sr2|data_out [3] & !\dp2|sam|dp|r1|data_out[2]~21 )) # (!\dp2|sam|dp|r1|data_out [3] & ((!\dp2|sam|dp|r1|data_out[2]~21 ) # (!\dp2|sam|dp|sr2|data_out [3]))))

	.dataa(\dp2|sam|dp|r1|data_out [3]),
	.datab(\dp2|sam|dp|sr2|data_out [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp2|sam|dp|r1|data_out[2]~21 ),
	.combout(\dp2|sam|dp|r1|data_out[3]~22_combout ),
	.cout(\dp2|sam|dp|r1|data_out[3]~23 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[3]~22 .lut_mask = 16'h9617;
defparam \dp2|sam|dp|r1|data_out[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N7
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[3]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [3]));

// Location: LCCOMB_X2_Y5_N8
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[4]~24 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[4]~24_combout  = ((\dp2|sam|dp|sr2|data_out [4] $ (\dp2|sam|dp|r1|data_out [4] $ (!\dp2|sam|dp|r1|data_out[3]~23 )))) # (GND)
// \dp2|sam|dp|r1|data_out[4]~25  = CARRY((\dp2|sam|dp|sr2|data_out [4] & ((\dp2|sam|dp|r1|data_out [4]) # (!\dp2|sam|dp|r1|data_out[3]~23 ))) # (!\dp2|sam|dp|sr2|data_out [4] & (\dp2|sam|dp|r1|data_out [4] & !\dp2|sam|dp|r1|data_out[3]~23 )))

	.dataa(\dp2|sam|dp|sr2|data_out [4]),
	.datab(\dp2|sam|dp|r1|data_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp2|sam|dp|r1|data_out[3]~23 ),
	.combout(\dp2|sam|dp|r1|data_out[4]~24_combout ),
	.cout(\dp2|sam|dp|r1|data_out[4]~25 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[4]~24 .lut_mask = 16'h698E;
defparam \dp2|sam|dp|r1|data_out[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N9
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[4]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [4]));

// Location: LCCOMB_X3_Y5_N4
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~5 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~5_combout  = (\dp2|sam|dp|sr2|data_out [3] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(\dp2|sam|cont|p_state~regout ),
	.datab(vcc),
	.datac(\dp2|sam|dp|sr2|data_out [3]),
	.datad(\cont2|start~combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~5 .lut_mask = 16'hA0F0;
defparam \dp2|sam|dp|sr2|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N5
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [4]));

// Location: LCCOMB_X3_Y5_N14
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~6 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~6_combout  = (\dp2|sam|dp|sr2|data_out [4] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(\dp2|sam|cont|p_state~regout ),
	.datab(vcc),
	.datac(\dp2|sam|dp|sr2|data_out [4]),
	.datad(\cont2|start~combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~6 .lut_mask = 16'hA0F0;
defparam \dp2|sam|dp|sr2|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N15
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [5]));

// Location: LCCOMB_X2_Y5_N10
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[5]~26 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[5]~26_combout  = (\dp2|sam|dp|r1|data_out [5] & ((\dp2|sam|dp|sr2|data_out [5] & (\dp2|sam|dp|r1|data_out[4]~25  & VCC)) # (!\dp2|sam|dp|sr2|data_out [5] & (!\dp2|sam|dp|r1|data_out[4]~25 )))) # (!\dp2|sam|dp|r1|data_out [5] & 
// ((\dp2|sam|dp|sr2|data_out [5] & (!\dp2|sam|dp|r1|data_out[4]~25 )) # (!\dp2|sam|dp|sr2|data_out [5] & ((\dp2|sam|dp|r1|data_out[4]~25 ) # (GND)))))
// \dp2|sam|dp|r1|data_out[5]~27  = CARRY((\dp2|sam|dp|r1|data_out [5] & (!\dp2|sam|dp|sr2|data_out [5] & !\dp2|sam|dp|r1|data_out[4]~25 )) # (!\dp2|sam|dp|r1|data_out [5] & ((!\dp2|sam|dp|r1|data_out[4]~25 ) # (!\dp2|sam|dp|sr2|data_out [5]))))

	.dataa(\dp2|sam|dp|r1|data_out [5]),
	.datab(\dp2|sam|dp|sr2|data_out [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp2|sam|dp|r1|data_out[4]~25 ),
	.combout(\dp2|sam|dp|r1|data_out[5]~26_combout ),
	.cout(\dp2|sam|dp|r1|data_out[5]~27 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[5]~26 .lut_mask = 16'h9617;
defparam \dp2|sam|dp|r1|data_out[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N11
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[5]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [5]));

// Location: LCCOMB_X3_Y5_N22
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~7 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~7_combout  = (\dp2|sam|dp|sr2|data_out [5] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(\dp2|sam|cont|p_state~regout ),
	.datab(vcc),
	.datac(\dp2|sam|dp|sr2|data_out [5]),
	.datad(\cont2|start~combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~7 .lut_mask = 16'hA0F0;
defparam \dp2|sam|dp|sr2|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N23
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [6]));

// Location: LCCOMB_X2_Y5_N12
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[6]~28 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[6]~28_combout  = ((\dp2|sam|dp|r1|data_out [6] $ (\dp2|sam|dp|sr2|data_out [6] $ (!\dp2|sam|dp|r1|data_out[5]~27 )))) # (GND)
// \dp2|sam|dp|r1|data_out[6]~29  = CARRY((\dp2|sam|dp|r1|data_out [6] & ((\dp2|sam|dp|sr2|data_out [6]) # (!\dp2|sam|dp|r1|data_out[5]~27 ))) # (!\dp2|sam|dp|r1|data_out [6] & (\dp2|sam|dp|sr2|data_out [6] & !\dp2|sam|dp|r1|data_out[5]~27 )))

	.dataa(\dp2|sam|dp|r1|data_out [6]),
	.datab(\dp2|sam|dp|sr2|data_out [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp2|sam|dp|r1|data_out[5]~27 ),
	.combout(\dp2|sam|dp|r1|data_out[6]~28_combout ),
	.cout(\dp2|sam|dp|r1|data_out[6]~29 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[6]~28 .lut_mask = 16'h698E;
defparam \dp2|sam|dp|r1|data_out[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N13
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[6]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [6]));

// Location: LCCOMB_X3_Y5_N18
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~8 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~8_combout  = (\dp2|sam|dp|sr2|data_out [6] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(\dp2|sam|cont|p_state~regout ),
	.datab(\dp2|sam|dp|sr2|data_out [6]),
	.datac(vcc),
	.datad(\cont2|start~combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~8 .lut_mask = 16'h88CC;
defparam \dp2|sam|dp|sr2|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N19
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [7]));

// Location: LCCOMB_X2_Y5_N14
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[7]~30 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[7]~30_combout  = (\dp2|sam|dp|r1|data_out [7] & ((\dp2|sam|dp|sr2|data_out [7] & (\dp2|sam|dp|r1|data_out[6]~29  & VCC)) # (!\dp2|sam|dp|sr2|data_out [7] & (!\dp2|sam|dp|r1|data_out[6]~29 )))) # (!\dp2|sam|dp|r1|data_out [7] & 
// ((\dp2|sam|dp|sr2|data_out [7] & (!\dp2|sam|dp|r1|data_out[6]~29 )) # (!\dp2|sam|dp|sr2|data_out [7] & ((\dp2|sam|dp|r1|data_out[6]~29 ) # (GND)))))
// \dp2|sam|dp|r1|data_out[7]~31  = CARRY((\dp2|sam|dp|r1|data_out [7] & (!\dp2|sam|dp|sr2|data_out [7] & !\dp2|sam|dp|r1|data_out[6]~29 )) # (!\dp2|sam|dp|r1|data_out [7] & ((!\dp2|sam|dp|r1|data_out[6]~29 ) # (!\dp2|sam|dp|sr2|data_out [7]))))

	.dataa(\dp2|sam|dp|r1|data_out [7]),
	.datab(\dp2|sam|dp|sr2|data_out [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp2|sam|dp|r1|data_out[6]~29 ),
	.combout(\dp2|sam|dp|r1|data_out[7]~30_combout ),
	.cout(\dp2|sam|dp|r1|data_out[7]~31 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[7]~30 .lut_mask = 16'h9617;
defparam \dp2|sam|dp|r1|data_out[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N15
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[7]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [7]));

// Location: LCCOMB_X2_Y5_N16
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[8]~32 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[8]~32_combout  = ((\dp2|sam|dp|sr2|data_out [8] $ (\dp2|sam|dp|r1|data_out [8] $ (!\dp2|sam|dp|r1|data_out[7]~31 )))) # (GND)
// \dp2|sam|dp|r1|data_out[8]~33  = CARRY((\dp2|sam|dp|sr2|data_out [8] & ((\dp2|sam|dp|r1|data_out [8]) # (!\dp2|sam|dp|r1|data_out[7]~31 ))) # (!\dp2|sam|dp|sr2|data_out [8] & (\dp2|sam|dp|r1|data_out [8] & !\dp2|sam|dp|r1|data_out[7]~31 )))

	.dataa(\dp2|sam|dp|sr2|data_out [8]),
	.datab(\dp2|sam|dp|r1|data_out [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp2|sam|dp|r1|data_out[7]~31 ),
	.combout(\dp2|sam|dp|r1|data_out[8]~32_combout ),
	.cout(\dp2|sam|dp|r1|data_out[8]~33 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[8]~32 .lut_mask = 16'h698E;
defparam \dp2|sam|dp|r1|data_out[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N17
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[8]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [8]));

// Location: LCCOMB_X3_Y5_N26
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~9 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~9_combout  = (\dp2|sam|dp|sr2|data_out [7] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(\dp2|sam|cont|p_state~regout ),
	.datab(\cont2|start~combout ),
	.datac(vcc),
	.datad(\dp2|sam|dp|sr2|data_out [7]),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~9 .lut_mask = 16'hBB00;
defparam \dp2|sam|dp|sr2|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N27
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [8]));

// Location: LCCOMB_X3_Y5_N28
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~10 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~10_combout  = (\dp2|sam|dp|sr2|data_out [8] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(vcc),
	.datab(\cont2|start~combout ),
	.datac(\dp2|sam|cont|p_state~regout ),
	.datad(\dp2|sam|dp|sr2|data_out [8]),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~10 .lut_mask = 16'hF300;
defparam \dp2|sam|dp|sr2|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N29
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [9]));

// Location: LCCOMB_X2_Y5_N18
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[9]~34 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[9]~34_combout  = (\dp2|sam|dp|r1|data_out [9] & ((\dp2|sam|dp|sr2|data_out [9] & (\dp2|sam|dp|r1|data_out[8]~33  & VCC)) # (!\dp2|sam|dp|sr2|data_out [9] & (!\dp2|sam|dp|r1|data_out[8]~33 )))) # (!\dp2|sam|dp|r1|data_out [9] & 
// ((\dp2|sam|dp|sr2|data_out [9] & (!\dp2|sam|dp|r1|data_out[8]~33 )) # (!\dp2|sam|dp|sr2|data_out [9] & ((\dp2|sam|dp|r1|data_out[8]~33 ) # (GND)))))
// \dp2|sam|dp|r1|data_out[9]~35  = CARRY((\dp2|sam|dp|r1|data_out [9] & (!\dp2|sam|dp|sr2|data_out [9] & !\dp2|sam|dp|r1|data_out[8]~33 )) # (!\dp2|sam|dp|r1|data_out [9] & ((!\dp2|sam|dp|r1|data_out[8]~33 ) # (!\dp2|sam|dp|sr2|data_out [9]))))

	.dataa(\dp2|sam|dp|r1|data_out [9]),
	.datab(\dp2|sam|dp|sr2|data_out [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp2|sam|dp|r1|data_out[8]~33 ),
	.combout(\dp2|sam|dp|r1|data_out[9]~34_combout ),
	.cout(\dp2|sam|dp|r1|data_out[9]~35 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[9]~34 .lut_mask = 16'h9617;
defparam \dp2|sam|dp|r1|data_out[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N19
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[9]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [9]));

// Location: LCCOMB_X3_Y5_N8
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~11 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~11_combout  = (\dp2|sam|dp|sr2|data_out [9] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(\dp2|sam|dp|sr2|data_out [9]),
	.datab(vcc),
	.datac(\dp2|sam|cont|p_state~regout ),
	.datad(\cont2|start~combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~11 .lut_mask = 16'hA0AA;
defparam \dp2|sam|dp|sr2|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N9
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [10]));

// Location: LCCOMB_X2_Y5_N20
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[10]~36 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[10]~36_combout  = ((\dp2|sam|dp|r1|data_out [10] $ (\dp2|sam|dp|sr2|data_out [10] $ (!\dp2|sam|dp|r1|data_out[9]~35 )))) # (GND)
// \dp2|sam|dp|r1|data_out[10]~37  = CARRY((\dp2|sam|dp|r1|data_out [10] & ((\dp2|sam|dp|sr2|data_out [10]) # (!\dp2|sam|dp|r1|data_out[9]~35 ))) # (!\dp2|sam|dp|r1|data_out [10] & (\dp2|sam|dp|sr2|data_out [10] & !\dp2|sam|dp|r1|data_out[9]~35 )))

	.dataa(\dp2|sam|dp|r1|data_out [10]),
	.datab(\dp2|sam|dp|sr2|data_out [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp2|sam|dp|r1|data_out[9]~35 ),
	.combout(\dp2|sam|dp|r1|data_out[10]~36_combout ),
	.cout(\dp2|sam|dp|r1|data_out[10]~37 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[10]~36 .lut_mask = 16'h698E;
defparam \dp2|sam|dp|r1|data_out[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N21
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[10]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [10]));

// Location: LCCOMB_X3_Y5_N20
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~12 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~12_combout  = (\dp2|sam|dp|sr2|data_out [10] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(\dp2|sam|cont|p_state~regout ),
	.datab(vcc),
	.datac(\dp2|sam|dp|sr2|data_out [10]),
	.datad(\cont2|start~combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~12 .lut_mask = 16'hA0F0;
defparam \dp2|sam|dp|sr2|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N21
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [11]));

// Location: LCCOMB_X2_Y5_N22
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[11]~38 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[11]~38_combout  = (\dp2|sam|dp|r1|data_out [11] & ((\dp2|sam|dp|sr2|data_out [11] & (\dp2|sam|dp|r1|data_out[10]~37  & VCC)) # (!\dp2|sam|dp|sr2|data_out [11] & (!\dp2|sam|dp|r1|data_out[10]~37 )))) # (!\dp2|sam|dp|r1|data_out [11] 
// & ((\dp2|sam|dp|sr2|data_out [11] & (!\dp2|sam|dp|r1|data_out[10]~37 )) # (!\dp2|sam|dp|sr2|data_out [11] & ((\dp2|sam|dp|r1|data_out[10]~37 ) # (GND)))))
// \dp2|sam|dp|r1|data_out[11]~39  = CARRY((\dp2|sam|dp|r1|data_out [11] & (!\dp2|sam|dp|sr2|data_out [11] & !\dp2|sam|dp|r1|data_out[10]~37 )) # (!\dp2|sam|dp|r1|data_out [11] & ((!\dp2|sam|dp|r1|data_out[10]~37 ) # (!\dp2|sam|dp|sr2|data_out [11]))))

	.dataa(\dp2|sam|dp|r1|data_out [11]),
	.datab(\dp2|sam|dp|sr2|data_out [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp2|sam|dp|r1|data_out[10]~37 ),
	.combout(\dp2|sam|dp|r1|data_out[11]~38_combout ),
	.cout(\dp2|sam|dp|r1|data_out[11]~39 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[11]~38 .lut_mask = 16'h9617;
defparam \dp2|sam|dp|r1|data_out[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N23
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[11]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [11]));

// Location: LCCOMB_X3_Y5_N12
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~13 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~13_combout  = (\dp2|sam|dp|sr2|data_out [11] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(\dp2|sam|dp|sr2|data_out [11]),
	.datab(vcc),
	.datac(\dp2|sam|cont|p_state~regout ),
	.datad(\cont2|start~combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~13 .lut_mask = 16'hA0AA;
defparam \dp2|sam|dp|sr2|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N13
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [12]));

// Location: LCCOMB_X2_Y5_N24
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[12]~40 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[12]~40_combout  = ((\dp2|sam|dp|r1|data_out [12] $ (\dp2|sam|dp|sr2|data_out [12] $ (!\dp2|sam|dp|r1|data_out[11]~39 )))) # (GND)
// \dp2|sam|dp|r1|data_out[12]~41  = CARRY((\dp2|sam|dp|r1|data_out [12] & ((\dp2|sam|dp|sr2|data_out [12]) # (!\dp2|sam|dp|r1|data_out[11]~39 ))) # (!\dp2|sam|dp|r1|data_out [12] & (\dp2|sam|dp|sr2|data_out [12] & !\dp2|sam|dp|r1|data_out[11]~39 )))

	.dataa(\dp2|sam|dp|r1|data_out [12]),
	.datab(\dp2|sam|dp|sr2|data_out [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp2|sam|dp|r1|data_out[11]~39 ),
	.combout(\dp2|sam|dp|r1|data_out[12]~40_combout ),
	.cout(\dp2|sam|dp|r1|data_out[12]~41 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[12]~40 .lut_mask = 16'h698E;
defparam \dp2|sam|dp|r1|data_out[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N25
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[12]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [12]));

// Location: LCCOMB_X3_Y5_N10
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~14 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~14_combout  = (\dp2|sam|dp|sr2|data_out [12] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(\dp2|sam|dp|sr2|data_out [12]),
	.datab(vcc),
	.datac(\dp2|sam|cont|p_state~regout ),
	.datad(\cont2|start~combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~14 .lut_mask = 16'hA0AA;
defparam \dp2|sam|dp|sr2|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N11
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [13]));

// Location: LCCOMB_X2_Y5_N26
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[13]~42 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[13]~42_combout  = (\dp2|sam|dp|r1|data_out [13] & ((\dp2|sam|dp|sr2|data_out [13] & (\dp2|sam|dp|r1|data_out[12]~41  & VCC)) # (!\dp2|sam|dp|sr2|data_out [13] & (!\dp2|sam|dp|r1|data_out[12]~41 )))) # (!\dp2|sam|dp|r1|data_out [13] 
// & ((\dp2|sam|dp|sr2|data_out [13] & (!\dp2|sam|dp|r1|data_out[12]~41 )) # (!\dp2|sam|dp|sr2|data_out [13] & ((\dp2|sam|dp|r1|data_out[12]~41 ) # (GND)))))
// \dp2|sam|dp|r1|data_out[13]~43  = CARRY((\dp2|sam|dp|r1|data_out [13] & (!\dp2|sam|dp|sr2|data_out [13] & !\dp2|sam|dp|r1|data_out[12]~41 )) # (!\dp2|sam|dp|r1|data_out [13] & ((!\dp2|sam|dp|r1|data_out[12]~41 ) # (!\dp2|sam|dp|sr2|data_out [13]))))

	.dataa(\dp2|sam|dp|r1|data_out [13]),
	.datab(\dp2|sam|dp|sr2|data_out [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp2|sam|dp|r1|data_out[12]~41 ),
	.combout(\dp2|sam|dp|r1|data_out[13]~42_combout ),
	.cout(\dp2|sam|dp|r1|data_out[13]~43 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[13]~42 .lut_mask = 16'h9617;
defparam \dp2|sam|dp|r1|data_out[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N27
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[13]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [13]));

// Location: LCCOMB_X2_Y5_N28
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[14]~44 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[14]~44_combout  = ((\dp2|sam|dp|sr2|data_out [14] $ (\dp2|sam|dp|r1|data_out [14] $ (!\dp2|sam|dp|r1|data_out[13]~43 )))) # (GND)
// \dp2|sam|dp|r1|data_out[14]~45  = CARRY((\dp2|sam|dp|sr2|data_out [14] & ((\dp2|sam|dp|r1|data_out [14]) # (!\dp2|sam|dp|r1|data_out[13]~43 ))) # (!\dp2|sam|dp|sr2|data_out [14] & (\dp2|sam|dp|r1|data_out [14] & !\dp2|sam|dp|r1|data_out[13]~43 )))

	.dataa(\dp2|sam|dp|sr2|data_out [14]),
	.datab(\dp2|sam|dp|r1|data_out [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\dp2|sam|dp|r1|data_out[13]~43 ),
	.combout(\dp2|sam|dp|r1|data_out[14]~44_combout ),
	.cout(\dp2|sam|dp|r1|data_out[14]~45 ));
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[14]~44 .lut_mask = 16'h698E;
defparam \dp2|sam|dp|r1|data_out[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N29
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[14]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [14]));

// Location: LCCOMB_X3_Y5_N0
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~15 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~15_combout  = (\dp2|sam|dp|sr2|data_out [13] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(\dp2|sam|dp|sr2|data_out [13]),
	.datab(vcc),
	.datac(\dp2|sam|cont|p_state~regout ),
	.datad(\cont2|start~combout ),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~15 .lut_mask = 16'hA0AA;
defparam \dp2|sam|dp|sr2|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N1
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [14]));

// Location: LCCOMB_X3_Y5_N2
cycloneii_lcell_comb \dp2|sam|dp|sr2|data_out~16 (
// Equation(s):
// \dp2|sam|dp|sr2|data_out~16_combout  = (\dp2|sam|dp|sr2|data_out [14] & ((\dp2|sam|cont|p_state~regout ) # (!\cont2|start~combout )))

	.dataa(\dp2|sam|cont|p_state~regout ),
	.datab(\cont2|start~combout ),
	.datac(vcc),
	.datad(\dp2|sam|dp|sr2|data_out [14]),
	.cin(gnd),
	.combout(\dp2|sam|dp|sr2|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|sr2|data_out~16 .lut_mask = 16'hBB00;
defparam \dp2|sam|dp|sr2|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y5_N3
cycloneii_lcell_ff \dp2|sam|dp|sr2|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|sr2|data_out~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp2|sam|dp|sr2|data_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|sr2|data_out [15]));

// Location: LCCOMB_X2_Y5_N30
cycloneii_lcell_comb \dp2|sam|dp|r1|data_out[15]~46 (
// Equation(s):
// \dp2|sam|dp|r1|data_out[15]~46_combout  = \dp2|sam|dp|r1|data_out [15] $ (\dp2|sam|dp|r1|data_out[14]~45  $ (\dp2|sam|dp|sr2|data_out [15]))

	.dataa(vcc),
	.datab(\dp2|sam|dp|r1|data_out [15]),
	.datac(vcc),
	.datad(\dp2|sam|dp|sr2|data_out [15]),
	.cin(\dp2|sam|dp|r1|data_out[14]~45 ),
	.combout(\dp2|sam|dp|r1|data_out[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \dp2|sam|dp|r1|data_out[15]~46 .lut_mask = 16'hC33C;
defparam \dp2|sam|dp|r1|data_out[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N31
cycloneii_lcell_ff \dp2|sam|dp|r1|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dp2|sam|dp|r1|data_out[15]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\dp2|sam|cont|s~combout ),
	.sload(gnd),
	.ena(\dp2|sam|cont|s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dp2|sam|dp|r1|data_out [15]));

// Location: LCCOMB_X5_Y5_N26
cycloneii_lcell_comb \cont2|ack (
// Equation(s):
// \cont2|ack~combout  = (GLOBAL(\cont2|Selector16~1clkctrl_outclk ) & (\cont2|ack~combout )) # (!GLOBAL(\cont2|Selector16~1clkctrl_outclk ) & ((\cont2|p_state.second_multiplier~regout )))

	.dataa(vcc),
	.datab(\cont2|ack~combout ),
	.datac(\cont2|p_state.second_multiplier~regout ),
	.datad(\cont2|Selector16~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\cont2|ack~combout ),
	.cout());
// synopsys translate_off
defparam \cont2|ack .lut_mask = 16'hCCF0;
defparam \cont2|ack .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[8]));
// synopsys translate_off
defparam \x[8]~I .input_async_reset = "none";
defparam \x[8]~I .input_power_up = "low";
defparam \x[8]~I .input_register_mode = "none";
defparam \x[8]~I .input_sync_reset = "none";
defparam \x[8]~I .oe_async_reset = "none";
defparam \x[8]~I .oe_power_up = "low";
defparam \x[8]~I .oe_register_mode = "none";
defparam \x[8]~I .oe_sync_reset = "none";
defparam \x[8]~I .operation_mode = "input";
defparam \x[8]~I .output_async_reset = "none";
defparam \x[8]~I .output_power_up = "low";
defparam \x[8]~I .output_register_mode = "none";
defparam \x[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[9]));
// synopsys translate_off
defparam \x[9]~I .input_async_reset = "none";
defparam \x[9]~I .input_power_up = "low";
defparam \x[9]~I .input_register_mode = "none";
defparam \x[9]~I .input_sync_reset = "none";
defparam \x[9]~I .oe_async_reset = "none";
defparam \x[9]~I .oe_power_up = "low";
defparam \x[9]~I .oe_register_mode = "none";
defparam \x[9]~I .oe_sync_reset = "none";
defparam \x[9]~I .operation_mode = "input";
defparam \x[9]~I .output_async_reset = "none";
defparam \x[9]~I .output_power_up = "low";
defparam \x[9]~I .output_register_mode = "none";
defparam \x[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[10]));
// synopsys translate_off
defparam \x[10]~I .input_async_reset = "none";
defparam \x[10]~I .input_power_up = "low";
defparam \x[10]~I .input_register_mode = "none";
defparam \x[10]~I .input_sync_reset = "none";
defparam \x[10]~I .oe_async_reset = "none";
defparam \x[10]~I .oe_power_up = "low";
defparam \x[10]~I .oe_register_mode = "none";
defparam \x[10]~I .oe_sync_reset = "none";
defparam \x[10]~I .operation_mode = "input";
defparam \x[10]~I .output_async_reset = "none";
defparam \x[10]~I .output_power_up = "low";
defparam \x[10]~I .output_register_mode = "none";
defparam \x[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[11]));
// synopsys translate_off
defparam \x[11]~I .input_async_reset = "none";
defparam \x[11]~I .input_power_up = "low";
defparam \x[11]~I .input_register_mode = "none";
defparam \x[11]~I .input_sync_reset = "none";
defparam \x[11]~I .oe_async_reset = "none";
defparam \x[11]~I .oe_power_up = "low";
defparam \x[11]~I .oe_register_mode = "none";
defparam \x[11]~I .oe_sync_reset = "none";
defparam \x[11]~I .operation_mode = "input";
defparam \x[11]~I .output_async_reset = "none";
defparam \x[11]~I .output_power_up = "low";
defparam \x[11]~I .output_register_mode = "none";
defparam \x[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[12]));
// synopsys translate_off
defparam \x[12]~I .input_async_reset = "none";
defparam \x[12]~I .input_power_up = "low";
defparam \x[12]~I .input_register_mode = "none";
defparam \x[12]~I .input_sync_reset = "none";
defparam \x[12]~I .oe_async_reset = "none";
defparam \x[12]~I .oe_power_up = "low";
defparam \x[12]~I .oe_register_mode = "none";
defparam \x[12]~I .oe_sync_reset = "none";
defparam \x[12]~I .operation_mode = "input";
defparam \x[12]~I .output_async_reset = "none";
defparam \x[12]~I .output_power_up = "low";
defparam \x[12]~I .output_register_mode = "none";
defparam \x[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[13]));
// synopsys translate_off
defparam \x[13]~I .input_async_reset = "none";
defparam \x[13]~I .input_power_up = "low";
defparam \x[13]~I .input_register_mode = "none";
defparam \x[13]~I .input_sync_reset = "none";
defparam \x[13]~I .oe_async_reset = "none";
defparam \x[13]~I .oe_power_up = "low";
defparam \x[13]~I .oe_register_mode = "none";
defparam \x[13]~I .oe_sync_reset = "none";
defparam \x[13]~I .operation_mode = "input";
defparam \x[13]~I .output_async_reset = "none";
defparam \x[13]~I .output_power_up = "low";
defparam \x[13]~I .output_register_mode = "none";
defparam \x[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[14]));
// synopsys translate_off
defparam \x[14]~I .input_async_reset = "none";
defparam \x[14]~I .input_power_up = "low";
defparam \x[14]~I .input_register_mode = "none";
defparam \x[14]~I .input_sync_reset = "none";
defparam \x[14]~I .oe_async_reset = "none";
defparam \x[14]~I .oe_power_up = "low";
defparam \x[14]~I .oe_register_mode = "none";
defparam \x[14]~I .oe_sync_reset = "none";
defparam \x[14]~I .operation_mode = "input";
defparam \x[14]~I .output_async_reset = "none";
defparam \x[14]~I .output_power_up = "low";
defparam \x[14]~I .output_register_mode = "none";
defparam \x[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[15]));
// synopsys translate_off
defparam \x[15]~I .input_async_reset = "none";
defparam \x[15]~I .input_power_up = "low";
defparam \x[15]~I .input_register_mode = "none";
defparam \x[15]~I .input_sync_reset = "none";
defparam \x[15]~I .oe_async_reset = "none";
defparam \x[15]~I .oe_power_up = "low";
defparam \x[15]~I .oe_register_mode = "none";
defparam \x[15]~I .oe_sync_reset = "none";
defparam \x[15]~I .operation_mode = "input";
defparam \x[15]~I .output_async_reset = "none";
defparam \x[15]~I .output_power_up = "low";
defparam \x[15]~I .output_register_mode = "none";
defparam \x[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[16]));
// synopsys translate_off
defparam \x[16]~I .input_async_reset = "none";
defparam \x[16]~I .input_power_up = "low";
defparam \x[16]~I .input_register_mode = "none";
defparam \x[16]~I .input_sync_reset = "none";
defparam \x[16]~I .oe_async_reset = "none";
defparam \x[16]~I .oe_power_up = "low";
defparam \x[16]~I .oe_register_mode = "none";
defparam \x[16]~I .oe_sync_reset = "none";
defparam \x[16]~I .operation_mode = "input";
defparam \x[16]~I .output_async_reset = "none";
defparam \x[16]~I .output_power_up = "low";
defparam \x[16]~I .output_register_mode = "none";
defparam \x[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[17]));
// synopsys translate_off
defparam \x[17]~I .input_async_reset = "none";
defparam \x[17]~I .input_power_up = "low";
defparam \x[17]~I .input_register_mode = "none";
defparam \x[17]~I .input_sync_reset = "none";
defparam \x[17]~I .oe_async_reset = "none";
defparam \x[17]~I .oe_power_up = "low";
defparam \x[17]~I .oe_register_mode = "none";
defparam \x[17]~I .oe_sync_reset = "none";
defparam \x[17]~I .operation_mode = "input";
defparam \x[17]~I .output_async_reset = "none";
defparam \x[17]~I .output_power_up = "low";
defparam \x[17]~I .output_register_mode = "none";
defparam \x[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[18]));
// synopsys translate_off
defparam \x[18]~I .input_async_reset = "none";
defparam \x[18]~I .input_power_up = "low";
defparam \x[18]~I .input_register_mode = "none";
defparam \x[18]~I .input_sync_reset = "none";
defparam \x[18]~I .oe_async_reset = "none";
defparam \x[18]~I .oe_power_up = "low";
defparam \x[18]~I .oe_register_mode = "none";
defparam \x[18]~I .oe_sync_reset = "none";
defparam \x[18]~I .operation_mode = "input";
defparam \x[18]~I .output_async_reset = "none";
defparam \x[18]~I .output_power_up = "low";
defparam \x[18]~I .output_register_mode = "none";
defparam \x[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[19]));
// synopsys translate_off
defparam \x[19]~I .input_async_reset = "none";
defparam \x[19]~I .input_power_up = "low";
defparam \x[19]~I .input_register_mode = "none";
defparam \x[19]~I .input_sync_reset = "none";
defparam \x[19]~I .oe_async_reset = "none";
defparam \x[19]~I .oe_power_up = "low";
defparam \x[19]~I .oe_register_mode = "none";
defparam \x[19]~I .oe_sync_reset = "none";
defparam \x[19]~I .operation_mode = "input";
defparam \x[19]~I .output_async_reset = "none";
defparam \x[19]~I .output_power_up = "low";
defparam \x[19]~I .output_register_mode = "none";
defparam \x[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[20]));
// synopsys translate_off
defparam \x[20]~I .input_async_reset = "none";
defparam \x[20]~I .input_power_up = "low";
defparam \x[20]~I .input_register_mode = "none";
defparam \x[20]~I .input_sync_reset = "none";
defparam \x[20]~I .oe_async_reset = "none";
defparam \x[20]~I .oe_power_up = "low";
defparam \x[20]~I .oe_register_mode = "none";
defparam \x[20]~I .oe_sync_reset = "none";
defparam \x[20]~I .operation_mode = "input";
defparam \x[20]~I .output_async_reset = "none";
defparam \x[20]~I .output_power_up = "low";
defparam \x[20]~I .output_register_mode = "none";
defparam \x[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[21]));
// synopsys translate_off
defparam \x[21]~I .input_async_reset = "none";
defparam \x[21]~I .input_power_up = "low";
defparam \x[21]~I .input_register_mode = "none";
defparam \x[21]~I .input_sync_reset = "none";
defparam \x[21]~I .oe_async_reset = "none";
defparam \x[21]~I .oe_power_up = "low";
defparam \x[21]~I .oe_register_mode = "none";
defparam \x[21]~I .oe_sync_reset = "none";
defparam \x[21]~I .operation_mode = "input";
defparam \x[21]~I .output_async_reset = "none";
defparam \x[21]~I .output_power_up = "low";
defparam \x[21]~I .output_register_mode = "none";
defparam \x[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[22]));
// synopsys translate_off
defparam \x[22]~I .input_async_reset = "none";
defparam \x[22]~I .input_power_up = "low";
defparam \x[22]~I .input_register_mode = "none";
defparam \x[22]~I .input_sync_reset = "none";
defparam \x[22]~I .oe_async_reset = "none";
defparam \x[22]~I .oe_power_up = "low";
defparam \x[22]~I .oe_register_mode = "none";
defparam \x[22]~I .oe_sync_reset = "none";
defparam \x[22]~I .operation_mode = "input";
defparam \x[22]~I .output_async_reset = "none";
defparam \x[22]~I .output_power_up = "low";
defparam \x[22]~I .output_register_mode = "none";
defparam \x[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[23]));
// synopsys translate_off
defparam \x[23]~I .input_async_reset = "none";
defparam \x[23]~I .input_power_up = "low";
defparam \x[23]~I .input_register_mode = "none";
defparam \x[23]~I .input_sync_reset = "none";
defparam \x[23]~I .oe_async_reset = "none";
defparam \x[23]~I .oe_power_up = "low";
defparam \x[23]~I .oe_register_mode = "none";
defparam \x[23]~I .oe_sync_reset = "none";
defparam \x[23]~I .operation_mode = "input";
defparam \x[23]~I .output_async_reset = "none";
defparam \x[23]~I .output_power_up = "low";
defparam \x[23]~I .output_register_mode = "none";
defparam \x[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[24]));
// synopsys translate_off
defparam \x[24]~I .input_async_reset = "none";
defparam \x[24]~I .input_power_up = "low";
defparam \x[24]~I .input_register_mode = "none";
defparam \x[24]~I .input_sync_reset = "none";
defparam \x[24]~I .oe_async_reset = "none";
defparam \x[24]~I .oe_power_up = "low";
defparam \x[24]~I .oe_register_mode = "none";
defparam \x[24]~I .oe_sync_reset = "none";
defparam \x[24]~I .operation_mode = "input";
defparam \x[24]~I .output_async_reset = "none";
defparam \x[24]~I .output_power_up = "low";
defparam \x[24]~I .output_register_mode = "none";
defparam \x[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[25]));
// synopsys translate_off
defparam \x[25]~I .input_async_reset = "none";
defparam \x[25]~I .input_power_up = "low";
defparam \x[25]~I .input_register_mode = "none";
defparam \x[25]~I .input_sync_reset = "none";
defparam \x[25]~I .oe_async_reset = "none";
defparam \x[25]~I .oe_power_up = "low";
defparam \x[25]~I .oe_register_mode = "none";
defparam \x[25]~I .oe_sync_reset = "none";
defparam \x[25]~I .operation_mode = "input";
defparam \x[25]~I .output_async_reset = "none";
defparam \x[25]~I .output_power_up = "low";
defparam \x[25]~I .output_register_mode = "none";
defparam \x[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[26]));
// synopsys translate_off
defparam \x[26]~I .input_async_reset = "none";
defparam \x[26]~I .input_power_up = "low";
defparam \x[26]~I .input_register_mode = "none";
defparam \x[26]~I .input_sync_reset = "none";
defparam \x[26]~I .oe_async_reset = "none";
defparam \x[26]~I .oe_power_up = "low";
defparam \x[26]~I .oe_register_mode = "none";
defparam \x[26]~I .oe_sync_reset = "none";
defparam \x[26]~I .operation_mode = "input";
defparam \x[26]~I .output_async_reset = "none";
defparam \x[26]~I .output_power_up = "low";
defparam \x[26]~I .output_register_mode = "none";
defparam \x[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[27]));
// synopsys translate_off
defparam \x[27]~I .input_async_reset = "none";
defparam \x[27]~I .input_power_up = "low";
defparam \x[27]~I .input_register_mode = "none";
defparam \x[27]~I .input_sync_reset = "none";
defparam \x[27]~I .oe_async_reset = "none";
defparam \x[27]~I .oe_power_up = "low";
defparam \x[27]~I .oe_register_mode = "none";
defparam \x[27]~I .oe_sync_reset = "none";
defparam \x[27]~I .operation_mode = "input";
defparam \x[27]~I .output_async_reset = "none";
defparam \x[27]~I .output_power_up = "low";
defparam \x[27]~I .output_register_mode = "none";
defparam \x[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[28]));
// synopsys translate_off
defparam \x[28]~I .input_async_reset = "none";
defparam \x[28]~I .input_power_up = "low";
defparam \x[28]~I .input_register_mode = "none";
defparam \x[28]~I .input_sync_reset = "none";
defparam \x[28]~I .oe_async_reset = "none";
defparam \x[28]~I .oe_power_up = "low";
defparam \x[28]~I .oe_register_mode = "none";
defparam \x[28]~I .oe_sync_reset = "none";
defparam \x[28]~I .operation_mode = "input";
defparam \x[28]~I .output_async_reset = "none";
defparam \x[28]~I .output_power_up = "low";
defparam \x[28]~I .output_register_mode = "none";
defparam \x[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[29]));
// synopsys translate_off
defparam \x[29]~I .input_async_reset = "none";
defparam \x[29]~I .input_power_up = "low";
defparam \x[29]~I .input_register_mode = "none";
defparam \x[29]~I .input_sync_reset = "none";
defparam \x[29]~I .oe_async_reset = "none";
defparam \x[29]~I .oe_power_up = "low";
defparam \x[29]~I .oe_register_mode = "none";
defparam \x[29]~I .oe_sync_reset = "none";
defparam \x[29]~I .operation_mode = "input";
defparam \x[29]~I .output_async_reset = "none";
defparam \x[29]~I .output_power_up = "low";
defparam \x[29]~I .output_register_mode = "none";
defparam \x[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[30]));
// synopsys translate_off
defparam \x[30]~I .input_async_reset = "none";
defparam \x[30]~I .input_power_up = "low";
defparam \x[30]~I .input_register_mode = "none";
defparam \x[30]~I .input_sync_reset = "none";
defparam \x[30]~I .oe_async_reset = "none";
defparam \x[30]~I .oe_power_up = "low";
defparam \x[30]~I .oe_register_mode = "none";
defparam \x[30]~I .oe_sync_reset = "none";
defparam \x[30]~I .operation_mode = "input";
defparam \x[30]~I .output_async_reset = "none";
defparam \x[30]~I .output_power_up = "low";
defparam \x[30]~I .output_register_mode = "none";
defparam \x[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \x[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x[31]));
// synopsys translate_off
defparam \x[31]~I .input_async_reset = "none";
defparam \x[31]~I .input_power_up = "low";
defparam \x[31]~I .input_register_mode = "none";
defparam \x[31]~I .input_sync_reset = "none";
defparam \x[31]~I .oe_async_reset = "none";
defparam \x[31]~I .oe_power_up = "low";
defparam \x[31]~I .oe_register_mode = "none";
defparam \x[31]~I .oe_sync_reset = "none";
defparam \x[31]~I .operation_mode = "input";
defparam \x[31]~I .output_async_reset = "none";
defparam \x[31]~I .output_power_up = "low";
defparam \x[31]~I .output_register_mode = "none";
defparam \x[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[0]~I (
	.datain(\dp2|sam|dp|r1|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[0]));
// synopsys translate_off
defparam \x_inv[0]~I .input_async_reset = "none";
defparam \x_inv[0]~I .input_power_up = "low";
defparam \x_inv[0]~I .input_register_mode = "none";
defparam \x_inv[0]~I .input_sync_reset = "none";
defparam \x_inv[0]~I .oe_async_reset = "none";
defparam \x_inv[0]~I .oe_power_up = "low";
defparam \x_inv[0]~I .oe_register_mode = "none";
defparam \x_inv[0]~I .oe_sync_reset = "none";
defparam \x_inv[0]~I .operation_mode = "output";
defparam \x_inv[0]~I .output_async_reset = "none";
defparam \x_inv[0]~I .output_power_up = "low";
defparam \x_inv[0]~I .output_register_mode = "none";
defparam \x_inv[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[1]~I (
	.datain(\dp2|sam|dp|r1|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[1]));
// synopsys translate_off
defparam \x_inv[1]~I .input_async_reset = "none";
defparam \x_inv[1]~I .input_power_up = "low";
defparam \x_inv[1]~I .input_register_mode = "none";
defparam \x_inv[1]~I .input_sync_reset = "none";
defparam \x_inv[1]~I .oe_async_reset = "none";
defparam \x_inv[1]~I .oe_power_up = "low";
defparam \x_inv[1]~I .oe_register_mode = "none";
defparam \x_inv[1]~I .oe_sync_reset = "none";
defparam \x_inv[1]~I .operation_mode = "output";
defparam \x_inv[1]~I .output_async_reset = "none";
defparam \x_inv[1]~I .output_power_up = "low";
defparam \x_inv[1]~I .output_register_mode = "none";
defparam \x_inv[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[2]~I (
	.datain(\dp2|sam|dp|r1|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[2]));
// synopsys translate_off
defparam \x_inv[2]~I .input_async_reset = "none";
defparam \x_inv[2]~I .input_power_up = "low";
defparam \x_inv[2]~I .input_register_mode = "none";
defparam \x_inv[2]~I .input_sync_reset = "none";
defparam \x_inv[2]~I .oe_async_reset = "none";
defparam \x_inv[2]~I .oe_power_up = "low";
defparam \x_inv[2]~I .oe_register_mode = "none";
defparam \x_inv[2]~I .oe_sync_reset = "none";
defparam \x_inv[2]~I .operation_mode = "output";
defparam \x_inv[2]~I .output_async_reset = "none";
defparam \x_inv[2]~I .output_power_up = "low";
defparam \x_inv[2]~I .output_register_mode = "none";
defparam \x_inv[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[3]~I (
	.datain(\dp2|sam|dp|r1|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[3]));
// synopsys translate_off
defparam \x_inv[3]~I .input_async_reset = "none";
defparam \x_inv[3]~I .input_power_up = "low";
defparam \x_inv[3]~I .input_register_mode = "none";
defparam \x_inv[3]~I .input_sync_reset = "none";
defparam \x_inv[3]~I .oe_async_reset = "none";
defparam \x_inv[3]~I .oe_power_up = "low";
defparam \x_inv[3]~I .oe_register_mode = "none";
defparam \x_inv[3]~I .oe_sync_reset = "none";
defparam \x_inv[3]~I .operation_mode = "output";
defparam \x_inv[3]~I .output_async_reset = "none";
defparam \x_inv[3]~I .output_power_up = "low";
defparam \x_inv[3]~I .output_register_mode = "none";
defparam \x_inv[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[4]~I (
	.datain(\dp2|sam|dp|r1|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[4]));
// synopsys translate_off
defparam \x_inv[4]~I .input_async_reset = "none";
defparam \x_inv[4]~I .input_power_up = "low";
defparam \x_inv[4]~I .input_register_mode = "none";
defparam \x_inv[4]~I .input_sync_reset = "none";
defparam \x_inv[4]~I .oe_async_reset = "none";
defparam \x_inv[4]~I .oe_power_up = "low";
defparam \x_inv[4]~I .oe_register_mode = "none";
defparam \x_inv[4]~I .oe_sync_reset = "none";
defparam \x_inv[4]~I .operation_mode = "output";
defparam \x_inv[4]~I .output_async_reset = "none";
defparam \x_inv[4]~I .output_power_up = "low";
defparam \x_inv[4]~I .output_register_mode = "none";
defparam \x_inv[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[5]~I (
	.datain(\dp2|sam|dp|r1|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[5]));
// synopsys translate_off
defparam \x_inv[5]~I .input_async_reset = "none";
defparam \x_inv[5]~I .input_power_up = "low";
defparam \x_inv[5]~I .input_register_mode = "none";
defparam \x_inv[5]~I .input_sync_reset = "none";
defparam \x_inv[5]~I .oe_async_reset = "none";
defparam \x_inv[5]~I .oe_power_up = "low";
defparam \x_inv[5]~I .oe_register_mode = "none";
defparam \x_inv[5]~I .oe_sync_reset = "none";
defparam \x_inv[5]~I .operation_mode = "output";
defparam \x_inv[5]~I .output_async_reset = "none";
defparam \x_inv[5]~I .output_power_up = "low";
defparam \x_inv[5]~I .output_register_mode = "none";
defparam \x_inv[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[6]~I (
	.datain(\dp2|sam|dp|r1|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[6]));
// synopsys translate_off
defparam \x_inv[6]~I .input_async_reset = "none";
defparam \x_inv[6]~I .input_power_up = "low";
defparam \x_inv[6]~I .input_register_mode = "none";
defparam \x_inv[6]~I .input_sync_reset = "none";
defparam \x_inv[6]~I .oe_async_reset = "none";
defparam \x_inv[6]~I .oe_power_up = "low";
defparam \x_inv[6]~I .oe_register_mode = "none";
defparam \x_inv[6]~I .oe_sync_reset = "none";
defparam \x_inv[6]~I .operation_mode = "output";
defparam \x_inv[6]~I .output_async_reset = "none";
defparam \x_inv[6]~I .output_power_up = "low";
defparam \x_inv[6]~I .output_register_mode = "none";
defparam \x_inv[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[7]~I (
	.datain(\dp2|sam|dp|r1|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[7]));
// synopsys translate_off
defparam \x_inv[7]~I .input_async_reset = "none";
defparam \x_inv[7]~I .input_power_up = "low";
defparam \x_inv[7]~I .input_register_mode = "none";
defparam \x_inv[7]~I .input_sync_reset = "none";
defparam \x_inv[7]~I .oe_async_reset = "none";
defparam \x_inv[7]~I .oe_power_up = "low";
defparam \x_inv[7]~I .oe_register_mode = "none";
defparam \x_inv[7]~I .oe_sync_reset = "none";
defparam \x_inv[7]~I .operation_mode = "output";
defparam \x_inv[7]~I .output_async_reset = "none";
defparam \x_inv[7]~I .output_power_up = "low";
defparam \x_inv[7]~I .output_register_mode = "none";
defparam \x_inv[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[8]~I (
	.datain(\dp2|sam|dp|r1|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[8]));
// synopsys translate_off
defparam \x_inv[8]~I .input_async_reset = "none";
defparam \x_inv[8]~I .input_power_up = "low";
defparam \x_inv[8]~I .input_register_mode = "none";
defparam \x_inv[8]~I .input_sync_reset = "none";
defparam \x_inv[8]~I .oe_async_reset = "none";
defparam \x_inv[8]~I .oe_power_up = "low";
defparam \x_inv[8]~I .oe_register_mode = "none";
defparam \x_inv[8]~I .oe_sync_reset = "none";
defparam \x_inv[8]~I .operation_mode = "output";
defparam \x_inv[8]~I .output_async_reset = "none";
defparam \x_inv[8]~I .output_power_up = "low";
defparam \x_inv[8]~I .output_register_mode = "none";
defparam \x_inv[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[9]~I (
	.datain(\dp2|sam|dp|r1|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[9]));
// synopsys translate_off
defparam \x_inv[9]~I .input_async_reset = "none";
defparam \x_inv[9]~I .input_power_up = "low";
defparam \x_inv[9]~I .input_register_mode = "none";
defparam \x_inv[9]~I .input_sync_reset = "none";
defparam \x_inv[9]~I .oe_async_reset = "none";
defparam \x_inv[9]~I .oe_power_up = "low";
defparam \x_inv[9]~I .oe_register_mode = "none";
defparam \x_inv[9]~I .oe_sync_reset = "none";
defparam \x_inv[9]~I .operation_mode = "output";
defparam \x_inv[9]~I .output_async_reset = "none";
defparam \x_inv[9]~I .output_power_up = "low";
defparam \x_inv[9]~I .output_register_mode = "none";
defparam \x_inv[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[10]~I (
	.datain(\dp2|sam|dp|r1|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[10]));
// synopsys translate_off
defparam \x_inv[10]~I .input_async_reset = "none";
defparam \x_inv[10]~I .input_power_up = "low";
defparam \x_inv[10]~I .input_register_mode = "none";
defparam \x_inv[10]~I .input_sync_reset = "none";
defparam \x_inv[10]~I .oe_async_reset = "none";
defparam \x_inv[10]~I .oe_power_up = "low";
defparam \x_inv[10]~I .oe_register_mode = "none";
defparam \x_inv[10]~I .oe_sync_reset = "none";
defparam \x_inv[10]~I .operation_mode = "output";
defparam \x_inv[10]~I .output_async_reset = "none";
defparam \x_inv[10]~I .output_power_up = "low";
defparam \x_inv[10]~I .output_register_mode = "none";
defparam \x_inv[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[11]~I (
	.datain(\dp2|sam|dp|r1|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[11]));
// synopsys translate_off
defparam \x_inv[11]~I .input_async_reset = "none";
defparam \x_inv[11]~I .input_power_up = "low";
defparam \x_inv[11]~I .input_register_mode = "none";
defparam \x_inv[11]~I .input_sync_reset = "none";
defparam \x_inv[11]~I .oe_async_reset = "none";
defparam \x_inv[11]~I .oe_power_up = "low";
defparam \x_inv[11]~I .oe_register_mode = "none";
defparam \x_inv[11]~I .oe_sync_reset = "none";
defparam \x_inv[11]~I .operation_mode = "output";
defparam \x_inv[11]~I .output_async_reset = "none";
defparam \x_inv[11]~I .output_power_up = "low";
defparam \x_inv[11]~I .output_register_mode = "none";
defparam \x_inv[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[12]~I (
	.datain(\dp2|sam|dp|r1|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[12]));
// synopsys translate_off
defparam \x_inv[12]~I .input_async_reset = "none";
defparam \x_inv[12]~I .input_power_up = "low";
defparam \x_inv[12]~I .input_register_mode = "none";
defparam \x_inv[12]~I .input_sync_reset = "none";
defparam \x_inv[12]~I .oe_async_reset = "none";
defparam \x_inv[12]~I .oe_power_up = "low";
defparam \x_inv[12]~I .oe_register_mode = "none";
defparam \x_inv[12]~I .oe_sync_reset = "none";
defparam \x_inv[12]~I .operation_mode = "output";
defparam \x_inv[12]~I .output_async_reset = "none";
defparam \x_inv[12]~I .output_power_up = "low";
defparam \x_inv[12]~I .output_register_mode = "none";
defparam \x_inv[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[13]~I (
	.datain(\dp2|sam|dp|r1|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[13]));
// synopsys translate_off
defparam \x_inv[13]~I .input_async_reset = "none";
defparam \x_inv[13]~I .input_power_up = "low";
defparam \x_inv[13]~I .input_register_mode = "none";
defparam \x_inv[13]~I .input_sync_reset = "none";
defparam \x_inv[13]~I .oe_async_reset = "none";
defparam \x_inv[13]~I .oe_power_up = "low";
defparam \x_inv[13]~I .oe_register_mode = "none";
defparam \x_inv[13]~I .oe_sync_reset = "none";
defparam \x_inv[13]~I .operation_mode = "output";
defparam \x_inv[13]~I .output_async_reset = "none";
defparam \x_inv[13]~I .output_power_up = "low";
defparam \x_inv[13]~I .output_register_mode = "none";
defparam \x_inv[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[14]~I (
	.datain(\dp2|sam|dp|r1|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[14]));
// synopsys translate_off
defparam \x_inv[14]~I .input_async_reset = "none";
defparam \x_inv[14]~I .input_power_up = "low";
defparam \x_inv[14]~I .input_register_mode = "none";
defparam \x_inv[14]~I .input_sync_reset = "none";
defparam \x_inv[14]~I .oe_async_reset = "none";
defparam \x_inv[14]~I .oe_power_up = "low";
defparam \x_inv[14]~I .oe_register_mode = "none";
defparam \x_inv[14]~I .oe_sync_reset = "none";
defparam \x_inv[14]~I .operation_mode = "output";
defparam \x_inv[14]~I .output_async_reset = "none";
defparam \x_inv[14]~I .output_power_up = "low";
defparam \x_inv[14]~I .output_register_mode = "none";
defparam \x_inv[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[15]~I (
	.datain(\dp2|sam|dp|r1|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[15]));
// synopsys translate_off
defparam \x_inv[15]~I .input_async_reset = "none";
defparam \x_inv[15]~I .input_power_up = "low";
defparam \x_inv[15]~I .input_register_mode = "none";
defparam \x_inv[15]~I .input_sync_reset = "none";
defparam \x_inv[15]~I .oe_async_reset = "none";
defparam \x_inv[15]~I .oe_power_up = "low";
defparam \x_inv[15]~I .oe_register_mode = "none";
defparam \x_inv[15]~I .oe_sync_reset = "none";
defparam \x_inv[15]~I .operation_mode = "output";
defparam \x_inv[15]~I .output_async_reset = "none";
defparam \x_inv[15]~I .output_power_up = "low";
defparam \x_inv[15]~I .output_register_mode = "none";
defparam \x_inv[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[16]));
// synopsys translate_off
defparam \x_inv[16]~I .input_async_reset = "none";
defparam \x_inv[16]~I .input_power_up = "low";
defparam \x_inv[16]~I .input_register_mode = "none";
defparam \x_inv[16]~I .input_sync_reset = "none";
defparam \x_inv[16]~I .oe_async_reset = "none";
defparam \x_inv[16]~I .oe_power_up = "low";
defparam \x_inv[16]~I .oe_register_mode = "none";
defparam \x_inv[16]~I .oe_sync_reset = "none";
defparam \x_inv[16]~I .operation_mode = "output";
defparam \x_inv[16]~I .output_async_reset = "none";
defparam \x_inv[16]~I .output_power_up = "low";
defparam \x_inv[16]~I .output_register_mode = "none";
defparam \x_inv[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[17]));
// synopsys translate_off
defparam \x_inv[17]~I .input_async_reset = "none";
defparam \x_inv[17]~I .input_power_up = "low";
defparam \x_inv[17]~I .input_register_mode = "none";
defparam \x_inv[17]~I .input_sync_reset = "none";
defparam \x_inv[17]~I .oe_async_reset = "none";
defparam \x_inv[17]~I .oe_power_up = "low";
defparam \x_inv[17]~I .oe_register_mode = "none";
defparam \x_inv[17]~I .oe_sync_reset = "none";
defparam \x_inv[17]~I .operation_mode = "output";
defparam \x_inv[17]~I .output_async_reset = "none";
defparam \x_inv[17]~I .output_power_up = "low";
defparam \x_inv[17]~I .output_register_mode = "none";
defparam \x_inv[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[18]));
// synopsys translate_off
defparam \x_inv[18]~I .input_async_reset = "none";
defparam \x_inv[18]~I .input_power_up = "low";
defparam \x_inv[18]~I .input_register_mode = "none";
defparam \x_inv[18]~I .input_sync_reset = "none";
defparam \x_inv[18]~I .oe_async_reset = "none";
defparam \x_inv[18]~I .oe_power_up = "low";
defparam \x_inv[18]~I .oe_register_mode = "none";
defparam \x_inv[18]~I .oe_sync_reset = "none";
defparam \x_inv[18]~I .operation_mode = "output";
defparam \x_inv[18]~I .output_async_reset = "none";
defparam \x_inv[18]~I .output_power_up = "low";
defparam \x_inv[18]~I .output_register_mode = "none";
defparam \x_inv[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[19]));
// synopsys translate_off
defparam \x_inv[19]~I .input_async_reset = "none";
defparam \x_inv[19]~I .input_power_up = "low";
defparam \x_inv[19]~I .input_register_mode = "none";
defparam \x_inv[19]~I .input_sync_reset = "none";
defparam \x_inv[19]~I .oe_async_reset = "none";
defparam \x_inv[19]~I .oe_power_up = "low";
defparam \x_inv[19]~I .oe_register_mode = "none";
defparam \x_inv[19]~I .oe_sync_reset = "none";
defparam \x_inv[19]~I .operation_mode = "output";
defparam \x_inv[19]~I .output_async_reset = "none";
defparam \x_inv[19]~I .output_power_up = "low";
defparam \x_inv[19]~I .output_register_mode = "none";
defparam \x_inv[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[20]));
// synopsys translate_off
defparam \x_inv[20]~I .input_async_reset = "none";
defparam \x_inv[20]~I .input_power_up = "low";
defparam \x_inv[20]~I .input_register_mode = "none";
defparam \x_inv[20]~I .input_sync_reset = "none";
defparam \x_inv[20]~I .oe_async_reset = "none";
defparam \x_inv[20]~I .oe_power_up = "low";
defparam \x_inv[20]~I .oe_register_mode = "none";
defparam \x_inv[20]~I .oe_sync_reset = "none";
defparam \x_inv[20]~I .operation_mode = "output";
defparam \x_inv[20]~I .output_async_reset = "none";
defparam \x_inv[20]~I .output_power_up = "low";
defparam \x_inv[20]~I .output_register_mode = "none";
defparam \x_inv[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[21]));
// synopsys translate_off
defparam \x_inv[21]~I .input_async_reset = "none";
defparam \x_inv[21]~I .input_power_up = "low";
defparam \x_inv[21]~I .input_register_mode = "none";
defparam \x_inv[21]~I .input_sync_reset = "none";
defparam \x_inv[21]~I .oe_async_reset = "none";
defparam \x_inv[21]~I .oe_power_up = "low";
defparam \x_inv[21]~I .oe_register_mode = "none";
defparam \x_inv[21]~I .oe_sync_reset = "none";
defparam \x_inv[21]~I .operation_mode = "output";
defparam \x_inv[21]~I .output_async_reset = "none";
defparam \x_inv[21]~I .output_power_up = "low";
defparam \x_inv[21]~I .output_register_mode = "none";
defparam \x_inv[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[22]));
// synopsys translate_off
defparam \x_inv[22]~I .input_async_reset = "none";
defparam \x_inv[22]~I .input_power_up = "low";
defparam \x_inv[22]~I .input_register_mode = "none";
defparam \x_inv[22]~I .input_sync_reset = "none";
defparam \x_inv[22]~I .oe_async_reset = "none";
defparam \x_inv[22]~I .oe_power_up = "low";
defparam \x_inv[22]~I .oe_register_mode = "none";
defparam \x_inv[22]~I .oe_sync_reset = "none";
defparam \x_inv[22]~I .operation_mode = "output";
defparam \x_inv[22]~I .output_async_reset = "none";
defparam \x_inv[22]~I .output_power_up = "low";
defparam \x_inv[22]~I .output_register_mode = "none";
defparam \x_inv[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[23]));
// synopsys translate_off
defparam \x_inv[23]~I .input_async_reset = "none";
defparam \x_inv[23]~I .input_power_up = "low";
defparam \x_inv[23]~I .input_register_mode = "none";
defparam \x_inv[23]~I .input_sync_reset = "none";
defparam \x_inv[23]~I .oe_async_reset = "none";
defparam \x_inv[23]~I .oe_power_up = "low";
defparam \x_inv[23]~I .oe_register_mode = "none";
defparam \x_inv[23]~I .oe_sync_reset = "none";
defparam \x_inv[23]~I .operation_mode = "output";
defparam \x_inv[23]~I .output_async_reset = "none";
defparam \x_inv[23]~I .output_power_up = "low";
defparam \x_inv[23]~I .output_register_mode = "none";
defparam \x_inv[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[24]));
// synopsys translate_off
defparam \x_inv[24]~I .input_async_reset = "none";
defparam \x_inv[24]~I .input_power_up = "low";
defparam \x_inv[24]~I .input_register_mode = "none";
defparam \x_inv[24]~I .input_sync_reset = "none";
defparam \x_inv[24]~I .oe_async_reset = "none";
defparam \x_inv[24]~I .oe_power_up = "low";
defparam \x_inv[24]~I .oe_register_mode = "none";
defparam \x_inv[24]~I .oe_sync_reset = "none";
defparam \x_inv[24]~I .operation_mode = "output";
defparam \x_inv[24]~I .output_async_reset = "none";
defparam \x_inv[24]~I .output_power_up = "low";
defparam \x_inv[24]~I .output_register_mode = "none";
defparam \x_inv[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[25]));
// synopsys translate_off
defparam \x_inv[25]~I .input_async_reset = "none";
defparam \x_inv[25]~I .input_power_up = "low";
defparam \x_inv[25]~I .input_register_mode = "none";
defparam \x_inv[25]~I .input_sync_reset = "none";
defparam \x_inv[25]~I .oe_async_reset = "none";
defparam \x_inv[25]~I .oe_power_up = "low";
defparam \x_inv[25]~I .oe_register_mode = "none";
defparam \x_inv[25]~I .oe_sync_reset = "none";
defparam \x_inv[25]~I .operation_mode = "output";
defparam \x_inv[25]~I .output_async_reset = "none";
defparam \x_inv[25]~I .output_power_up = "low";
defparam \x_inv[25]~I .output_register_mode = "none";
defparam \x_inv[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[26]));
// synopsys translate_off
defparam \x_inv[26]~I .input_async_reset = "none";
defparam \x_inv[26]~I .input_power_up = "low";
defparam \x_inv[26]~I .input_register_mode = "none";
defparam \x_inv[26]~I .input_sync_reset = "none";
defparam \x_inv[26]~I .oe_async_reset = "none";
defparam \x_inv[26]~I .oe_power_up = "low";
defparam \x_inv[26]~I .oe_register_mode = "none";
defparam \x_inv[26]~I .oe_sync_reset = "none";
defparam \x_inv[26]~I .operation_mode = "output";
defparam \x_inv[26]~I .output_async_reset = "none";
defparam \x_inv[26]~I .output_power_up = "low";
defparam \x_inv[26]~I .output_register_mode = "none";
defparam \x_inv[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[27]));
// synopsys translate_off
defparam \x_inv[27]~I .input_async_reset = "none";
defparam \x_inv[27]~I .input_power_up = "low";
defparam \x_inv[27]~I .input_register_mode = "none";
defparam \x_inv[27]~I .input_sync_reset = "none";
defparam \x_inv[27]~I .oe_async_reset = "none";
defparam \x_inv[27]~I .oe_power_up = "low";
defparam \x_inv[27]~I .oe_register_mode = "none";
defparam \x_inv[27]~I .oe_sync_reset = "none";
defparam \x_inv[27]~I .operation_mode = "output";
defparam \x_inv[27]~I .output_async_reset = "none";
defparam \x_inv[27]~I .output_power_up = "low";
defparam \x_inv[27]~I .output_register_mode = "none";
defparam \x_inv[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[28]));
// synopsys translate_off
defparam \x_inv[28]~I .input_async_reset = "none";
defparam \x_inv[28]~I .input_power_up = "low";
defparam \x_inv[28]~I .input_register_mode = "none";
defparam \x_inv[28]~I .input_sync_reset = "none";
defparam \x_inv[28]~I .oe_async_reset = "none";
defparam \x_inv[28]~I .oe_power_up = "low";
defparam \x_inv[28]~I .oe_register_mode = "none";
defparam \x_inv[28]~I .oe_sync_reset = "none";
defparam \x_inv[28]~I .operation_mode = "output";
defparam \x_inv[28]~I .output_async_reset = "none";
defparam \x_inv[28]~I .output_power_up = "low";
defparam \x_inv[28]~I .output_register_mode = "none";
defparam \x_inv[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[29]));
// synopsys translate_off
defparam \x_inv[29]~I .input_async_reset = "none";
defparam \x_inv[29]~I .input_power_up = "low";
defparam \x_inv[29]~I .input_register_mode = "none";
defparam \x_inv[29]~I .input_sync_reset = "none";
defparam \x_inv[29]~I .oe_async_reset = "none";
defparam \x_inv[29]~I .oe_power_up = "low";
defparam \x_inv[29]~I .oe_register_mode = "none";
defparam \x_inv[29]~I .oe_sync_reset = "none";
defparam \x_inv[29]~I .operation_mode = "output";
defparam \x_inv[29]~I .output_async_reset = "none";
defparam \x_inv[29]~I .output_power_up = "low";
defparam \x_inv[29]~I .output_register_mode = "none";
defparam \x_inv[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[30]));
// synopsys translate_off
defparam \x_inv[30]~I .input_async_reset = "none";
defparam \x_inv[30]~I .input_power_up = "low";
defparam \x_inv[30]~I .input_register_mode = "none";
defparam \x_inv[30]~I .input_sync_reset = "none";
defparam \x_inv[30]~I .oe_async_reset = "none";
defparam \x_inv[30]~I .oe_power_up = "low";
defparam \x_inv[30]~I .oe_register_mode = "none";
defparam \x_inv[30]~I .oe_sync_reset = "none";
defparam \x_inv[30]~I .operation_mode = "output";
defparam \x_inv[30]~I .output_async_reset = "none";
defparam \x_inv[30]~I .output_power_up = "low";
defparam \x_inv[30]~I .output_register_mode = "none";
defparam \x_inv[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[31]));
// synopsys translate_off
defparam \x_inv[31]~I .input_async_reset = "none";
defparam \x_inv[31]~I .input_power_up = "low";
defparam \x_inv[31]~I .input_register_mode = "none";
defparam \x_inv[31]~I .input_sync_reset = "none";
defparam \x_inv[31]~I .oe_async_reset = "none";
defparam \x_inv[31]~I .oe_power_up = "low";
defparam \x_inv[31]~I .oe_register_mode = "none";
defparam \x_inv[31]~I .oe_sync_reset = "none";
defparam \x_inv[31]~I .operation_mode = "output";
defparam \x_inv[31]~I .output_async_reset = "none";
defparam \x_inv[31]~I .output_power_up = "low";
defparam \x_inv[31]~I .output_register_mode = "none";
defparam \x_inv[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[32]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[32]));
// synopsys translate_off
defparam \x_inv[32]~I .input_async_reset = "none";
defparam \x_inv[32]~I .input_power_up = "low";
defparam \x_inv[32]~I .input_register_mode = "none";
defparam \x_inv[32]~I .input_sync_reset = "none";
defparam \x_inv[32]~I .oe_async_reset = "none";
defparam \x_inv[32]~I .oe_power_up = "low";
defparam \x_inv[32]~I .oe_register_mode = "none";
defparam \x_inv[32]~I .oe_sync_reset = "none";
defparam \x_inv[32]~I .operation_mode = "output";
defparam \x_inv[32]~I .output_async_reset = "none";
defparam \x_inv[32]~I .output_power_up = "low";
defparam \x_inv[32]~I .output_register_mode = "none";
defparam \x_inv[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[33]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[33]));
// synopsys translate_off
defparam \x_inv[33]~I .input_async_reset = "none";
defparam \x_inv[33]~I .input_power_up = "low";
defparam \x_inv[33]~I .input_register_mode = "none";
defparam \x_inv[33]~I .input_sync_reset = "none";
defparam \x_inv[33]~I .oe_async_reset = "none";
defparam \x_inv[33]~I .oe_power_up = "low";
defparam \x_inv[33]~I .oe_register_mode = "none";
defparam \x_inv[33]~I .oe_sync_reset = "none";
defparam \x_inv[33]~I .operation_mode = "output";
defparam \x_inv[33]~I .output_async_reset = "none";
defparam \x_inv[33]~I .output_power_up = "low";
defparam \x_inv[33]~I .output_register_mode = "none";
defparam \x_inv[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[34]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[34]));
// synopsys translate_off
defparam \x_inv[34]~I .input_async_reset = "none";
defparam \x_inv[34]~I .input_power_up = "low";
defparam \x_inv[34]~I .input_register_mode = "none";
defparam \x_inv[34]~I .input_sync_reset = "none";
defparam \x_inv[34]~I .oe_async_reset = "none";
defparam \x_inv[34]~I .oe_power_up = "low";
defparam \x_inv[34]~I .oe_register_mode = "none";
defparam \x_inv[34]~I .oe_sync_reset = "none";
defparam \x_inv[34]~I .operation_mode = "output";
defparam \x_inv[34]~I .output_async_reset = "none";
defparam \x_inv[34]~I .output_power_up = "low";
defparam \x_inv[34]~I .output_register_mode = "none";
defparam \x_inv[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[35]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[35]));
// synopsys translate_off
defparam \x_inv[35]~I .input_async_reset = "none";
defparam \x_inv[35]~I .input_power_up = "low";
defparam \x_inv[35]~I .input_register_mode = "none";
defparam \x_inv[35]~I .input_sync_reset = "none";
defparam \x_inv[35]~I .oe_async_reset = "none";
defparam \x_inv[35]~I .oe_power_up = "low";
defparam \x_inv[35]~I .oe_register_mode = "none";
defparam \x_inv[35]~I .oe_sync_reset = "none";
defparam \x_inv[35]~I .operation_mode = "output";
defparam \x_inv[35]~I .output_async_reset = "none";
defparam \x_inv[35]~I .output_power_up = "low";
defparam \x_inv[35]~I .output_register_mode = "none";
defparam \x_inv[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[36]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[36]));
// synopsys translate_off
defparam \x_inv[36]~I .input_async_reset = "none";
defparam \x_inv[36]~I .input_power_up = "low";
defparam \x_inv[36]~I .input_register_mode = "none";
defparam \x_inv[36]~I .input_sync_reset = "none";
defparam \x_inv[36]~I .oe_async_reset = "none";
defparam \x_inv[36]~I .oe_power_up = "low";
defparam \x_inv[36]~I .oe_register_mode = "none";
defparam \x_inv[36]~I .oe_sync_reset = "none";
defparam \x_inv[36]~I .operation_mode = "output";
defparam \x_inv[36]~I .output_async_reset = "none";
defparam \x_inv[36]~I .output_power_up = "low";
defparam \x_inv[36]~I .output_register_mode = "none";
defparam \x_inv[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[37]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[37]));
// synopsys translate_off
defparam \x_inv[37]~I .input_async_reset = "none";
defparam \x_inv[37]~I .input_power_up = "low";
defparam \x_inv[37]~I .input_register_mode = "none";
defparam \x_inv[37]~I .input_sync_reset = "none";
defparam \x_inv[37]~I .oe_async_reset = "none";
defparam \x_inv[37]~I .oe_power_up = "low";
defparam \x_inv[37]~I .oe_register_mode = "none";
defparam \x_inv[37]~I .oe_sync_reset = "none";
defparam \x_inv[37]~I .operation_mode = "output";
defparam \x_inv[37]~I .output_async_reset = "none";
defparam \x_inv[37]~I .output_power_up = "low";
defparam \x_inv[37]~I .output_register_mode = "none";
defparam \x_inv[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[38]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[38]));
// synopsys translate_off
defparam \x_inv[38]~I .input_async_reset = "none";
defparam \x_inv[38]~I .input_power_up = "low";
defparam \x_inv[38]~I .input_register_mode = "none";
defparam \x_inv[38]~I .input_sync_reset = "none";
defparam \x_inv[38]~I .oe_async_reset = "none";
defparam \x_inv[38]~I .oe_power_up = "low";
defparam \x_inv[38]~I .oe_register_mode = "none";
defparam \x_inv[38]~I .oe_sync_reset = "none";
defparam \x_inv[38]~I .operation_mode = "output";
defparam \x_inv[38]~I .output_async_reset = "none";
defparam \x_inv[38]~I .output_power_up = "low";
defparam \x_inv[38]~I .output_register_mode = "none";
defparam \x_inv[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[39]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[39]));
// synopsys translate_off
defparam \x_inv[39]~I .input_async_reset = "none";
defparam \x_inv[39]~I .input_power_up = "low";
defparam \x_inv[39]~I .input_register_mode = "none";
defparam \x_inv[39]~I .input_sync_reset = "none";
defparam \x_inv[39]~I .oe_async_reset = "none";
defparam \x_inv[39]~I .oe_power_up = "low";
defparam \x_inv[39]~I .oe_register_mode = "none";
defparam \x_inv[39]~I .oe_sync_reset = "none";
defparam \x_inv[39]~I .operation_mode = "output";
defparam \x_inv[39]~I .output_async_reset = "none";
defparam \x_inv[39]~I .output_power_up = "low";
defparam \x_inv[39]~I .output_register_mode = "none";
defparam \x_inv[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[40]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[40]));
// synopsys translate_off
defparam \x_inv[40]~I .input_async_reset = "none";
defparam \x_inv[40]~I .input_power_up = "low";
defparam \x_inv[40]~I .input_register_mode = "none";
defparam \x_inv[40]~I .input_sync_reset = "none";
defparam \x_inv[40]~I .oe_async_reset = "none";
defparam \x_inv[40]~I .oe_power_up = "low";
defparam \x_inv[40]~I .oe_register_mode = "none";
defparam \x_inv[40]~I .oe_sync_reset = "none";
defparam \x_inv[40]~I .operation_mode = "output";
defparam \x_inv[40]~I .output_async_reset = "none";
defparam \x_inv[40]~I .output_power_up = "low";
defparam \x_inv[40]~I .output_register_mode = "none";
defparam \x_inv[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[41]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[41]));
// synopsys translate_off
defparam \x_inv[41]~I .input_async_reset = "none";
defparam \x_inv[41]~I .input_power_up = "low";
defparam \x_inv[41]~I .input_register_mode = "none";
defparam \x_inv[41]~I .input_sync_reset = "none";
defparam \x_inv[41]~I .oe_async_reset = "none";
defparam \x_inv[41]~I .oe_power_up = "low";
defparam \x_inv[41]~I .oe_register_mode = "none";
defparam \x_inv[41]~I .oe_sync_reset = "none";
defparam \x_inv[41]~I .operation_mode = "output";
defparam \x_inv[41]~I .output_async_reset = "none";
defparam \x_inv[41]~I .output_power_up = "low";
defparam \x_inv[41]~I .output_register_mode = "none";
defparam \x_inv[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[42]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[42]));
// synopsys translate_off
defparam \x_inv[42]~I .input_async_reset = "none";
defparam \x_inv[42]~I .input_power_up = "low";
defparam \x_inv[42]~I .input_register_mode = "none";
defparam \x_inv[42]~I .input_sync_reset = "none";
defparam \x_inv[42]~I .oe_async_reset = "none";
defparam \x_inv[42]~I .oe_power_up = "low";
defparam \x_inv[42]~I .oe_register_mode = "none";
defparam \x_inv[42]~I .oe_sync_reset = "none";
defparam \x_inv[42]~I .operation_mode = "output";
defparam \x_inv[42]~I .output_async_reset = "none";
defparam \x_inv[42]~I .output_power_up = "low";
defparam \x_inv[42]~I .output_register_mode = "none";
defparam \x_inv[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[43]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[43]));
// synopsys translate_off
defparam \x_inv[43]~I .input_async_reset = "none";
defparam \x_inv[43]~I .input_power_up = "low";
defparam \x_inv[43]~I .input_register_mode = "none";
defparam \x_inv[43]~I .input_sync_reset = "none";
defparam \x_inv[43]~I .oe_async_reset = "none";
defparam \x_inv[43]~I .oe_power_up = "low";
defparam \x_inv[43]~I .oe_register_mode = "none";
defparam \x_inv[43]~I .oe_sync_reset = "none";
defparam \x_inv[43]~I .operation_mode = "output";
defparam \x_inv[43]~I .output_async_reset = "none";
defparam \x_inv[43]~I .output_power_up = "low";
defparam \x_inv[43]~I .output_register_mode = "none";
defparam \x_inv[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[44]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[44]));
// synopsys translate_off
defparam \x_inv[44]~I .input_async_reset = "none";
defparam \x_inv[44]~I .input_power_up = "low";
defparam \x_inv[44]~I .input_register_mode = "none";
defparam \x_inv[44]~I .input_sync_reset = "none";
defparam \x_inv[44]~I .oe_async_reset = "none";
defparam \x_inv[44]~I .oe_power_up = "low";
defparam \x_inv[44]~I .oe_register_mode = "none";
defparam \x_inv[44]~I .oe_sync_reset = "none";
defparam \x_inv[44]~I .operation_mode = "output";
defparam \x_inv[44]~I .output_async_reset = "none";
defparam \x_inv[44]~I .output_power_up = "low";
defparam \x_inv[44]~I .output_register_mode = "none";
defparam \x_inv[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[45]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[45]));
// synopsys translate_off
defparam \x_inv[45]~I .input_async_reset = "none";
defparam \x_inv[45]~I .input_power_up = "low";
defparam \x_inv[45]~I .input_register_mode = "none";
defparam \x_inv[45]~I .input_sync_reset = "none";
defparam \x_inv[45]~I .oe_async_reset = "none";
defparam \x_inv[45]~I .oe_power_up = "low";
defparam \x_inv[45]~I .oe_register_mode = "none";
defparam \x_inv[45]~I .oe_sync_reset = "none";
defparam \x_inv[45]~I .operation_mode = "output";
defparam \x_inv[45]~I .output_async_reset = "none";
defparam \x_inv[45]~I .output_power_up = "low";
defparam \x_inv[45]~I .output_register_mode = "none";
defparam \x_inv[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[46]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[46]));
// synopsys translate_off
defparam \x_inv[46]~I .input_async_reset = "none";
defparam \x_inv[46]~I .input_power_up = "low";
defparam \x_inv[46]~I .input_register_mode = "none";
defparam \x_inv[46]~I .input_sync_reset = "none";
defparam \x_inv[46]~I .oe_async_reset = "none";
defparam \x_inv[46]~I .oe_power_up = "low";
defparam \x_inv[46]~I .oe_register_mode = "none";
defparam \x_inv[46]~I .oe_sync_reset = "none";
defparam \x_inv[46]~I .operation_mode = "output";
defparam \x_inv[46]~I .output_async_reset = "none";
defparam \x_inv[46]~I .output_power_up = "low";
defparam \x_inv[46]~I .output_register_mode = "none";
defparam \x_inv[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[47]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[47]));
// synopsys translate_off
defparam \x_inv[47]~I .input_async_reset = "none";
defparam \x_inv[47]~I .input_power_up = "low";
defparam \x_inv[47]~I .input_register_mode = "none";
defparam \x_inv[47]~I .input_sync_reset = "none";
defparam \x_inv[47]~I .oe_async_reset = "none";
defparam \x_inv[47]~I .oe_power_up = "low";
defparam \x_inv[47]~I .oe_register_mode = "none";
defparam \x_inv[47]~I .oe_sync_reset = "none";
defparam \x_inv[47]~I .operation_mode = "output";
defparam \x_inv[47]~I .output_async_reset = "none";
defparam \x_inv[47]~I .output_power_up = "low";
defparam \x_inv[47]~I .output_register_mode = "none";
defparam \x_inv[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[48]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[48]));
// synopsys translate_off
defparam \x_inv[48]~I .input_async_reset = "none";
defparam \x_inv[48]~I .input_power_up = "low";
defparam \x_inv[48]~I .input_register_mode = "none";
defparam \x_inv[48]~I .input_sync_reset = "none";
defparam \x_inv[48]~I .oe_async_reset = "none";
defparam \x_inv[48]~I .oe_power_up = "low";
defparam \x_inv[48]~I .oe_register_mode = "none";
defparam \x_inv[48]~I .oe_sync_reset = "none";
defparam \x_inv[48]~I .operation_mode = "output";
defparam \x_inv[48]~I .output_async_reset = "none";
defparam \x_inv[48]~I .output_power_up = "low";
defparam \x_inv[48]~I .output_register_mode = "none";
defparam \x_inv[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[49]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[49]));
// synopsys translate_off
defparam \x_inv[49]~I .input_async_reset = "none";
defparam \x_inv[49]~I .input_power_up = "low";
defparam \x_inv[49]~I .input_register_mode = "none";
defparam \x_inv[49]~I .input_sync_reset = "none";
defparam \x_inv[49]~I .oe_async_reset = "none";
defparam \x_inv[49]~I .oe_power_up = "low";
defparam \x_inv[49]~I .oe_register_mode = "none";
defparam \x_inv[49]~I .oe_sync_reset = "none";
defparam \x_inv[49]~I .operation_mode = "output";
defparam \x_inv[49]~I .output_async_reset = "none";
defparam \x_inv[49]~I .output_power_up = "low";
defparam \x_inv[49]~I .output_register_mode = "none";
defparam \x_inv[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[50]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[50]));
// synopsys translate_off
defparam \x_inv[50]~I .input_async_reset = "none";
defparam \x_inv[50]~I .input_power_up = "low";
defparam \x_inv[50]~I .input_register_mode = "none";
defparam \x_inv[50]~I .input_sync_reset = "none";
defparam \x_inv[50]~I .oe_async_reset = "none";
defparam \x_inv[50]~I .oe_power_up = "low";
defparam \x_inv[50]~I .oe_register_mode = "none";
defparam \x_inv[50]~I .oe_sync_reset = "none";
defparam \x_inv[50]~I .operation_mode = "output";
defparam \x_inv[50]~I .output_async_reset = "none";
defparam \x_inv[50]~I .output_power_up = "low";
defparam \x_inv[50]~I .output_register_mode = "none";
defparam \x_inv[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[51]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[51]));
// synopsys translate_off
defparam \x_inv[51]~I .input_async_reset = "none";
defparam \x_inv[51]~I .input_power_up = "low";
defparam \x_inv[51]~I .input_register_mode = "none";
defparam \x_inv[51]~I .input_sync_reset = "none";
defparam \x_inv[51]~I .oe_async_reset = "none";
defparam \x_inv[51]~I .oe_power_up = "low";
defparam \x_inv[51]~I .oe_register_mode = "none";
defparam \x_inv[51]~I .oe_sync_reset = "none";
defparam \x_inv[51]~I .operation_mode = "output";
defparam \x_inv[51]~I .output_async_reset = "none";
defparam \x_inv[51]~I .output_power_up = "low";
defparam \x_inv[51]~I .output_register_mode = "none";
defparam \x_inv[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[52]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[52]));
// synopsys translate_off
defparam \x_inv[52]~I .input_async_reset = "none";
defparam \x_inv[52]~I .input_power_up = "low";
defparam \x_inv[52]~I .input_register_mode = "none";
defparam \x_inv[52]~I .input_sync_reset = "none";
defparam \x_inv[52]~I .oe_async_reset = "none";
defparam \x_inv[52]~I .oe_power_up = "low";
defparam \x_inv[52]~I .oe_register_mode = "none";
defparam \x_inv[52]~I .oe_sync_reset = "none";
defparam \x_inv[52]~I .operation_mode = "output";
defparam \x_inv[52]~I .output_async_reset = "none";
defparam \x_inv[52]~I .output_power_up = "low";
defparam \x_inv[52]~I .output_register_mode = "none";
defparam \x_inv[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[53]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[53]));
// synopsys translate_off
defparam \x_inv[53]~I .input_async_reset = "none";
defparam \x_inv[53]~I .input_power_up = "low";
defparam \x_inv[53]~I .input_register_mode = "none";
defparam \x_inv[53]~I .input_sync_reset = "none";
defparam \x_inv[53]~I .oe_async_reset = "none";
defparam \x_inv[53]~I .oe_power_up = "low";
defparam \x_inv[53]~I .oe_register_mode = "none";
defparam \x_inv[53]~I .oe_sync_reset = "none";
defparam \x_inv[53]~I .operation_mode = "output";
defparam \x_inv[53]~I .output_async_reset = "none";
defparam \x_inv[53]~I .output_power_up = "low";
defparam \x_inv[53]~I .output_register_mode = "none";
defparam \x_inv[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[54]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[54]));
// synopsys translate_off
defparam \x_inv[54]~I .input_async_reset = "none";
defparam \x_inv[54]~I .input_power_up = "low";
defparam \x_inv[54]~I .input_register_mode = "none";
defparam \x_inv[54]~I .input_sync_reset = "none";
defparam \x_inv[54]~I .oe_async_reset = "none";
defparam \x_inv[54]~I .oe_power_up = "low";
defparam \x_inv[54]~I .oe_register_mode = "none";
defparam \x_inv[54]~I .oe_sync_reset = "none";
defparam \x_inv[54]~I .operation_mode = "output";
defparam \x_inv[54]~I .output_async_reset = "none";
defparam \x_inv[54]~I .output_power_up = "low";
defparam \x_inv[54]~I .output_register_mode = "none";
defparam \x_inv[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[55]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[55]));
// synopsys translate_off
defparam \x_inv[55]~I .input_async_reset = "none";
defparam \x_inv[55]~I .input_power_up = "low";
defparam \x_inv[55]~I .input_register_mode = "none";
defparam \x_inv[55]~I .input_sync_reset = "none";
defparam \x_inv[55]~I .oe_async_reset = "none";
defparam \x_inv[55]~I .oe_power_up = "low";
defparam \x_inv[55]~I .oe_register_mode = "none";
defparam \x_inv[55]~I .oe_sync_reset = "none";
defparam \x_inv[55]~I .operation_mode = "output";
defparam \x_inv[55]~I .output_async_reset = "none";
defparam \x_inv[55]~I .output_power_up = "low";
defparam \x_inv[55]~I .output_register_mode = "none";
defparam \x_inv[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[56]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[56]));
// synopsys translate_off
defparam \x_inv[56]~I .input_async_reset = "none";
defparam \x_inv[56]~I .input_power_up = "low";
defparam \x_inv[56]~I .input_register_mode = "none";
defparam \x_inv[56]~I .input_sync_reset = "none";
defparam \x_inv[56]~I .oe_async_reset = "none";
defparam \x_inv[56]~I .oe_power_up = "low";
defparam \x_inv[56]~I .oe_register_mode = "none";
defparam \x_inv[56]~I .oe_sync_reset = "none";
defparam \x_inv[56]~I .operation_mode = "output";
defparam \x_inv[56]~I .output_async_reset = "none";
defparam \x_inv[56]~I .output_power_up = "low";
defparam \x_inv[56]~I .output_register_mode = "none";
defparam \x_inv[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[57]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[57]));
// synopsys translate_off
defparam \x_inv[57]~I .input_async_reset = "none";
defparam \x_inv[57]~I .input_power_up = "low";
defparam \x_inv[57]~I .input_register_mode = "none";
defparam \x_inv[57]~I .input_sync_reset = "none";
defparam \x_inv[57]~I .oe_async_reset = "none";
defparam \x_inv[57]~I .oe_power_up = "low";
defparam \x_inv[57]~I .oe_register_mode = "none";
defparam \x_inv[57]~I .oe_sync_reset = "none";
defparam \x_inv[57]~I .operation_mode = "output";
defparam \x_inv[57]~I .output_async_reset = "none";
defparam \x_inv[57]~I .output_power_up = "low";
defparam \x_inv[57]~I .output_register_mode = "none";
defparam \x_inv[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[58]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[58]));
// synopsys translate_off
defparam \x_inv[58]~I .input_async_reset = "none";
defparam \x_inv[58]~I .input_power_up = "low";
defparam \x_inv[58]~I .input_register_mode = "none";
defparam \x_inv[58]~I .input_sync_reset = "none";
defparam \x_inv[58]~I .oe_async_reset = "none";
defparam \x_inv[58]~I .oe_power_up = "low";
defparam \x_inv[58]~I .oe_register_mode = "none";
defparam \x_inv[58]~I .oe_sync_reset = "none";
defparam \x_inv[58]~I .operation_mode = "output";
defparam \x_inv[58]~I .output_async_reset = "none";
defparam \x_inv[58]~I .output_power_up = "low";
defparam \x_inv[58]~I .output_register_mode = "none";
defparam \x_inv[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[59]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[59]));
// synopsys translate_off
defparam \x_inv[59]~I .input_async_reset = "none";
defparam \x_inv[59]~I .input_power_up = "low";
defparam \x_inv[59]~I .input_register_mode = "none";
defparam \x_inv[59]~I .input_sync_reset = "none";
defparam \x_inv[59]~I .oe_async_reset = "none";
defparam \x_inv[59]~I .oe_power_up = "low";
defparam \x_inv[59]~I .oe_register_mode = "none";
defparam \x_inv[59]~I .oe_sync_reset = "none";
defparam \x_inv[59]~I .operation_mode = "output";
defparam \x_inv[59]~I .output_async_reset = "none";
defparam \x_inv[59]~I .output_power_up = "low";
defparam \x_inv[59]~I .output_register_mode = "none";
defparam \x_inv[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[60]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[60]));
// synopsys translate_off
defparam \x_inv[60]~I .input_async_reset = "none";
defparam \x_inv[60]~I .input_power_up = "low";
defparam \x_inv[60]~I .input_register_mode = "none";
defparam \x_inv[60]~I .input_sync_reset = "none";
defparam \x_inv[60]~I .oe_async_reset = "none";
defparam \x_inv[60]~I .oe_power_up = "low";
defparam \x_inv[60]~I .oe_register_mode = "none";
defparam \x_inv[60]~I .oe_sync_reset = "none";
defparam \x_inv[60]~I .operation_mode = "output";
defparam \x_inv[60]~I .output_async_reset = "none";
defparam \x_inv[60]~I .output_power_up = "low";
defparam \x_inv[60]~I .output_register_mode = "none";
defparam \x_inv[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[61]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[61]));
// synopsys translate_off
defparam \x_inv[61]~I .input_async_reset = "none";
defparam \x_inv[61]~I .input_power_up = "low";
defparam \x_inv[61]~I .input_register_mode = "none";
defparam \x_inv[61]~I .input_sync_reset = "none";
defparam \x_inv[61]~I .oe_async_reset = "none";
defparam \x_inv[61]~I .oe_power_up = "low";
defparam \x_inv[61]~I .oe_register_mode = "none";
defparam \x_inv[61]~I .oe_sync_reset = "none";
defparam \x_inv[61]~I .operation_mode = "output";
defparam \x_inv[61]~I .output_async_reset = "none";
defparam \x_inv[61]~I .output_power_up = "low";
defparam \x_inv[61]~I .output_register_mode = "none";
defparam \x_inv[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[62]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[62]));
// synopsys translate_off
defparam \x_inv[62]~I .input_async_reset = "none";
defparam \x_inv[62]~I .input_power_up = "low";
defparam \x_inv[62]~I .input_register_mode = "none";
defparam \x_inv[62]~I .input_sync_reset = "none";
defparam \x_inv[62]~I .oe_async_reset = "none";
defparam \x_inv[62]~I .oe_power_up = "low";
defparam \x_inv[62]~I .oe_register_mode = "none";
defparam \x_inv[62]~I .oe_sync_reset = "none";
defparam \x_inv[62]~I .operation_mode = "output";
defparam \x_inv[62]~I .output_async_reset = "none";
defparam \x_inv[62]~I .output_power_up = "low";
defparam \x_inv[62]~I .output_register_mode = "none";
defparam \x_inv[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x_inv[63]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x_inv[63]));
// synopsys translate_off
defparam \x_inv[63]~I .input_async_reset = "none";
defparam \x_inv[63]~I .input_power_up = "low";
defparam \x_inv[63]~I .input_register_mode = "none";
defparam \x_inv[63]~I .input_sync_reset = "none";
defparam \x_inv[63]~I .oe_async_reset = "none";
defparam \x_inv[63]~I .oe_power_up = "low";
defparam \x_inv[63]~I .oe_register_mode = "none";
defparam \x_inv[63]~I .oe_sync_reset = "none";
defparam \x_inv[63]~I .operation_mode = "output";
defparam \x_inv[63]~I .output_async_reset = "none";
defparam \x_inv[63]~I .output_power_up = "low";
defparam \x_inv[63]~I .output_register_mode = "none";
defparam \x_inv[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ack~I (
	.datain(\cont2|ack~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ack));
// synopsys translate_off
defparam \ack~I .input_async_reset = "none";
defparam \ack~I .input_power_up = "low";
defparam \ack~I .input_register_mode = "none";
defparam \ack~I .input_sync_reset = "none";
defparam \ack~I .oe_async_reset = "none";
defparam \ack~I .oe_power_up = "low";
defparam \ack~I .oe_register_mode = "none";
defparam \ack~I .oe_sync_reset = "none";
defparam \ack~I .operation_mode = "output";
defparam \ack~I .output_async_reset = "none";
defparam \ack~I .output_power_up = "low";
defparam \ack~I .output_register_mode = "none";
defparam \ack~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
