$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 % judge $end
  $var wire  1 ' overflow $end
  $var wire  8 & result [7:0] $end
  $var wire  8 # x [7:0] $end
  $var wire  8 $ y [7:0] $end
  $scope module amALU $end
   $var wire  1 % judge $end
   $var wire  1 ' overflow $end
   $var wire  8 & result [7:0] $end
   $var wire  8 # x [7:0] $end
   $var wire  8 $ y [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000010 #
b00000001 $
0%
b00000011 &
0'
#2
b00001000 $
b00001010 &
#3
b01111111 $
b10000001 &
1'
#4
b00001000 #
b00000001 $
1%
b00000111 &
0'
#5
b00010000 $
b11111000 &
1'
#6
