<dec f='tvm/src/te/schedule/message_passing.h' l='61' type='void tvm::te::PassUpIndex(const tvm::te::Stage &amp; stage, const Map&lt;tvm::tir::IterVar, tvm::Range&gt; &amp; dom_map, std::unordered_map&lt;IterVar, PrimExpr&gt; * p_state, bool allow_missing = false)'/>
<doc f='tvm/src/te/schedule/message_passing.h' l='52'>/*!
 * \param Upward inference of index of each IterVar.
 *  given index assignement of the leaves,
 *
 * \param stage The stage to operate on.
 * \param dom_map The domain map of each iteration variable&apos;s domain.
 * \param p_state The index state of each IterVar.
 * \param allow_missing Whether allow missing value.
 */</doc>
<use f='tvm/src/te/operation/op_utils.cc' l='206' u='c' c='_ZN3tvm2te12MakeLoopNestERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_S7_EEEmbRKSt13unordered9689248'/>
<def f='tvm/src/te/schedule/message_passing.cc' l='216' ll='298' type='void tvm::te::PassUpIndex(const tvm::te::Stage &amp; stage, const Map&lt;tvm::tir::IterVar, tvm::Range&gt; &amp; dom_map, std::unordered_map&lt;IterVar, PrimExpr&gt; * p_state, bool allow_missing = false)'/>
<use f='tvm/src/te/schedule/schedule_dataflow_rewrite.cc' l='233' u='c' c='_ZN3tvm2te18PrepareAxisMappingENS0_5StageEPT_PSt13unordered_setINS_3tir7IterVarESt4hashIS6_ESt8equal_toIS6_ESaIS6_EEPNS_7runtime5ArrayIS6_vEEPSt13unor13054347'/>
<use f='tvm/src/te/schedule/schedule_dataflow_rewrite.cc' l='807' u='c' c='_ZN3tvm2te8Schedule7rfactorERKNS0_6TensorERKNS_3tir7IterVarEi'/>
