** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=6e-6 W=13e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=37e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=3e-6 W=16e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=7e-6 W=170e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=6e-6 W=70e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=6e-6 W=592e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=6e-6 W=12e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=6e-6 W=25e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=6e-6 W=12e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=6e-6 W=10e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=9e-6 W=32e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=4e-6 W=211e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=3e-6 W=12e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=7e-6 W=467e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=3e-6 W=12e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=7e-6 W=7e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=7e-6 W=7e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 90 dB
** Power consumption: 2.96601 mW
** Area: 10546 (mu_m)^2
** Transit frequency: 3.50501 MHz
** Transit frequency with error factor: 3.50399 MHz
** Slew rate: 3.30358 V/mu_s
** Phase margin: 72.7657Â°
** CMRR: 100 dB
** negPSRR: 100 dB
** posPSRR: 95 dB
** VoutMax: 4.31001 V
** VoutMin: 0.230001 V
** VcmMax: 4.94001 V
** VcmMin: 1.35001 V


** Expected Currents: 
** NormalTransistorNmos: 18.9591 muA
** NormalTransistorNmos: 54.1501 muA
** NormalTransistorPmos: -53.1059 muA
** NormalTransistorPmos: -3.81099 muA
** NormalTransistorPmos: -3.81199 muA
** NormalTransistorPmos: -3.81099 muA
** NormalTransistorPmos: -3.81199 muA
** NormalTransistorNmos: 7.61901 muA
** NormalTransistorNmos: 7.61801 muA
** NormalTransistorNmos: 3.81001 muA
** NormalTransistorNmos: 3.81001 muA
** NormalTransistorNmos: 449.391 muA
** NormalTransistorPmos: -449.39 muA
** DiodeTransistorNmos: 53.1051 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -18.9599 muA
** DiodeTransistorPmos: -54.1509 muA


** Expected Voltages: 
** ibias: 0.638001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.74901  V
** outVoltageBiasXXnXX1: 0.797001  V
** outVoltageBiasXXpXX0: 4.22601  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.97201  V
** innerStageBias: 0.233001  V
** innerTransistorStack1Load1: 4.48001  V
** innerTransistorStack2Load1: 4.48001  V
** sourceTransconductance: 1.94501  V


.END