vhdl xil_defaultlib  \
"../../../../TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_intc_0_0/sim/TDC_OVERLAY_axi_intc_0_0.vhd" \
"../../../../TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_rst_ps7_0_100M_0/sim/TDC_OVERLAY_rst_ps7_0_100M_0.vhd" \
"../../../../TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_0_0/sim/TDC_OVERLAY_axi_gpio_0_0.vhd" \
"../../../../TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ipshared/8a5c/sim/TCH_TDC_OV_CH0_EDGE_0.vhd" \
"../../../../TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ipshared/8a5c/sim/TCH_TDC_OV_Edge_Detect_0_0.vhd" \
"../../../../TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ipshared/8a5c/sim/TCH_TDC_OV_DIG_TIMER_0_0.vhd" \
"../../../../TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ipshared/8a5c/src/Edge_Detect.vhd" \
"../../../../TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ipshared/8a5c/src/DIG_TIMER.vhd" \
"../../../../TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ipshared/8a5c/sim/TCH_TDC_OV.vhd" \
"../../../../TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ipshared/8a5c/src/TCH_TDC_OV_wrapper.vhd" \
"../../../../TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ipshared/8a5c/src/TDC_CONTROLLER.vhd" \
"../../../../TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_TCH_TDC_OV_wrapper_0_0/sim/TDC_OVERLAY_TCH_TDC_OV_wrapper_0_0.vhd" \
"../../../../TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/sim/TDC_OVERLAY.vhd" \

nosort
