#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Mar  7 14:41:24 2025
# Process ID: 8952
# Current directory: D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13244 D:\FPGA_Learning_Journey\Pro\OV5640_ETH_udp___\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 954.109 ; gain = 226.578
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {25} CONFIG.MMCM_CLKOUT2_DIVIDE {40} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {236.428} CONFIG.CLKOUT3_PHASE_ERROR {164.985}] [get_ips pll]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll'...
catch { config_ip_cache -export [get_ips -all pll] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xci] -no_script -sync -force -quiet
reset_run pll_synth_1
launch_runs -jobs 12 pll_synth_1
[Fri Mar  7 15:09:41 2025] Launched pll_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/pll_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xci] -directory D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci' is already up-to-date
[Fri Mar  7 15:10:37 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/synth_1/runme.log
[Fri Mar  7 15:10:37 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_1' at location 'uuid_3B505A030738513C98471D25F5B1F848' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
save_wave_config {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw_manager
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: ov5640_eth_udp
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
WARNING: [Synth 8-2507] parameter declaration becomes local in i2c_ctrl with formal parameter declaration list [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:37]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2c_ctrl with formal parameter declaration list [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:39]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2c_ctrl with formal parameter declaration list [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2933.109 ; gain = 226.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov5640_eth_udp' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:1]
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter HIGHT bound to: 480 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:35]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:36]
INFO: [Synth 8-6157] synthesizing module 'pll' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/.Xil/Vivado-8952-DESKTOP-I8GGJRG/realtime/pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll' (1#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/.Xil/Vivado-8952-DESKTOP-I8GGJRG/realtime/pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ov5640_top' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/ov5640_top.v:3]
	Parameter SLAVE_ADDR bound to: 7'b0111100 
	Parameter BIT_CTRL bound to: 1'b1 
	Parameter CLK_FREQ bound to: 26'b01011111010111100001000000 
	Parameter I2C_FREQ bound to: 18'b111101000010010000 
INFO: [Synth 8-6157] synthesizing module 'i2c_ctrl' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:10]
	Parameter DEVICE_ADDR bound to: 7'b0111100 
	Parameter SYS_CLK_FREQ bound to: 26'b01011111010111100001000000 
	Parameter SCL_FREQ bound to: 18'b111101000010010000 
	Parameter CNT_CLK_MAX bound to: 26'b00000000000000000000001100 
	Parameter CNT_START_MAX bound to: 8'b01100100 
	Parameter IDLE bound to: 4'b0000 
	Parameter START_1 bound to: 4'b0001 
	Parameter SEND_D_ADDR bound to: 4'b0010 
	Parameter ACK_1 bound to: 4'b0011 
	Parameter SEND_B_ADDR_H bound to: 4'b0100 
	Parameter ACK_2 bound to: 4'b0101 
	Parameter SEND_B_ADDR_L bound to: 4'b0110 
	Parameter ACK_3 bound to: 4'b0111 
	Parameter WR_DATA bound to: 4'b1000 
	Parameter ACK_4 bound to: 4'b1001 
	Parameter START_2 bound to: 4'b1010 
	Parameter SEND_RD_ADDR bound to: 4'b1011 
	Parameter ACK_5 bound to: 4'b1100 
	Parameter RD_DATA bound to: 4'b1101 
	Parameter N_ACK bound to: 4'b1110 
	Parameter STOP bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:124]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:236]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:260]
INFO: [Synth 8-6155] done synthesizing module 'i2c_ctrl' (2#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:10]
INFO: [Synth 8-6157] synthesizing module 'ov5640_cfg' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/ov5640_cfg.v:3]
	Parameter REG_NUM bound to: 8'b11111011 
	Parameter CNT_WAIT_MAX bound to: 15'b100111000100000 
INFO: [Synth 8-6155] done synthesizing module 'ov5640_cfg' (3#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/ov5640_cfg.v:3]
INFO: [Synth 8-6157] synthesizing module 'ov5640_data' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/ov5640_data.v:3]
	Parameter PIC_WAIT bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'ov5640_data' (4#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/ov5640_data.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_top' (5#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/ov5640_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'eth_udp_send' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:1]
	Parameter data_length bound to: 15'b000010100000010 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:32]
INFO: [Synth 8-6157] synthesizing module 'eth_udp_tx_gmii' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_tx_gmii.v:2]
	Parameter ETH_type bound to: 16'b0000100000000000 
	Parameter IP_ver bound to: 4'b0100 
	Parameter IP_hdr_len bound to: 4'b0101 
	Parameter IP_tos bound to: 8'b00000000 
	Parameter IP_id bound to: 16'b0000000000000000 
	Parameter IP_rsv bound to: 1'b0 
	Parameter IP_df bound to: 1'b0 
	Parameter IP_mf bound to: 1'b0 
	Parameter IP_frag_offset bound to: 13'b0000000000000 
	Parameter IP_ttl bound to: 8'b01000000 
	Parameter IP_protocol bound to: 8'b00010001 
	Parameter IDLE bound to: 9'b000000001 
	Parameter TX_PREAMBLE bound to: 9'b000000010 
	Parameter TX_ETH_HEADER bound to: 9'b000000100 
	Parameter TX_IP_HEADER bound to: 9'b000001000 
	Parameter TX_UDP_HEADER bound to: 9'b000010000 
	Parameter TX_DATA bound to: 9'b000100000 
	Parameter TX_FILL_DATA bound to: 9'b001000000 
	Parameter TX_CRC bound to: 9'b010000000 
	Parameter TX_DLY bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'ip_checksum' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/ip_checksum.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ip_checksum' (6#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/ip_checksum.v:2]
INFO: [Synth 8-6157] synthesizing module 'CRC32_d8' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/crc32_d8.v:2]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CRC32_d8' (7#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/crc32_d8.v:2]
INFO: [Synth 8-6155] done synthesizing module 'eth_udp_tx_gmii' (8#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_tx_gmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'eth_dcfifo' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/.Xil/Vivado-8952-DESKTOP-I8GGJRG/realtime/eth_dcfifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_dcfifo' (9#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/.Xil/Vivado-8952-DESKTOP-I8GGJRG/realtime/eth_dcfifo_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'rd_data_count' does not match port width (13) of module 'eth_dcfifo' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:101]
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/gmii_to_rgmii.v:1]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (10#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (11#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/gmii_to_rgmii.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'eth_udp_tx_gmii_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'eth_dcfifor_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:90]
INFO: [Synth 8-6155] done synthesizing module 'eth_udp_send' (12#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ov5640_top_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:77]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'eth_udp_send_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v-1.7 with 1st driver pin 'ov5640_eth_udp:/eth_udp_send_inst/phy_rst_n' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v-1.7 with 2nd driver pin 'VCC' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:1]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v-1.7 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_eth_udp' (13#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:1]
WARNING: [Synth 8-3917] design ov5640_eth_udp has port phy_rst_n driven by constant 1
WARNING: [Synth 8-3917] design ov5640_eth_udp has port ov5640_pwdn driven by constant 0
WARNING: [Synth 8-3917] design ov5640_eth_udp has port ov5640_rst_n driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2987.340 ; gain = 280.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3006.250 ; gain = 299.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3006.250 ; gain = 299.164
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.dcp' for cell 'pll'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.dcp' for cell 'eth_udp_send_inst/eth_dcfifor_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3018.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 10 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov5640_eth_udp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov5640_eth_udp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/constrs_1/new/udp.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/constrs_1/new/udp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/constrs_1/new/udp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov5640_eth_udp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov5640_eth_udp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_clocks.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_clocks.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov5640_eth_udp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov5640_eth_udp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov5640_eth_udp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov5640_eth_udp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3105.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3127.000 ; gain = 419.914
59 Infos, 7 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3127.000 ; gain = 567.293
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.dcp' for cell 'pll'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.dcp' for cell 'eth_udp_send_inst/eth_dcfifor_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3140.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3582.949 ; gain = 441.871
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/constrs_1/new/udp.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/constrs_1/new/udp.xdc]
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_clocks.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_clocks.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3582.949 ; gain = 442.168
delete_debug_core [get_debug_cores {u_ila_0 }]
delete_debug_core [get_debug_cores {u_ila_1 }]
save_constraints
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list ov5640_pclk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list pll/inst/clk_out2 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ov5640_data_out[0]} {ov5640_data_out[1]} {ov5640_data_out[2]} {ov5640_data_out[3]} {ov5640_data_out[4]} {ov5640_data_out[5]} {ov5640_data_out[6]} {ov5640_data_out[7]} {ov5640_data_out[8]} {ov5640_data_out[9]} {ov5640_data_out[10]} {ov5640_data_out[11]} {ov5640_data_out[12]} {ov5640_data_out[13]} {ov5640_data_out[14]} {ov5640_data_out[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list ov5640_wr_en ]]
set_property port_width 14 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {eth_udp_send_inst/rd_data_count[0]} {eth_udp_send_inst/rd_data_count[1]} {eth_udp_send_inst/rd_data_count[2]} {eth_udp_send_inst/rd_data_count[3]} {eth_udp_send_inst/rd_data_count[4]} {eth_udp_send_inst/rd_data_count[5]} {eth_udp_send_inst/rd_data_count[6]} {eth_udp_send_inst/rd_data_count[7]} {eth_udp_send_inst/rd_data_count[8]} {eth_udp_send_inst/rd_data_count[9]} {eth_udp_send_inst/rd_data_count[10]} {eth_udp_send_inst/rd_data_count[11]} {eth_udp_send_inst/rd_data_count[12]} {eth_udp_send_inst/rd_data_count[13]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {eth_udp_send_inst/payload_dat_i[0]} {eth_udp_send_inst/payload_dat_i[1]} {eth_udp_send_inst/payload_dat_i[2]} {eth_udp_send_inst/payload_dat_i[3]} {eth_udp_send_inst/payload_dat_i[4]} {eth_udp_send_inst/payload_dat_i[5]} {eth_udp_send_inst/payload_dat_i[6]} {eth_udp_send_inst/payload_dat_i[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list eth_udp_send_inst/payload_req_o ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list eth_udp_send_inst/sending_flag ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list eth_udp_send_inst/tx_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list eth_udp_send_inst/tx_en_pulse ]]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  7 17:34:56 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/synth_1/runme.log
[Fri Mar  7 17:34:56 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.dcp' for cell 'pll'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.dcp' for cell 'eth_udp_send_inst/eth_dcfifor_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3598.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc:57]
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/constrs_1/new/udp.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/constrs_1/new/udp.xdc]
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_clocks.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_clocks.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3708.031 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_1' at location 'uuid_3B505A030738513C98471D25F5B1F848' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
save_wave_config {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 17:56:41 2025...
