<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2402" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2402{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_2402{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_2402{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_2402{left:85px;bottom:1039px;letter-spacing:-0.11px;}
#t5_2402{left:474px;bottom:1039px;letter-spacing:-0.13px;}
#t6_2402{left:85px;bottom:1014px;letter-spacing:-0.11px;}
#t7_2402{left:474px;bottom:1014px;letter-spacing:-0.15px;}
#t8_2402{left:545px;bottom:1021px;}
#t9_2402{left:557px;bottom:1014px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ta_2402{left:85px;bottom:990px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb_2402{left:474px;bottom:990px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tc_2402{left:546px;bottom:997px;}
#td_2402{left:557px;bottom:990px;letter-spacing:-0.12px;}
#te_2402{left:75px;bottom:965px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tf_2402{left:85px;bottom:941px;letter-spacing:-0.12px;}
#tg_2402{left:474px;bottom:941px;letter-spacing:-0.13px;word-spacing:0.01px;}
#th_2402{left:85px;bottom:917px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_2402{left:474px;bottom:917px;letter-spacing:-0.12px;}
#tj_2402{left:75px;bottom:871px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tk_2402{left:87px;bottom:846px;letter-spacing:-0.11px;}
#tl_2402{left:474px;bottom:846px;letter-spacing:-0.13px;}
#tm_2402{left:87px;bottom:822px;letter-spacing:-0.13px;}
#tn_2402{left:474px;bottom:822px;letter-spacing:-0.13px;word-spacing:0.01px;}
#to_2402{left:474px;bottom:805px;letter-spacing:-0.13px;}
#tp_2402{left:87px;bottom:781px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tq_2402{left:474px;bottom:781px;letter-spacing:-0.12px;}
#tr_2402{left:87px;bottom:756px;letter-spacing:-0.13px;}
#ts_2402{left:474px;bottom:756px;letter-spacing:-0.13px;}
#tt_2402{left:75px;bottom:732px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tu_2402{left:85px;bottom:707px;letter-spacing:-0.12px;}
#tv_2402{left:474px;bottom:707px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tw_2402{left:654px;bottom:714px;}
#tx_2402{left:664px;bottom:707px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ty_2402{left:85px;bottom:683px;letter-spacing:-0.12px;}
#tz_2402{left:474px;bottom:683px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t10_2402{left:654px;bottom:690px;}
#t11_2402{left:664px;bottom:683px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_2402{left:75px;bottom:658px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t13_2402{left:474px;bottom:658px;letter-spacing:-0.14px;}
#t14_2402{left:75px;bottom:634px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t15_2402{left:87px;bottom:609px;letter-spacing:-0.12px;}
#t16_2402{left:474px;bottom:609px;letter-spacing:-0.13px;}
#t17_2402{left:731px;bottom:616px;}
#t18_2402{left:741px;bottom:609px;letter-spacing:-0.11px;}
#t19_2402{left:87px;bottom:585px;letter-spacing:-0.12px;}
#t1a_2402{left:474px;bottom:585px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1b_2402{left:731px;bottom:592px;}
#t1c_2402{left:741px;bottom:585px;letter-spacing:-0.13px;}
#t1d_2402{left:75px;bottom:561px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1e_2402{left:474px;bottom:561px;letter-spacing:-0.13px;}
#t1f_2402{left:731px;bottom:567px;}
#t1g_2402{left:741px;bottom:561px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1h_2402{left:75px;bottom:536px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1i_2402{left:87px;bottom:512px;letter-spacing:-0.12px;}
#t1j_2402{left:474px;bottom:512px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_2402{left:731px;bottom:518px;}
#t1l_2402{left:741px;bottom:512px;letter-spacing:-0.11px;}
#t1m_2402{left:87px;bottom:487px;letter-spacing:-0.12px;}
#t1n_2402{left:474px;bottom:487px;letter-spacing:-0.13px;}
#t1o_2402{left:731px;bottom:494px;}
#t1p_2402{left:741px;bottom:487px;letter-spacing:-0.13px;}
#t1q_2402{left:75px;bottom:463px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1r_2402{left:474px;bottom:463px;letter-spacing:-0.13px;}
#t1s_2402{left:731px;bottom:470px;}
#t1t_2402{left:741px;bottom:463px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1u_2402{left:75px;bottom:438px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_2402{left:87px;bottom:414px;letter-spacing:-0.11px;}
#t1w_2402{left:474px;bottom:414px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_2402{left:85px;bottom:389px;letter-spacing:-0.13px;}
#t1y_2402{left:474px;bottom:389px;letter-spacing:-0.13px;}
#t1z_2402{left:75px;bottom:365px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t20_2402{left:85px;bottom:341px;letter-spacing:-0.11px;}
#t21_2402{left:474px;bottom:341px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_2402{left:85px;bottom:316px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t23_2402{left:474px;bottom:316px;letter-spacing:-0.13px;}
#t24_2402{left:75px;bottom:292px;letter-spacing:-0.14px;word-spacing:0.07px;}
#t25_2402{left:474px;bottom:292px;letter-spacing:-0.14px;}
#t26_2402{left:75px;bottom:267px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t27_2402{left:85px;bottom:243px;letter-spacing:-0.12px;}
#t28_2402{left:474px;bottom:243px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t29_2402{left:97px;bottom:218px;letter-spacing:-0.11px;}
#t2a_2402{left:474px;bottom:218px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2b_2402{left:75px;bottom:194px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2c_2402{left:87px;bottom:169px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t2d_2402{left:135px;bottom:169px;}
#t2e_2402{left:150px;bottom:169px;letter-spacing:-0.11px;}
#t2f_2402{left:474px;bottom:169px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2g_2402{left:87px;bottom:145px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t2h_2402{left:135px;bottom:145px;}
#t2i_2402{left:151px;bottom:145px;letter-spacing:-0.11px;}
#t2j_2402{left:474px;bottom:145px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2k_2402{left:75px;bottom:121px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2l_2402{left:155px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2m_2402{left:241px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#t2n_2402{left:198px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t2o_2402{left:631px;bottom:1063px;letter-spacing:-0.14px;}

.s1_2402{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2402{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2402{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s4_2402{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s5_2402{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s6_2402{font-size:14px;font-family:Verdana_5kr;color:#000;}
.s7_2402{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2402" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5kr;
	src: url("fonts/Verdana_5kr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2402Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2402" style="-webkit-user-select: none;"><object width="935" height="1210" data="2402/2402.svg" type="image/svg+xml" id="pdf2402" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2402" class="t s1_2402">B-24 </span><span id="t2_2402" class="t s1_2402">Vol. 2D </span>
<span id="t3_2402" class="t s2_2402">INSTRUCTION FORMATS AND ENCODINGS </span>
<span id="t4_2402" class="t s3_2402">direct </span><span id="t5_2402" class="t s3_2402">1110 1001 : displacement32 </span>
<span id="t6_2402" class="t s3_2402">register indirect </span><span id="t7_2402" class="t s3_2402">0100 W00B </span>
<span id="t8_2402" class="t s4_2402">w </span>
<span id="t9_2402" class="t s3_2402">: 1111 1111 : 11 100 reg </span>
<span id="ta_2402" class="t s3_2402">memory indirect </span><span id="tb_2402" class="t s3_2402">0100 W0XB </span>
<span id="tc_2402" class="t s4_2402">w </span>
<span id="td_2402" class="t s3_2402">: 1111 1111 : mod 100 r/m </span>
<span id="te_2402" class="t s5_2402">JMP – Unconditional Jump (to other segment) </span>
<span id="tf_2402" class="t s3_2402">indirect intersegment </span><span id="tg_2402" class="t s3_2402">0100 00XB : 1111 1111 : mod 101 r/m </span>
<span id="th_2402" class="t s3_2402">64-bit indirect intersegment </span><span id="ti_2402" class="t s3_2402">0100 10XB : 1111 1111 : mod 101 r/m </span>
<span id="tj_2402" class="t s5_2402">LAR – Load Access Rights Byte </span>
<span id="tk_2402" class="t s3_2402">from register </span><span id="tl_2402" class="t s3_2402">0100 0R0B : 0000 1111 : 0000 0010 : 11 reg1 reg2 </span>
<span id="tm_2402" class="t s3_2402">from dwordregister to qwordregister, masked by 00FxFF00H </span><span id="tn_2402" class="t s3_2402">0100 WR0B : 0000 1111 : 0000 0010 : 11 qwordreg1 </span>
<span id="to_2402" class="t s3_2402">dwordreg2 </span>
<span id="tp_2402" class="t s3_2402">from memory </span><span id="tq_2402" class="t s3_2402">0100 0RXB : 0000 1111 : 0000 0010 : mod reg r/m </span>
<span id="tr_2402" class="t s3_2402">from memory32 to qwordregister, masked by 00FxFF00H </span><span id="ts_2402" class="t s3_2402">0100 WRXB 0000 1111 : 0000 0010 : mod r/m </span>
<span id="tt_2402" class="t s5_2402">LEA – Load Effective Address </span>
<span id="tu_2402" class="t s3_2402">in wordregister/dwordregister </span><span id="tv_2402" class="t s3_2402">0100 0RXB : 1000 1101 : mod </span>
<span id="tw_2402" class="t s4_2402">A </span>
<span id="tx_2402" class="t s3_2402">reg r/m </span>
<span id="ty_2402" class="t s3_2402">in qwordregister </span><span id="tz_2402" class="t s3_2402">0100 1RXB : 1000 1101 : mod </span>
<span id="t10_2402" class="t s4_2402">A </span>
<span id="t11_2402" class="t s3_2402">qwordreg r/m </span>
<span id="t12_2402" class="t s5_2402">LEAVE – High Level Procedure Exit </span><span id="t13_2402" class="t s3_2402">1100 1001 </span>
<span id="t14_2402" class="t s5_2402">LFS – Load Pointer to FS </span>
<span id="t15_2402" class="t s3_2402">FS:r16/r32 with far pointer from memory </span><span id="t16_2402" class="t s3_2402">0100 0RXB : 0000 1111 : 1011 0100 : mod </span>
<span id="t17_2402" class="t s4_2402">A </span>
<span id="t18_2402" class="t s3_2402">reg r/m </span>
<span id="t19_2402" class="t s3_2402">FS:r64 with far pointer from memory </span><span id="t1a_2402" class="t s3_2402">0100 1RXB : 0000 1111 : 1011 0100 : mod </span>
<span id="t1b_2402" class="t s4_2402">A </span>
<span id="t1c_2402" class="t s3_2402">qwordreg r/m </span>
<span id="t1d_2402" class="t s5_2402">LGDT – Load Global Descriptor Table Register </span><span id="t1e_2402" class="t s3_2402">0100 10XB : 0000 1111 : 0000 0001 : mod </span>
<span id="t1f_2402" class="t s4_2402">A </span>
<span id="t1g_2402" class="t s3_2402">010 r/m </span>
<span id="t1h_2402" class="t s5_2402">LGS – Load Pointer to GS </span>
<span id="t1i_2402" class="t s3_2402">GS:r16/r32 with far pointer from memory </span><span id="t1j_2402" class="t s3_2402">0100 0RXB : 0000 1111 : 1011 0101 : mod </span>
<span id="t1k_2402" class="t s4_2402">A </span>
<span id="t1l_2402" class="t s3_2402">reg r/m </span>
<span id="t1m_2402" class="t s3_2402">GS:r64 with far pointer from memory </span><span id="t1n_2402" class="t s3_2402">0100 1RXB : 0000 1111 : 1011 0101 : mod </span>
<span id="t1o_2402" class="t s4_2402">A </span>
<span id="t1p_2402" class="t s3_2402">qwordreg r/m </span>
<span id="t1q_2402" class="t s5_2402">LIDT – Load Interrupt Descriptor Table Register </span><span id="t1r_2402" class="t s3_2402">0100 10XB : 0000 1111 : 0000 0001 : mod </span>
<span id="t1s_2402" class="t s4_2402">A </span>
<span id="t1t_2402" class="t s3_2402">011 r/m </span>
<span id="t1u_2402" class="t s5_2402">LLDT – Load Local Descriptor Table Register </span>
<span id="t1v_2402" class="t s3_2402">LDTR from register </span><span id="t1w_2402" class="t s3_2402">0100 000B : 0000 1111 : 0000 0000 : 11 010 reg </span>
<span id="t1x_2402" class="t s3_2402">LDTR from memory </span><span id="t1y_2402" class="t s3_2402">0100 00XB :0000 1111 : 0000 0000 : mod 010 r/m </span>
<span id="t1z_2402" class="t s5_2402">LMSW – Load Machine Status Word </span>
<span id="t20_2402" class="t s3_2402">from register </span><span id="t21_2402" class="t s3_2402">0100 000B : 0000 1111 : 0000 0001 : 11 110 reg </span>
<span id="t22_2402" class="t s3_2402">from memory </span><span id="t23_2402" class="t s3_2402">0100 00XB :0000 1111 : 0000 0001 : mod 110 r/m </span>
<span id="t24_2402" class="t s5_2402">LOCK – Assert LOCK# Signal Prefix </span><span id="t25_2402" class="t s3_2402">1111 0000 </span>
<span id="t26_2402" class="t s5_2402">LODS/LODSB/LODSW/LODSD/LODSQ – Load String Operand </span>
<span id="t27_2402" class="t s3_2402">at DS:(E)SI to AL/EAX/EAX </span><span id="t28_2402" class="t s3_2402">1010 110w </span>
<span id="t29_2402" class="t s3_2402">at (R)SI to RAX </span><span id="t2a_2402" class="t s3_2402">0100 1000 1010 1101 </span>
<span id="t2b_2402" class="t s5_2402">LOOP – Loop Count </span>
<span id="t2c_2402" class="t s3_2402">if count </span><span id="t2d_2402" class="t s6_2402">≠ </span><span id="t2e_2402" class="t s3_2402">0, 8-bit displacement </span><span id="t2f_2402" class="t s3_2402">1110 0010 </span>
<span id="t2g_2402" class="t s3_2402">if count </span><span id="t2h_2402" class="t s6_2402">≠ </span><span id="t2i_2402" class="t s3_2402">0, RIP + 8-bit displacement sign-extended to 64-bits </span><span id="t2j_2402" class="t s3_2402">0100 1000 1110 0010 </span>
<span id="t2k_2402" class="t s5_2402">LOOPE – Loop Count while Zero/Equal </span>
<span id="t2l_2402" class="t s7_2402">Table B-15. </span><span id="t2m_2402" class="t s7_2402">General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.) </span>
<span id="t2n_2402" class="t s5_2402">Instruction and Format </span><span id="t2o_2402" class="t s5_2402">Encoding </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
