clear enable count run brake

0ns  00001
1us  10001
2us  10101
3us  10001
4us  10101
5us  10001
6us  10101
7us  10001
8us  11101
20ms 11001
21ms 11101
36ms 11001
37ms 11101
47ms 11001
48ms 11101
56ms 11001
57ms 11101
64ms 11001
65ms 11011
200ms 10011
300ms 10010
