OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns -5654.09

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns -0.84

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack -0.84

==========================================================================
resizer pre report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[4].sub_unit_i/_2403_/G ^
   0.46
_596_/CK ^
   0.00      0.00       0.46


==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _603_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  225.47                           rst_ni (net)
                  0.03    0.03    0.33 ^ _603_/RN (DFFR_X1)
                                  0.33   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _603_/CK (DFFR_X1)
                          0.22    0.22   library removal time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)


Startpoint: lut/gen_sub_units_scm[13].sub_unit_i/_2708_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[13].sub_unit_i/_2391_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[13].sub_unit_i/_2708_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ lut/gen_sub_units_scm[13].sub_unit_i/_2708_/Q (DLL_X1)
     1    1.00                           lut/gen_sub_units_scm[13].sub_unit_i/gen_cg_word_iter[24].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ lut/gen_sub_units_scm[13].sub_unit_i/_2391_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v lut/gen_sub_units_scm[13].sub_unit_i/_2391_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _654_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _654_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _654_/CK (DFFR_X1)
                  0.01    0.09    0.09 v _654_/Q (DFFR_X1)
     2    2.02                           result_o[12] (net)
                  0.01    0.00    0.09 v _524_/A2 (NAND2_X1)
                  0.01    0.02    0.10 ^ _524_/ZN (NAND2_X1)
     1    1.68                           _207_ (net)
                  0.01    0.00    0.10 ^ _526_/A1 (NAND2_X1)
                  0.01    0.01    0.11 v _526_/ZN (NAND2_X1)
     1    1.27                           _066_ (net)
                  0.01    0.00    0.11 v _654_/D (DFFR_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _654_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _603_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  225.47                           rst_ni (net)
                  0.03    0.03    0.33 ^ _603_/RN (DFFR_X1)
                                  0.33   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _603_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2713_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2396_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/GN (DLL_X1)
                  0.01    0.07    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/Q (DLL_X1)
     1    2.67                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: lut/_218_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[14].sub_unit_i/_2751_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_218_/CK (DFFR_X1)
                  1.68    1.79    1.79 ^ lut/_218_/Q (DFFR_X1)
   513  789.71                           lut/wdata_a_q[13] (net)
                  1.74    0.36    2.15 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2751_/D (DLH_X1)
                                  2.15   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2751_/G (DLH_X1)
                          1.31    1.31   time borrowed from endpoint
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                 -0.84   slack (VIOLATED)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.19
--------------------------------------------
max time borrow                         1.31
actual time borrow                      1.31
--------------------------------------------



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _603_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  225.47                           rst_ni (net)
                  0.03    0.03    0.33 ^ _603_/RN (DFFR_X1)
                                  0.33   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _603_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2713_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2396_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/GN (DLL_X1)
                  0.01    0.07    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/Q (DLL_X1)
     1    2.67                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: lut/_218_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[14].sub_unit_i/_2751_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_218_/CK (DFFR_X1)
                  1.68    1.79    1.79 ^ lut/_218_/Q (DFFR_X1)
   513  789.71                           lut/wdata_a_q[13] (net)
                  1.74    0.36    2.15 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2751_/D (DLH_X1)
                                  2.15   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2751_/G (DLH_X1)
                          1.31    1.31   time borrowed from endpoint
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                 -0.84   slack (VIOLATED)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.19
--------------------------------------------
max time borrow                         1.31
actual time borrow                      1.31
--------------------------------------------



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.03e-02   6.82e-04   2.74e-04   1.13e-02  50.3%
Combinational          2.56e-03   8.13e-03   4.52e-04   1.11e-02  49.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.29e-02   8.81e-03   7.26e-04   2.24e-02 100.0%
                          57.5%      39.3%       3.2%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 44718 u^2 38% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
31308

==========================================================================
pin_count
--------------------------------------------------------------------------
99091

Perform port buffering...
[INFO RSZ-0027] Inserted 37 input buffers.
[INFO RSZ-0028] Inserted 33 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0034] Found 4877 slew violations.
[INFO RSZ-0036] Found 52 capacitance violations.
[INFO RSZ-0038] Inserted 170 buffers in 4881 nets.
[INFO RSZ-0039] Resized 938 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 141 tie LOGIC0_X1 instances.
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
resizer report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[4].sub_unit_i/_2403_/G ^
   0.46
_596_/CK ^
   0.00      0.00       0.46


==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _603_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.14                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  250.29                           net11 (net)
                  0.04    0.03    0.36 ^ _603_/RN (DFFR_X1)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _603_/CK (DFFR_X1)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)


Startpoint: lut/gen_sub_units_scm[13].sub_unit_i/_2708_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[13].sub_unit_i/_2391_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[13].sub_unit_i/_2708_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ lut/gen_sub_units_scm[13].sub_unit_i/_2708_/Q (DLL_X1)
     1    1.00                           lut/gen_sub_units_scm[13].sub_unit_i/gen_cg_word_iter[24].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ lut/gen_sub_units_scm[13].sub_unit_i/_2391_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v lut/gen_sub_units_scm[13].sub_unit_i/_2391_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _654_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _654_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _654_/CK (DFFR_X1)
                  0.01    0.09    0.09 v _654_/Q (DFFR_X1)
     2    2.59                           net41 (net)
                  0.01    0.00    0.09 v _524_/A2 (NAND2_X1)
                  0.01    0.02    0.10 ^ _524_/ZN (NAND2_X1)
     1    1.68                           _207_ (net)
                  0.01    0.00    0.10 ^ _526_/A1 (NAND2_X1)
                  0.01    0.01    0.11 v _526_/ZN (NAND2_X1)
     1    1.27                           _066_ (net)
                  0.01    0.00    0.11 v _654_/D (DFFR_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _654_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _603_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.14                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  250.29                           net11 (net)
                  0.04    0.03    0.36 ^ _603_/RN (DFFR_X1)
                                  0.36   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _603_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  2.69   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2713_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2396_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/GN (DLL_X1)
                  0.01    0.07    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/Q (DLL_X1)
     1    2.67                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: lut/_213_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2842_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_213_/CK (DFFR_X2)
                  0.13    0.24    0.24 ^ lut/_213_/Q (DFFR_X2)
    60  118.83                           lut/wdata_a_q[8] (net)
                  0.13    0.02    0.26 ^ max_cap135/A (BUF_X16)
                  0.01    0.03    0.30 ^ max_cap135/Z (BUF_X16)
    37   84.94                           net135 (net)
                  0.02    0.02    0.31 ^ max_cap134/A (BUF_X16)
                  0.01    0.03    0.34 ^ max_cap134/Z (BUF_X16)
    34   74.57                           net134 (net)
                  0.02    0.01    0.35 ^ max_cap131/A (BUF_X16)
                  0.01    0.03    0.38 ^ max_cap131/Z (BUF_X16)
    57  120.95                           net131 (net)
                  0.02    0.01    0.39 ^ max_length129/A (BUF_X16)
                  0.01    0.02    0.41 ^ max_length129/Z (BUF_X16)
    53   79.25                           net129 (net)
                  0.03    0.03    0.44 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2842_/D (DLH_X1)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2842_/G (DLH_X1)
                          0.44    0.44   time borrowed from endpoint
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.48
actual time borrow                      0.44
--------------------------------------------



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _603_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.14                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  250.29                           net11 (net)
                  0.04    0.03    0.36 ^ _603_/RN (DFFR_X1)
                                  0.36   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _603_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  2.69   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2713_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2396_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/GN (DLL_X1)
                  0.01    0.07    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/Q (DLL_X1)
     1    2.67                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: lut/_213_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2842_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_213_/CK (DFFR_X2)
                  0.13    0.24    0.24 ^ lut/_213_/Q (DFFR_X2)
    60  118.83                           lut/wdata_a_q[8] (net)
                  0.13    0.02    0.26 ^ max_cap135/A (BUF_X16)
                  0.01    0.03    0.30 ^ max_cap135/Z (BUF_X16)
    37   84.94                           net135 (net)
                  0.02    0.02    0.31 ^ max_cap134/A (BUF_X16)
                  0.01    0.03    0.34 ^ max_cap134/Z (BUF_X16)
    34   74.57                           net134 (net)
                  0.02    0.01    0.35 ^ max_cap131/A (BUF_X16)
                  0.01    0.03    0.38 ^ max_cap131/Z (BUF_X16)
    57  120.95                           net131 (net)
                  0.02    0.01    0.39 ^ max_length129/A (BUF_X16)
                  0.01    0.02    0.41 ^ max_length129/Z (BUF_X16)
    53   79.25                           net129 (net)
                  0.03    0.03    0.44 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2842_/D (DLH_X1)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2842_/G (DLH_X1)
                          0.44    0.44   time borrowed from endpoint
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.48
actual time borrow                      0.44
--------------------------------------------



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.057093873620033264

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2876

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
2.0158841609954834

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0167

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.4418

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.58e-03   3.37e-04   2.75e-04   1.02e-02  46.5%
Combinational          2.67e-03   8.53e-03   5.39e-04   1.17e-02  53.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.22e-02   8.87e-03   8.14e-04   2.19e-02 100.0%
                          55.8%      40.4%       3.7%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 46532 u^2 40% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
31687

==========================================================================
pin_count
--------------------------------------------------------------------------
99710

Elapsed time: 0:25.14[h:]min:sec. CPU time: user 24.94 sys 0.18 (99%). Peak memory: 294792KB.
