Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec  4 23:46:14 2022
| Host         : DESKTOP-K9LHMM3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          30          
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.532     -130.068                     30                  157        0.150        0.000                      0                  157        4.500        0.000                       0                    83  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.532     -130.068                     30                  157        0.150        0.000                      0                  157        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           30  Failing Endpoints,  Worst Slack       -6.532ns,  Total Violation     -130.068ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.532ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.502ns  (logic 9.264ns (56.140%)  route 7.238ns (43.860%))
  Logic Levels:           35  (CARRY4=21 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.289     4.168    vga_sync_unit/CLK
    SLICE_X3Y28          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.341     4.509 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.385     4.894    vga_sync_unit/x[7]
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.097     4.991 f  vga_sync_unit/row2_carry_i_49/O
                         net (fo=2, routed)           0.307     5.298    vga_sync_unit/row2_carry_i_49_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I3_O)        0.097     5.395 r  vga_sync_unit/row2_carry_i_25/O
                         net (fo=2, routed)           0.415     5.810    vga_sync_unit/row2_carry_i_25_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.097     5.907 r  vga_sync_unit/row2_carry_i_29/O
                         net (fo=1, routed)           0.000     5.907    vga_sync_unit/row2_carry_i_29_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.384 r  vga_sync_unit/row2_carry_i_10/O[3]
                         net (fo=74, routed)          0.629     7.013    s/digit1__138_carry_0[1]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.686     7.699 r  s/row2_carry_i_38/O[3]
                         net (fo=3, routed)           0.541     8.241    vga_sync_unit/row2_carry_i_11_0[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.234     8.475 r  vga_sync_unit/row2_carry_i_56/O
                         net (fo=1, routed)           0.000     8.475    vga_sync_unit/row2_carry_i_56_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.774 r  vga_sync_unit/row2_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.774    vga_sync_unit/row2_carry_i_31_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.947 r  vga_sync_unit/row2_carry_i_11/CO[2]
                         net (fo=56, routed)          0.409     9.355    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.237     9.592 r  vga_sync_unit/row2_carry__1_i_5/O
                         net (fo=39, routed)          0.269     9.862    vga_sync_unit/row2_carry__1_i_5_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.097     9.959 f  vga_sync_unit/row2_carry__0_i_9_comp_1/O
                         net (fo=54, routed)          0.360    10.318    vga_sync_unit/h_count_reg_reg[9]_11
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.097    10.415 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=20, routed)          0.522    10.938    vga_sync_unit/DI[1]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.097    11.035 r  vga_sync_unit/digit1__14_carry__0_i_4_comp/O
                         net (fo=1, routed)           0.000    11.035    s/digit1__94_carry__0_i_8_1[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.437 r  s/digit1__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.437    s/digit1__14_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.594 r  s/digit1__14_carry__1/O[0]
                         net (fo=3, routed)           0.565    12.159    s/digit1__14_carry__1_n_7
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.209    12.368 r  s/digit1__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.368    s/digit1__94_carry__1_i_6_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.780 r  s/digit1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.780    s/digit1__94_carry__1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.869 r  s/digit1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.869    s/digit1__94_carry__2_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.028 r  s/digit1__94_carry__3/O[0]
                         net (fo=3, routed)           0.559    13.586    s/digit1__94_carry__3_n_7
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.224    13.810 r  s/digit1__138_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.810    s/digit1__138_carry__0_i_8_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    14.205 r  s/digit1__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.205    s/digit1__138_carry__0_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.294 r  s/digit1__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.294    s/digit1__138_carry__1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  s/digit1__138_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.383    s/digit1__138_carry__2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.613 r  s/digit1__138_carry__3/O[1]
                         net (fo=3, routed)           0.348    14.962    s/digit1__138_carry__3_i_6_1[0]
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.225    15.187 r  s/digit1__191_carry__0_i_3/O
                         net (fo=1, routed)           0.000    15.187    s/digit1__191_carry__0_i_3_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.599 r  s/digit1__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.599    s/digit1__191_carry__0_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    15.772 r  s/digit1__191_carry__1/CO[2]
                         net (fo=12, routed)          0.264    16.036    vga_sync_unit/digit1__243_carry__2[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    16.608 r  vga_sync_unit/digit1__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.608    vga_sync_unit/digit1__243_carry__2_i_9_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.697 r  vga_sync_unit/digit1__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.697    vga_sync_unit/digit1__243_carry__3_i_9_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    16.884 r  vga_sync_unit/digit1__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.363    17.246    vga_sync_unit/digit1__243_carry__4_i_9_n_3
    SLICE_X1Y43          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    17.869 r  vga_sync_unit/digit1__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.139    18.009    vga_sync_unit/digit1__243_carry__5_i_9_n_1
    SLICE_X0Y43          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    18.570 r  vga_sync_unit/digit_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.475    19.044    vga_sync_unit/digit_reg[0]_i_2_n_6
    SLICE_X1Y42          LUT3 (Prop_lut3_I0_O)        0.225    19.269 r  vga_sync_unit/digit1__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    19.269    s/digit_reg[0]_1[1]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    19.636 r  s/digit1__243_carry__6/CO[1]
                         net (fo=4, routed)           0.390    20.027    s/digit1__243_carry__6_i_4[0]
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.249    20.276 r  s/digit[0]_i_1/O
                         net (fo=3, routed)           0.297    20.573    s/digit1[0]
    SLICE_X5Y42          LUT6 (Prop_lut6_I2_O)        0.097    20.670 r  s/digit[2]_i_1/O
                         net (fo=1, routed)           0.000    20.670    s/digit0[2]
    SLICE_X5Y42          FDRE                                         r  s/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.201    13.927    s/clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  s/digit_reg[2]/C
                         clock pessimism              0.213    14.140    
                         clock uncertainty           -0.035    14.105    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)        0.033    14.138    s/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                         -20.670    
  -------------------------------------------------------------------
                         slack                                 -6.532    

Slack (VIOLATED) :        -6.530ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.516ns  (logic 9.264ns (56.090%)  route 7.252ns (43.910%))
  Logic Levels:           35  (CARRY4=21 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 13.928 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.289     4.168    vga_sync_unit/CLK
    SLICE_X3Y28          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.341     4.509 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.385     4.894    vga_sync_unit/x[7]
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.097     4.991 f  vga_sync_unit/row2_carry_i_49/O
                         net (fo=2, routed)           0.307     5.298    vga_sync_unit/row2_carry_i_49_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I3_O)        0.097     5.395 r  vga_sync_unit/row2_carry_i_25/O
                         net (fo=2, routed)           0.415     5.810    vga_sync_unit/row2_carry_i_25_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.097     5.907 r  vga_sync_unit/row2_carry_i_29/O
                         net (fo=1, routed)           0.000     5.907    vga_sync_unit/row2_carry_i_29_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.384 r  vga_sync_unit/row2_carry_i_10/O[3]
                         net (fo=74, routed)          0.629     7.013    s/digit1__138_carry_0[1]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.686     7.699 r  s/row2_carry_i_38/O[3]
                         net (fo=3, routed)           0.541     8.241    vga_sync_unit/row2_carry_i_11_0[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.234     8.475 r  vga_sync_unit/row2_carry_i_56/O
                         net (fo=1, routed)           0.000     8.475    vga_sync_unit/row2_carry_i_56_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.774 r  vga_sync_unit/row2_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.774    vga_sync_unit/row2_carry_i_31_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.947 r  vga_sync_unit/row2_carry_i_11/CO[2]
                         net (fo=56, routed)          0.409     9.355    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.237     9.592 r  vga_sync_unit/row2_carry__1_i_5/O
                         net (fo=39, routed)          0.269     9.862    vga_sync_unit/row2_carry__1_i_5_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.097     9.959 f  vga_sync_unit/row2_carry__0_i_9_comp_1/O
                         net (fo=54, routed)          0.360    10.318    vga_sync_unit/h_count_reg_reg[9]_11
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.097    10.415 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=20, routed)          0.522    10.938    vga_sync_unit/DI[1]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.097    11.035 r  vga_sync_unit/digit1__14_carry__0_i_4_comp/O
                         net (fo=1, routed)           0.000    11.035    s/digit1__94_carry__0_i_8_1[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.437 r  s/digit1__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.437    s/digit1__14_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.594 r  s/digit1__14_carry__1/O[0]
                         net (fo=3, routed)           0.565    12.159    s/digit1__14_carry__1_n_7
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.209    12.368 r  s/digit1__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.368    s/digit1__94_carry__1_i_6_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.780 r  s/digit1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.780    s/digit1__94_carry__1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.869 r  s/digit1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.869    s/digit1__94_carry__2_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.028 r  s/digit1__94_carry__3/O[0]
                         net (fo=3, routed)           0.559    13.586    s/digit1__94_carry__3_n_7
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.224    13.810 r  s/digit1__138_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.810    s/digit1__138_carry__0_i_8_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    14.205 r  s/digit1__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.205    s/digit1__138_carry__0_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.294 r  s/digit1__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.294    s/digit1__138_carry__1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  s/digit1__138_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.383    s/digit1__138_carry__2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.613 r  s/digit1__138_carry__3/O[1]
                         net (fo=3, routed)           0.348    14.962    s/digit1__138_carry__3_i_6_1[0]
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.225    15.187 r  s/digit1__191_carry__0_i_3/O
                         net (fo=1, routed)           0.000    15.187    s/digit1__191_carry__0_i_3_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.599 r  s/digit1__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.599    s/digit1__191_carry__0_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    15.772 r  s/digit1__191_carry__1/CO[2]
                         net (fo=12, routed)          0.264    16.036    vga_sync_unit/digit1__243_carry__2[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    16.608 r  vga_sync_unit/digit1__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.608    vga_sync_unit/digit1__243_carry__2_i_9_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.697 r  vga_sync_unit/digit1__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.697    vga_sync_unit/digit1__243_carry__3_i_9_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    16.884 r  vga_sync_unit/digit1__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.363    17.246    vga_sync_unit/digit1__243_carry__4_i_9_n_3
    SLICE_X1Y43          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    17.869 r  vga_sync_unit/digit1__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.139    18.009    vga_sync_unit/digit1__243_carry__5_i_9_n_1
    SLICE_X0Y43          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    18.570 r  vga_sync_unit/digit_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.475    19.044    vga_sync_unit/digit_reg[0]_i_2_n_6
    SLICE_X1Y42          LUT3 (Prop_lut3_I0_O)        0.225    19.269 r  vga_sync_unit/digit1__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    19.269    s/digit_reg[0]_1[1]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    19.636 r  s/digit1__243_carry__6/CO[1]
                         net (fo=4, routed)           0.390    20.027    s/digit1__243_carry__6_i_4[0]
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.249    20.276 r  s/digit[0]_i_1/O
                         net (fo=3, routed)           0.311    20.587    s/digit1[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.097    20.684 r  s/digit[3]_i_1/O
                         net (fo=1, routed)           0.000    20.684    s/digit0[3]
    SLICE_X3Y42          FDRE                                         r  s/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.202    13.928    s/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  s/digit_reg[3]/C
                         clock pessimism              0.229    14.157    
                         clock uncertainty           -0.035    14.122    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)        0.033    14.155    s/digit_reg[3]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                         -20.684    
  -------------------------------------------------------------------
                         slack                                 -6.530    

Slack (VIOLATED) :        -6.207ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.259ns  (logic 9.269ns (57.009%)  route 6.990ns (42.991%))
  Logic Levels:           35  (CARRY4=21 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 13.928 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.289     4.168    vga_sync_unit/CLK
    SLICE_X3Y28          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.341     4.509 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.385     4.894    vga_sync_unit/x[7]
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.097     4.991 f  vga_sync_unit/row2_carry_i_49/O
                         net (fo=2, routed)           0.307     5.298    vga_sync_unit/row2_carry_i_49_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I3_O)        0.097     5.395 r  vga_sync_unit/row2_carry_i_25/O
                         net (fo=2, routed)           0.415     5.810    vga_sync_unit/row2_carry_i_25_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.097     5.907 r  vga_sync_unit/row2_carry_i_29/O
                         net (fo=1, routed)           0.000     5.907    vga_sync_unit/row2_carry_i_29_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.384 r  vga_sync_unit/row2_carry_i_10/O[3]
                         net (fo=74, routed)          0.629     7.013    s/digit1__138_carry_0[1]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.686     7.699 r  s/row2_carry_i_38/O[3]
                         net (fo=3, routed)           0.541     8.241    vga_sync_unit/row2_carry_i_11_0[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.234     8.475 r  vga_sync_unit/row2_carry_i_56/O
                         net (fo=1, routed)           0.000     8.475    vga_sync_unit/row2_carry_i_56_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.774 r  vga_sync_unit/row2_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.774    vga_sync_unit/row2_carry_i_31_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.947 r  vga_sync_unit/row2_carry_i_11/CO[2]
                         net (fo=56, routed)          0.409     9.355    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.237     9.592 r  vga_sync_unit/row2_carry__1_i_5/O
                         net (fo=39, routed)          0.269     9.862    vga_sync_unit/row2_carry__1_i_5_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.097     9.959 f  vga_sync_unit/row2_carry__0_i_9_comp_1/O
                         net (fo=54, routed)          0.360    10.318    vga_sync_unit/h_count_reg_reg[9]_11
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.097    10.415 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=20, routed)          0.522    10.938    vga_sync_unit/DI[1]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.097    11.035 r  vga_sync_unit/digit1__14_carry__0_i_4_comp/O
                         net (fo=1, routed)           0.000    11.035    s/digit1__94_carry__0_i_8_1[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.437 r  s/digit1__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.437    s/digit1__14_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.594 r  s/digit1__14_carry__1/O[0]
                         net (fo=3, routed)           0.565    12.159    s/digit1__14_carry__1_n_7
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.209    12.368 r  s/digit1__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.368    s/digit1__94_carry__1_i_6_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.780 r  s/digit1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.780    s/digit1__94_carry__1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.869 r  s/digit1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.869    s/digit1__94_carry__2_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.028 r  s/digit1__94_carry__3/O[0]
                         net (fo=3, routed)           0.559    13.586    s/digit1__94_carry__3_n_7
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.224    13.810 r  s/digit1__138_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.810    s/digit1__138_carry__0_i_8_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    14.205 r  s/digit1__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.205    s/digit1__138_carry__0_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.294 r  s/digit1__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.294    s/digit1__138_carry__1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  s/digit1__138_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.383    s/digit1__138_carry__2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.613 r  s/digit1__138_carry__3/O[1]
                         net (fo=3, routed)           0.348    14.962    s/digit1__138_carry__3_i_6_1[0]
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.225    15.187 r  s/digit1__191_carry__0_i_3/O
                         net (fo=1, routed)           0.000    15.187    s/digit1__191_carry__0_i_3_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.599 r  s/digit1__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.599    s/digit1__191_carry__0_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    15.772 r  s/digit1__191_carry__1/CO[2]
                         net (fo=12, routed)          0.264    16.036    vga_sync_unit/digit1__243_carry__2[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    16.608 r  vga_sync_unit/digit1__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.608    vga_sync_unit/digit1__243_carry__2_i_9_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.697 r  vga_sync_unit/digit1__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.697    vga_sync_unit/digit1__243_carry__3_i_9_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    16.884 r  vga_sync_unit/digit1__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.363    17.246    vga_sync_unit/digit1__243_carry__4_i_9_n_3
    SLICE_X1Y43          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    17.869 r  vga_sync_unit/digit1__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.139    18.009    vga_sync_unit/digit1__243_carry__5_i_9_n_1
    SLICE_X0Y43          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    18.570 r  vga_sync_unit/digit_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.475    19.044    vga_sync_unit/digit_reg[0]_i_2_n_6
    SLICE_X1Y42          LUT3 (Prop_lut3_I0_O)        0.225    19.269 r  vga_sync_unit/digit1__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    19.269    s/digit_reg[0]_1[1]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    19.636 r  s/digit1__243_carry__6/CO[1]
                         net (fo=4, routed)           0.230    19.866    vga_sync_unit/digit_reg[2][0]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.249    20.115 r  vga_sync_unit/digit[3]_i_4/O
                         net (fo=3, routed)           0.210    20.325    s/digit_reg[2]_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.102    20.427 r  s/digit[1]_i_1/O
                         net (fo=1, routed)           0.000    20.427    s/digit0[1]
    SLICE_X2Y42          FDRE                                         r  s/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.202    13.928    s/clk_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  s/digit_reg[1]/C
                         clock pessimism              0.229    14.157    
                         clock uncertainty           -0.035    14.122    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)        0.098    14.220    s/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -20.427    
  -------------------------------------------------------------------
                         slack                                 -6.207    

Slack (VIOLATED) :        -6.122ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.108ns  (logic 9.167ns (56.910%)  route 6.941ns (43.090%))
  Logic Levels:           34  (CARRY4=21 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 13.928 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.289     4.168    vga_sync_unit/CLK
    SLICE_X3Y28          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.341     4.509 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.385     4.894    vga_sync_unit/x[7]
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.097     4.991 f  vga_sync_unit/row2_carry_i_49/O
                         net (fo=2, routed)           0.307     5.298    vga_sync_unit/row2_carry_i_49_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I3_O)        0.097     5.395 r  vga_sync_unit/row2_carry_i_25/O
                         net (fo=2, routed)           0.415     5.810    vga_sync_unit/row2_carry_i_25_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.097     5.907 r  vga_sync_unit/row2_carry_i_29/O
                         net (fo=1, routed)           0.000     5.907    vga_sync_unit/row2_carry_i_29_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.384 r  vga_sync_unit/row2_carry_i_10/O[3]
                         net (fo=74, routed)          0.629     7.013    s/digit1__138_carry_0[1]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.686     7.699 r  s/row2_carry_i_38/O[3]
                         net (fo=3, routed)           0.541     8.241    vga_sync_unit/row2_carry_i_11_0[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.234     8.475 r  vga_sync_unit/row2_carry_i_56/O
                         net (fo=1, routed)           0.000     8.475    vga_sync_unit/row2_carry_i_56_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.774 r  vga_sync_unit/row2_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.774    vga_sync_unit/row2_carry_i_31_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.947 r  vga_sync_unit/row2_carry_i_11/CO[2]
                         net (fo=56, routed)          0.409     9.355    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.237     9.592 r  vga_sync_unit/row2_carry__1_i_5/O
                         net (fo=39, routed)          0.269     9.862    vga_sync_unit/row2_carry__1_i_5_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.097     9.959 f  vga_sync_unit/row2_carry__0_i_9_comp_1/O
                         net (fo=54, routed)          0.360    10.318    vga_sync_unit/h_count_reg_reg[9]_11
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.097    10.415 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=20, routed)          0.522    10.938    vga_sync_unit/DI[1]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.097    11.035 r  vga_sync_unit/digit1__14_carry__0_i_4_comp/O
                         net (fo=1, routed)           0.000    11.035    s/digit1__94_carry__0_i_8_1[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.437 r  s/digit1__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.437    s/digit1__14_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    11.594 r  s/digit1__14_carry__1/O[0]
                         net (fo=3, routed)           0.565    12.159    s/digit1__14_carry__1_n_7
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.209    12.368 r  s/digit1__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.368    s/digit1__94_carry__1_i_6_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.780 r  s/digit1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.780    s/digit1__94_carry__1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.869 r  s/digit1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.869    s/digit1__94_carry__2_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.028 r  s/digit1__94_carry__3/O[0]
                         net (fo=3, routed)           0.559    13.586    s/digit1__94_carry__3_n_7
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.224    13.810 r  s/digit1__138_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.810    s/digit1__138_carry__0_i_8_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    14.205 r  s/digit1__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.205    s/digit1__138_carry__0_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.294 r  s/digit1__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.294    s/digit1__138_carry__1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  s/digit1__138_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.383    s/digit1__138_carry__2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.613 r  s/digit1__138_carry__3/O[1]
                         net (fo=3, routed)           0.348    14.962    s/digit1__138_carry__3_i_6_1[0]
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.225    15.187 r  s/digit1__191_carry__0_i_3/O
                         net (fo=1, routed)           0.000    15.187    s/digit1__191_carry__0_i_3_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.599 r  s/digit1__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.599    s/digit1__191_carry__0_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    15.772 r  s/digit1__191_carry__1/CO[2]
                         net (fo=12, routed)          0.264    16.036    vga_sync_unit/digit1__243_carry__2[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    16.608 r  vga_sync_unit/digit1__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.608    vga_sync_unit/digit1__243_carry__2_i_9_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.697 r  vga_sync_unit/digit1__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.697    vga_sync_unit/digit1__243_carry__3_i_9_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    16.884 r  vga_sync_unit/digit1__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.363    17.246    vga_sync_unit/digit1__243_carry__4_i_9_n_3
    SLICE_X1Y43          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    17.869 r  vga_sync_unit/digit1__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.139    18.009    vga_sync_unit/digit1__243_carry__5_i_9_n_1
    SLICE_X0Y43          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    18.570 r  vga_sync_unit/digit_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.475    19.044    vga_sync_unit/digit_reg[0]_i_2_n_6
    SLICE_X1Y42          LUT3 (Prop_lut3_I0_O)        0.225    19.269 r  vga_sync_unit/digit1__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    19.269    s/digit_reg[0]_1[1]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    19.636 r  s/digit1__243_carry__6/CO[1]
                         net (fo=4, routed)           0.390    20.027    s/digit1__243_carry__6_i_4[0]
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.249    20.276 r  s/digit[0]_i_1/O
                         net (fo=3, routed)           0.000    20.276    s/digit1[0]
    SLICE_X3Y42          FDRE                                         r  s/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.202    13.928    s/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  s/digit_reg[0]/C
                         clock pessimism              0.229    14.157    
                         clock uncertainty           -0.035    14.122    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)        0.032    14.154    s/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                         -20.276    
  -------------------------------------------------------------------
                         slack                                 -6.122    

Slack (VIOLATED) :        -4.507ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.006ns  (logic 6.912ns (49.350%)  route 7.094ns (50.650%))
  Logic Levels:           30  (CARRY4=15 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.862 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.289     4.168    vga_sync_unit/CLK
    SLICE_X3Y28          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.341     4.509 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.385     4.894    vga_sync_unit/x[7]
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.097     4.991 f  vga_sync_unit/row2_carry_i_49/O
                         net (fo=2, routed)           0.307     5.298    vga_sync_unit/row2_carry_i_49_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I3_O)        0.097     5.395 r  vga_sync_unit/row2_carry_i_25/O
                         net (fo=2, routed)           0.415     5.810    vga_sync_unit/row2_carry_i_25_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.097     5.907 r  vga_sync_unit/row2_carry_i_29/O
                         net (fo=1, routed)           0.000     5.907    vga_sync_unit/row2_carry_i_29_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.384 r  vga_sync_unit/row2_carry_i_10/O[3]
                         net (fo=74, routed)          0.629     7.013    s/digit1__138_carry_0[1]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.686     7.699 r  s/row2_carry_i_38/O[3]
                         net (fo=3, routed)           0.541     8.241    vga_sync_unit/row2_carry_i_11_0[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.234     8.475 r  vga_sync_unit/row2_carry_i_56/O
                         net (fo=1, routed)           0.000     8.475    vga_sync_unit/row2_carry_i_56_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.774 r  vga_sync_unit/row2_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.774    vga_sync_unit/row2_carry_i_31_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.947 r  vga_sync_unit/row2_carry_i_11/CO[2]
                         net (fo=56, routed)          0.409     9.355    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.237     9.592 r  vga_sync_unit/row2_carry__1_i_5/O
                         net (fo=39, routed)          0.269     9.862    vga_sync_unit/row2_carry__1_i_5_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.097     9.959 f  vga_sync_unit/row2_carry__0_i_9_comp_1/O
                         net (fo=54, routed)          0.360    10.318    vga_sync_unit/h_count_reg_reg[9]_11
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.097    10.415 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=20, routed)          0.402    10.818    vga_sync_unit/DI[1]
    SLICE_X6Y30          LUT4 (Prop_lut4_I0_O)        0.097    10.915 r  vga_sync_unit/row2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.915    s/row2__91_carry_i_4[1]
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.317 r  s/row2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.317    s/row2_carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.491 r  s/row2_carry__1/CO[2]
                         net (fo=2, routed)           0.312    11.802    s/row2_carry__1_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.223    12.025 r  s/row2__91_carry__0_i_3/O
                         net (fo=2, routed)           0.320    12.346    s/row2__91_carry__0_i_3_n_0
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.097    12.443 r  s/row2__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.443    s/row2__91_carry__0_i_7_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.855 r  s/row2__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.855    s/row2__91_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.944 r  s/row2__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.944    s/row2__91_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.033 r  s/row2__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.033    s/row2__91_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    13.206 r  s/row2__91_carry__3/CO[2]
                         net (fo=3, routed)           0.417    13.622    s/row2__91_carry__3_i_2[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.237    13.859 r  s/row2__133_carry__0_i_1/O
                         net (fo=1, routed)           0.421    14.281    s/row2__133_carry__0_i_1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    14.566 r  s/row2__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.566    s/row2__133_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.655 r  s/row2__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.655    s/row2__133_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.814 r  s/row2__133_carry__2/O[0]
                         net (fo=2, routed)           0.340    15.154    s/row2__133_carry__2_n_7
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.630    15.784 r  s/row2__164_carry/O[2]
                         net (fo=1, routed)           0.316    16.100    vga_sync_unit/col_reg[0]_0[2]
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.217    16.317 r  vga_sync_unit/row2__169_carry_i_3/O
                         net (fo=1, routed)           0.000    16.317    s/col_reg[0]_1[3]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191    16.508 f  s/row2__169_carry/O[3]
                         net (fo=3, routed)           0.305    16.812    vga_sync_unit/col_reg[2][3]
    SLICE_X9Y37          LUT4 (Prop_lut4_I0_O)        0.222    17.034 f  vga_sync_unit/col[2]_i_6/O
                         net (fo=1, routed)           0.221    17.255    vga_sync_unit/col[2]_i_6_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I5_O)        0.097    17.352 r  vga_sync_unit/col[2]_i_1/O
                         net (fo=13, routed)          0.283    17.635    s/E[0]
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.097    17.732 r  s/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.442    18.174    s/rgb_reg[11]_i_1_n_0
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.136    13.862    s/clk_IBUF_BUFG
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[0]/C
                         clock pessimism              0.213    14.075    
                         clock uncertainty           -0.035    14.040    
    SLICE_X10Y33         FDSE (Setup_fdse_C_S)       -0.373    13.667    s/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                         -18.174    
  -------------------------------------------------------------------
                         slack                                 -4.507    

Slack (VIOLATED) :        -4.507ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.006ns  (logic 6.912ns (49.350%)  route 7.094ns (50.650%))
  Logic Levels:           30  (CARRY4=15 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.862 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.289     4.168    vga_sync_unit/CLK
    SLICE_X3Y28          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.341     4.509 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.385     4.894    vga_sync_unit/x[7]
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.097     4.991 f  vga_sync_unit/row2_carry_i_49/O
                         net (fo=2, routed)           0.307     5.298    vga_sync_unit/row2_carry_i_49_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I3_O)        0.097     5.395 r  vga_sync_unit/row2_carry_i_25/O
                         net (fo=2, routed)           0.415     5.810    vga_sync_unit/row2_carry_i_25_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.097     5.907 r  vga_sync_unit/row2_carry_i_29/O
                         net (fo=1, routed)           0.000     5.907    vga_sync_unit/row2_carry_i_29_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.384 r  vga_sync_unit/row2_carry_i_10/O[3]
                         net (fo=74, routed)          0.629     7.013    s/digit1__138_carry_0[1]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.686     7.699 r  s/row2_carry_i_38/O[3]
                         net (fo=3, routed)           0.541     8.241    vga_sync_unit/row2_carry_i_11_0[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.234     8.475 r  vga_sync_unit/row2_carry_i_56/O
                         net (fo=1, routed)           0.000     8.475    vga_sync_unit/row2_carry_i_56_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.774 r  vga_sync_unit/row2_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.774    vga_sync_unit/row2_carry_i_31_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.947 r  vga_sync_unit/row2_carry_i_11/CO[2]
                         net (fo=56, routed)          0.409     9.355    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.237     9.592 r  vga_sync_unit/row2_carry__1_i_5/O
                         net (fo=39, routed)          0.269     9.862    vga_sync_unit/row2_carry__1_i_5_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.097     9.959 f  vga_sync_unit/row2_carry__0_i_9_comp_1/O
                         net (fo=54, routed)          0.360    10.318    vga_sync_unit/h_count_reg_reg[9]_11
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.097    10.415 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=20, routed)          0.402    10.818    vga_sync_unit/DI[1]
    SLICE_X6Y30          LUT4 (Prop_lut4_I0_O)        0.097    10.915 r  vga_sync_unit/row2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.915    s/row2__91_carry_i_4[1]
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.317 r  s/row2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.317    s/row2_carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.491 r  s/row2_carry__1/CO[2]
                         net (fo=2, routed)           0.312    11.802    s/row2_carry__1_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.223    12.025 r  s/row2__91_carry__0_i_3/O
                         net (fo=2, routed)           0.320    12.346    s/row2__91_carry__0_i_3_n_0
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.097    12.443 r  s/row2__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.443    s/row2__91_carry__0_i_7_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.855 r  s/row2__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.855    s/row2__91_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.944 r  s/row2__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.944    s/row2__91_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.033 r  s/row2__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.033    s/row2__91_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    13.206 r  s/row2__91_carry__3/CO[2]
                         net (fo=3, routed)           0.417    13.622    s/row2__91_carry__3_i_2[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.237    13.859 r  s/row2__133_carry__0_i_1/O
                         net (fo=1, routed)           0.421    14.281    s/row2__133_carry__0_i_1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    14.566 r  s/row2__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.566    s/row2__133_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.655 r  s/row2__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.655    s/row2__133_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.814 r  s/row2__133_carry__2/O[0]
                         net (fo=2, routed)           0.340    15.154    s/row2__133_carry__2_n_7
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.630    15.784 r  s/row2__164_carry/O[2]
                         net (fo=1, routed)           0.316    16.100    vga_sync_unit/col_reg[0]_0[2]
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.217    16.317 r  vga_sync_unit/row2__169_carry_i_3/O
                         net (fo=1, routed)           0.000    16.317    s/col_reg[0]_1[3]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191    16.508 f  s/row2__169_carry/O[3]
                         net (fo=3, routed)           0.305    16.812    vga_sync_unit/col_reg[2][3]
    SLICE_X9Y37          LUT4 (Prop_lut4_I0_O)        0.222    17.034 f  vga_sync_unit/col[2]_i_6/O
                         net (fo=1, routed)           0.221    17.255    vga_sync_unit/col[2]_i_6_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I5_O)        0.097    17.352 r  vga_sync_unit/col[2]_i_1/O
                         net (fo=13, routed)          0.283    17.635    s/E[0]
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.097    17.732 r  s/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.442    18.174    s/rgb_reg[11]_i_1_n_0
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.136    13.862    s/clk_IBUF_BUFG
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[1]/C
                         clock pessimism              0.213    14.075    
                         clock uncertainty           -0.035    14.040    
    SLICE_X10Y33         FDSE (Setup_fdse_C_S)       -0.373    13.667    s/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                         -18.174    
  -------------------------------------------------------------------
                         slack                                 -4.507    

Slack (VIOLATED) :        -4.507ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.006ns  (logic 6.912ns (49.350%)  route 7.094ns (50.650%))
  Logic Levels:           30  (CARRY4=15 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.862 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.289     4.168    vga_sync_unit/CLK
    SLICE_X3Y28          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.341     4.509 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.385     4.894    vga_sync_unit/x[7]
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.097     4.991 f  vga_sync_unit/row2_carry_i_49/O
                         net (fo=2, routed)           0.307     5.298    vga_sync_unit/row2_carry_i_49_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I3_O)        0.097     5.395 r  vga_sync_unit/row2_carry_i_25/O
                         net (fo=2, routed)           0.415     5.810    vga_sync_unit/row2_carry_i_25_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.097     5.907 r  vga_sync_unit/row2_carry_i_29/O
                         net (fo=1, routed)           0.000     5.907    vga_sync_unit/row2_carry_i_29_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.384 r  vga_sync_unit/row2_carry_i_10/O[3]
                         net (fo=74, routed)          0.629     7.013    s/digit1__138_carry_0[1]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.686     7.699 r  s/row2_carry_i_38/O[3]
                         net (fo=3, routed)           0.541     8.241    vga_sync_unit/row2_carry_i_11_0[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.234     8.475 r  vga_sync_unit/row2_carry_i_56/O
                         net (fo=1, routed)           0.000     8.475    vga_sync_unit/row2_carry_i_56_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.774 r  vga_sync_unit/row2_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.774    vga_sync_unit/row2_carry_i_31_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.947 r  vga_sync_unit/row2_carry_i_11/CO[2]
                         net (fo=56, routed)          0.409     9.355    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.237     9.592 r  vga_sync_unit/row2_carry__1_i_5/O
                         net (fo=39, routed)          0.269     9.862    vga_sync_unit/row2_carry__1_i_5_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.097     9.959 f  vga_sync_unit/row2_carry__0_i_9_comp_1/O
                         net (fo=54, routed)          0.360    10.318    vga_sync_unit/h_count_reg_reg[9]_11
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.097    10.415 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=20, routed)          0.402    10.818    vga_sync_unit/DI[1]
    SLICE_X6Y30          LUT4 (Prop_lut4_I0_O)        0.097    10.915 r  vga_sync_unit/row2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.915    s/row2__91_carry_i_4[1]
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.317 r  s/row2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.317    s/row2_carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.491 r  s/row2_carry__1/CO[2]
                         net (fo=2, routed)           0.312    11.802    s/row2_carry__1_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.223    12.025 r  s/row2__91_carry__0_i_3/O
                         net (fo=2, routed)           0.320    12.346    s/row2__91_carry__0_i_3_n_0
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.097    12.443 r  s/row2__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.443    s/row2__91_carry__0_i_7_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.855 r  s/row2__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.855    s/row2__91_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.944 r  s/row2__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.944    s/row2__91_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.033 r  s/row2__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.033    s/row2__91_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    13.206 r  s/row2__91_carry__3/CO[2]
                         net (fo=3, routed)           0.417    13.622    s/row2__91_carry__3_i_2[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.237    13.859 r  s/row2__133_carry__0_i_1/O
                         net (fo=1, routed)           0.421    14.281    s/row2__133_carry__0_i_1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    14.566 r  s/row2__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.566    s/row2__133_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.655 r  s/row2__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.655    s/row2__133_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.814 r  s/row2__133_carry__2/O[0]
                         net (fo=2, routed)           0.340    15.154    s/row2__133_carry__2_n_7
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.630    15.784 r  s/row2__164_carry/O[2]
                         net (fo=1, routed)           0.316    16.100    vga_sync_unit/col_reg[0]_0[2]
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.217    16.317 r  vga_sync_unit/row2__169_carry_i_3/O
                         net (fo=1, routed)           0.000    16.317    s/col_reg[0]_1[3]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191    16.508 f  s/row2__169_carry/O[3]
                         net (fo=3, routed)           0.305    16.812    vga_sync_unit/col_reg[2][3]
    SLICE_X9Y37          LUT4 (Prop_lut4_I0_O)        0.222    17.034 f  vga_sync_unit/col[2]_i_6/O
                         net (fo=1, routed)           0.221    17.255    vga_sync_unit/col[2]_i_6_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I5_O)        0.097    17.352 r  vga_sync_unit/col[2]_i_1/O
                         net (fo=13, routed)          0.283    17.635    s/E[0]
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.097    17.732 r  s/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.442    18.174    s/rgb_reg[11]_i_1_n_0
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.136    13.862    s/clk_IBUF_BUFG
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[4]/C
                         clock pessimism              0.213    14.075    
                         clock uncertainty           -0.035    14.040    
    SLICE_X10Y33         FDSE (Setup_fdse_C_S)       -0.373    13.667    s/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                         -18.174    
  -------------------------------------------------------------------
                         slack                                 -4.507    

Slack (VIOLATED) :        -4.507ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.006ns  (logic 6.912ns (49.350%)  route 7.094ns (50.650%))
  Logic Levels:           30  (CARRY4=15 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.862 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.289     4.168    vga_sync_unit/CLK
    SLICE_X3Y28          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.341     4.509 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.385     4.894    vga_sync_unit/x[7]
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.097     4.991 f  vga_sync_unit/row2_carry_i_49/O
                         net (fo=2, routed)           0.307     5.298    vga_sync_unit/row2_carry_i_49_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I3_O)        0.097     5.395 r  vga_sync_unit/row2_carry_i_25/O
                         net (fo=2, routed)           0.415     5.810    vga_sync_unit/row2_carry_i_25_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.097     5.907 r  vga_sync_unit/row2_carry_i_29/O
                         net (fo=1, routed)           0.000     5.907    vga_sync_unit/row2_carry_i_29_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.384 r  vga_sync_unit/row2_carry_i_10/O[3]
                         net (fo=74, routed)          0.629     7.013    s/digit1__138_carry_0[1]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.686     7.699 r  s/row2_carry_i_38/O[3]
                         net (fo=3, routed)           0.541     8.241    vga_sync_unit/row2_carry_i_11_0[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.234     8.475 r  vga_sync_unit/row2_carry_i_56/O
                         net (fo=1, routed)           0.000     8.475    vga_sync_unit/row2_carry_i_56_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.774 r  vga_sync_unit/row2_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.774    vga_sync_unit/row2_carry_i_31_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.947 r  vga_sync_unit/row2_carry_i_11/CO[2]
                         net (fo=56, routed)          0.409     9.355    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.237     9.592 r  vga_sync_unit/row2_carry__1_i_5/O
                         net (fo=39, routed)          0.269     9.862    vga_sync_unit/row2_carry__1_i_5_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.097     9.959 f  vga_sync_unit/row2_carry__0_i_9_comp_1/O
                         net (fo=54, routed)          0.360    10.318    vga_sync_unit/h_count_reg_reg[9]_11
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.097    10.415 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=20, routed)          0.402    10.818    vga_sync_unit/DI[1]
    SLICE_X6Y30          LUT4 (Prop_lut4_I0_O)        0.097    10.915 r  vga_sync_unit/row2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.915    s/row2__91_carry_i_4[1]
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.317 r  s/row2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.317    s/row2_carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.491 r  s/row2_carry__1/CO[2]
                         net (fo=2, routed)           0.312    11.802    s/row2_carry__1_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.223    12.025 r  s/row2__91_carry__0_i_3/O
                         net (fo=2, routed)           0.320    12.346    s/row2__91_carry__0_i_3_n_0
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.097    12.443 r  s/row2__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.443    s/row2__91_carry__0_i_7_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.855 r  s/row2__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.855    s/row2__91_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.944 r  s/row2__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.944    s/row2__91_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.033 r  s/row2__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.033    s/row2__91_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    13.206 r  s/row2__91_carry__3/CO[2]
                         net (fo=3, routed)           0.417    13.622    s/row2__91_carry__3_i_2[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.237    13.859 r  s/row2__133_carry__0_i_1/O
                         net (fo=1, routed)           0.421    14.281    s/row2__133_carry__0_i_1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    14.566 r  s/row2__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.566    s/row2__133_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.655 r  s/row2__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.655    s/row2__133_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.814 r  s/row2__133_carry__2/O[0]
                         net (fo=2, routed)           0.340    15.154    s/row2__133_carry__2_n_7
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.630    15.784 r  s/row2__164_carry/O[2]
                         net (fo=1, routed)           0.316    16.100    vga_sync_unit/col_reg[0]_0[2]
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.217    16.317 r  vga_sync_unit/row2__169_carry_i_3/O
                         net (fo=1, routed)           0.000    16.317    s/col_reg[0]_1[3]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191    16.508 f  s/row2__169_carry/O[3]
                         net (fo=3, routed)           0.305    16.812    vga_sync_unit/col_reg[2][3]
    SLICE_X9Y37          LUT4 (Prop_lut4_I0_O)        0.222    17.034 f  vga_sync_unit/col[2]_i_6/O
                         net (fo=1, routed)           0.221    17.255    vga_sync_unit/col[2]_i_6_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I5_O)        0.097    17.352 r  vga_sync_unit/col[2]_i_1/O
                         net (fo=13, routed)          0.283    17.635    s/E[0]
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.097    17.732 r  s/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.442    18.174    s/rgb_reg[11]_i_1_n_0
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.136    13.862    s/clk_IBUF_BUFG
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[5]/C
                         clock pessimism              0.213    14.075    
                         clock uncertainty           -0.035    14.040    
    SLICE_X10Y33         FDSE (Setup_fdse_C_S)       -0.373    13.667    s/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                         -18.174    
  -------------------------------------------------------------------
                         slack                                 -4.507    

Slack (VIOLATED) :        -4.454ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.954ns  (logic 6.912ns (49.534%)  route 7.042ns (50.466%))
  Logic Levels:           30  (CARRY4=15 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.289     4.168    vga_sync_unit/CLK
    SLICE_X3Y28          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.341     4.509 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.385     4.894    vga_sync_unit/x[7]
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.097     4.991 f  vga_sync_unit/row2_carry_i_49/O
                         net (fo=2, routed)           0.307     5.298    vga_sync_unit/row2_carry_i_49_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I3_O)        0.097     5.395 r  vga_sync_unit/row2_carry_i_25/O
                         net (fo=2, routed)           0.415     5.810    vga_sync_unit/row2_carry_i_25_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.097     5.907 r  vga_sync_unit/row2_carry_i_29/O
                         net (fo=1, routed)           0.000     5.907    vga_sync_unit/row2_carry_i_29_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.384 r  vga_sync_unit/row2_carry_i_10/O[3]
                         net (fo=74, routed)          0.629     7.013    s/digit1__138_carry_0[1]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.686     7.699 r  s/row2_carry_i_38/O[3]
                         net (fo=3, routed)           0.541     8.241    vga_sync_unit/row2_carry_i_11_0[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.234     8.475 r  vga_sync_unit/row2_carry_i_56/O
                         net (fo=1, routed)           0.000     8.475    vga_sync_unit/row2_carry_i_56_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.774 r  vga_sync_unit/row2_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.774    vga_sync_unit/row2_carry_i_31_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.947 r  vga_sync_unit/row2_carry_i_11/CO[2]
                         net (fo=56, routed)          0.409     9.355    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.237     9.592 r  vga_sync_unit/row2_carry__1_i_5/O
                         net (fo=39, routed)          0.269     9.862    vga_sync_unit/row2_carry__1_i_5_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.097     9.959 f  vga_sync_unit/row2_carry__0_i_9_comp_1/O
                         net (fo=54, routed)          0.360    10.318    vga_sync_unit/h_count_reg_reg[9]_11
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.097    10.415 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=20, routed)          0.402    10.818    vga_sync_unit/DI[1]
    SLICE_X6Y30          LUT4 (Prop_lut4_I0_O)        0.097    10.915 r  vga_sync_unit/row2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.915    s/row2__91_carry_i_4[1]
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.317 r  s/row2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.317    s/row2_carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.491 r  s/row2_carry__1/CO[2]
                         net (fo=2, routed)           0.312    11.802    s/row2_carry__1_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.223    12.025 r  s/row2__91_carry__0_i_3/O
                         net (fo=2, routed)           0.320    12.346    s/row2__91_carry__0_i_3_n_0
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.097    12.443 r  s/row2__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.443    s/row2__91_carry__0_i_7_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.855 r  s/row2__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.855    s/row2__91_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.944 r  s/row2__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.944    s/row2__91_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.033 r  s/row2__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.033    s/row2__91_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    13.206 r  s/row2__91_carry__3/CO[2]
                         net (fo=3, routed)           0.417    13.622    s/row2__91_carry__3_i_2[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.237    13.859 r  s/row2__133_carry__0_i_1/O
                         net (fo=1, routed)           0.421    14.281    s/row2__133_carry__0_i_1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    14.566 r  s/row2__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.566    s/row2__133_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.655 r  s/row2__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.655    s/row2__133_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.814 r  s/row2__133_carry__2/O[0]
                         net (fo=2, routed)           0.340    15.154    s/row2__133_carry__2_n_7
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.630    15.784 r  s/row2__164_carry/O[2]
                         net (fo=1, routed)           0.316    16.100    vga_sync_unit/col_reg[0]_0[2]
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.217    16.317 r  vga_sync_unit/row2__169_carry_i_3/O
                         net (fo=1, routed)           0.000    16.317    s/col_reg[0]_1[3]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191    16.508 f  s/row2__169_carry/O[3]
                         net (fo=3, routed)           0.305    16.812    vga_sync_unit/col_reg[2][3]
    SLICE_X9Y37          LUT4 (Prop_lut4_I0_O)        0.222    17.034 f  vga_sync_unit/col[2]_i_6/O
                         net (fo=1, routed)           0.221    17.255    vga_sync_unit/col[2]_i_6_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I5_O)        0.097    17.352 r  vga_sync_unit/col[2]_i_1/O
                         net (fo=13, routed)          0.283    17.635    s/E[0]
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.097    17.732 r  s/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.390    18.122    s/rgb_reg[11]_i_1_n_0
    SLICE_X10Y35         FDSE                                         r  s/rgb_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.137    13.863    s/clk_IBUF_BUFG
    SLICE_X10Y35         FDSE                                         r  s/rgb_reg_reg[2]/C
                         clock pessimism              0.213    14.076    
                         clock uncertainty           -0.035    14.041    
    SLICE_X10Y35         FDSE (Setup_fdse_C_S)       -0.373    13.668    s/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.668    
                         arrival time                         -18.122    
  -------------------------------------------------------------------
                         slack                                 -4.454    

Slack (VIOLATED) :        -4.454ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.954ns  (logic 6.912ns (49.534%)  route 7.042ns (50.466%))
  Logic Levels:           30  (CARRY4=15 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.289     4.168    vga_sync_unit/CLK
    SLICE_X3Y28          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.341     4.509 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.385     4.894    vga_sync_unit/x[7]
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.097     4.991 f  vga_sync_unit/row2_carry_i_49/O
                         net (fo=2, routed)           0.307     5.298    vga_sync_unit/row2_carry_i_49_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I3_O)        0.097     5.395 r  vga_sync_unit/row2_carry_i_25/O
                         net (fo=2, routed)           0.415     5.810    vga_sync_unit/row2_carry_i_25_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.097     5.907 r  vga_sync_unit/row2_carry_i_29/O
                         net (fo=1, routed)           0.000     5.907    vga_sync_unit/row2_carry_i_29_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.384 r  vga_sync_unit/row2_carry_i_10/O[3]
                         net (fo=74, routed)          0.629     7.013    s/digit1__138_carry_0[1]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.686     7.699 r  s/row2_carry_i_38/O[3]
                         net (fo=3, routed)           0.541     8.241    vga_sync_unit/row2_carry_i_11_0[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.234     8.475 r  vga_sync_unit/row2_carry_i_56/O
                         net (fo=1, routed)           0.000     8.475    vga_sync_unit/row2_carry_i_56_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.774 r  vga_sync_unit/row2_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.774    vga_sync_unit/row2_carry_i_31_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.947 r  vga_sync_unit/row2_carry_i_11/CO[2]
                         net (fo=56, routed)          0.409     9.355    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.237     9.592 r  vga_sync_unit/row2_carry__1_i_5/O
                         net (fo=39, routed)          0.269     9.862    vga_sync_unit/row2_carry__1_i_5_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.097     9.959 f  vga_sync_unit/row2_carry__0_i_9_comp_1/O
                         net (fo=54, routed)          0.360    10.318    vga_sync_unit/h_count_reg_reg[9]_11
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.097    10.415 r  vga_sync_unit/row2_carry__0_i_3/O
                         net (fo=20, routed)          0.402    10.818    vga_sync_unit/DI[1]
    SLICE_X6Y30          LUT4 (Prop_lut4_I0_O)        0.097    10.915 r  vga_sync_unit/row2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.915    s/row2__91_carry_i_4[1]
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.317 r  s/row2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.317    s/row2_carry__0_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.491 r  s/row2_carry__1/CO[2]
                         net (fo=2, routed)           0.312    11.802    s/row2_carry__1_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.223    12.025 r  s/row2__91_carry__0_i_3/O
                         net (fo=2, routed)           0.320    12.346    s/row2__91_carry__0_i_3_n_0
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.097    12.443 r  s/row2__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.443    s/row2__91_carry__0_i_7_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.855 r  s/row2__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.855    s/row2__91_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.944 r  s/row2__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.944    s/row2__91_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.033 r  s/row2__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.033    s/row2__91_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    13.206 r  s/row2__91_carry__3/CO[2]
                         net (fo=3, routed)           0.417    13.622    s/row2__91_carry__3_i_2[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.237    13.859 r  s/row2__133_carry__0_i_1/O
                         net (fo=1, routed)           0.421    14.281    s/row2__133_carry__0_i_1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    14.566 r  s/row2__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.566    s/row2__133_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.655 r  s/row2__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.655    s/row2__133_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.814 r  s/row2__133_carry__2/O[0]
                         net (fo=2, routed)           0.340    15.154    s/row2__133_carry__2_n_7
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.630    15.784 r  s/row2__164_carry/O[2]
                         net (fo=1, routed)           0.316    16.100    vga_sync_unit/col_reg[0]_0[2]
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.217    16.317 r  vga_sync_unit/row2__169_carry_i_3/O
                         net (fo=1, routed)           0.000    16.317    s/col_reg[0]_1[3]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191    16.508 f  s/row2__169_carry/O[3]
                         net (fo=3, routed)           0.305    16.812    vga_sync_unit/col_reg[2][3]
    SLICE_X9Y37          LUT4 (Prop_lut4_I0_O)        0.222    17.034 f  vga_sync_unit/col[2]_i_6/O
                         net (fo=1, routed)           0.221    17.255    vga_sync_unit/col[2]_i_6_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I5_O)        0.097    17.352 r  vga_sync_unit/col[2]_i_1/O
                         net (fo=13, routed)          0.283    17.635    s/E[0]
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.097    17.732 r  s/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.390    18.122    s/rgb_reg[11]_i_1_n_0
    SLICE_X10Y35         FDSE                                         r  s/rgb_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.137    13.863    s/clk_IBUF_BUFG
    SLICE_X10Y35         FDSE                                         r  s/rgb_reg_reg[3]/C
                         clock pessimism              0.213    14.076    
                         clock uncertainty           -0.035    14.041    
    SLICE_X10Y35         FDSE (Setup_fdse_C_S)       -0.373    13.668    s/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.668    
                         arrival time                         -18.122    
  -------------------------------------------------------------------
                         slack                                 -4.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 s/gradient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    s/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  s/gradient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  s/gradient_reg[8]/Q
                         net (fo=2, routed)           0.097     1.683    s/gradient_reg[8]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.728 r  s/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.728    s/rgb_reg[8]_i_1_n_0
    SLICE_X10Y34         FDRE                                         r  s/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.830     1.957    s/clk_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  s/rgb_reg_reg[8]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X10Y34         FDRE (Hold_fdre_C_D)         0.120     1.578    s/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 s/gradient_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.760%)  route 0.101ns (35.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.561     1.444    s/clk_IBUF_BUFG
    SLICE_X11Y33         FDRE                                         r  s/gradient_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  s/gradient_reg[4]/Q
                         net (fo=2, routed)           0.101     1.686    s/gradient_reg[4]
    SLICE_X10Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.731 r  s/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.731    s/rgb_reg[4]_i_1_n_0
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.829     1.956    s/clk_IBUF_BUFG
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[4]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X10Y33         FDSE (Hold_fdse_C_D)         0.121     1.578    s/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 s/gradient_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.583%)  route 0.137ns (42.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    s/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  s/gradient_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  s/gradient_reg[10]/Q
                         net (fo=2, routed)           0.137     1.723    s/gradient_reg[10]
    SLICE_X12Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.768 r  s/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.768    s/rgb_reg[10]_i_1_n_0
    SLICE_X12Y34         FDRE                                         r  s/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.830     1.957    s/clk_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  s/rgb_reg_reg[10]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.120     1.599    s/rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 s/gradient_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.486%)  route 0.146ns (43.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.560     1.443    s/clk_IBUF_BUFG
    SLICE_X11Y32         FDRE                                         r  s/gradient_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  s/gradient_reg[1]/Q
                         net (fo=2, routed)           0.146     1.730    s/gradient_reg[1]
    SLICE_X10Y33         LUT2 (Prop_lut2_I0_O)        0.048     1.778 r  s/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.778    s/rgb_reg[1]_i_1_n_0
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.829     1.956    s/clk_IBUF_BUFG
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[1]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X10Y33         FDSE (Hold_fdse_C_D)         0.131     1.589    s/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 s/gradient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.188ns (55.751%)  route 0.149ns (44.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.561     1.444    s/clk_IBUF_BUFG
    SLICE_X11Y33         FDRE                                         r  s/gradient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  s/gradient_reg[5]/Q
                         net (fo=2, routed)           0.149     1.734    s/gradient_reg[5]
    SLICE_X10Y33         LUT2 (Prop_lut2_I0_O)        0.047     1.781 r  s/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.781    s/rgb_reg[5]_i_1_n_0
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.829     1.956    s/clk_IBUF_BUFG
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[5]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X10Y33         FDSE (Hold_fdse_C_D)         0.131     1.588    s/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 s/gradient_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.187ns (55.454%)  route 0.150ns (44.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    s/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  s/gradient_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  s/gradient_reg[9]/Q
                         net (fo=2, routed)           0.150     1.736    s/gradient_reg[9]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.046     1.782 r  s/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.782    s/rgb_reg[9]_i_1_n_0
    SLICE_X10Y34         FDRE                                         r  s/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.830     1.957    s/clk_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  s/rgb_reg_reg[9]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X10Y34         FDRE (Hold_fdre_C_D)         0.131     1.589    s/rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.063%)  route 0.146ns (43.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    vga_sync_unit/CLK
    SLICE_X3Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.146     1.753    vga_sync_unit/x[5]
    SLICE_X1Y27          LUT4 (Prop_lut4_I2_O)        0.045     1.798 r  vga_sync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga_sync_unit/h_count_reg[6]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.853     1.980    vga_sync_unit/CLK
    SLICE_X1Y27          FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.091     1.572    vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.212ns (55.610%)  route 0.169ns (44.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    vga_sync_unit/CLK
    SLICE_X12Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=35, routed)          0.169     1.778    vga_sync_unit/y[9]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.048     1.826 r  vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga_sync_unit/v_count_reg[2]_i_1_n_0
    SLICE_X14Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.831     1.958    vga_sync_unit/CLK
    SLICE_X14Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.131     1.591    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.832%)  route 0.170ns (48.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.581     1.464    vga_sync_unit/CLK
    SLICE_X4Y26          FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.170     1.775    vga_sync_unit/pixel_reg[0]
    SLICE_X4Y26          LUT2 (Prop_lut2_I0_O)        0.042     1.817 r  vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga_sync_unit/pixel_next[1]
    SLICE_X4Y26          FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.849     1.976    vga_sync_unit/CLK
    SLICE_X4Y26          FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.107     1.571    vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 s/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.703%)  route 0.119ns (30.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.557     1.440    s/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  s/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  s/count_reg[10]/Q
                         net (fo=2, routed)           0.119     1.723    s/count_reg[10]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  s/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    s/count_reg[8]_i_1_n_5
    SLICE_X10Y29         FDRE                                         r  s/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.825     1.952    s/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  s/count_reg[10]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.134     1.574    s/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y36    s/col_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y37    s/col_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y37    s/col_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y27   s/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y29   s/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y29   s/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y30   s/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y30   s/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y30   s/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    s/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    s/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    s/col_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    s/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    s/col_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    s/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y27   s/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y27   s/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   s/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   s/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    s/col_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    s/col_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    s/col_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    s/col_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    s/col_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    s/col_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y27   s/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y27   s/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   s/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   s/count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.633ns  (logic 3.580ns (46.897%)  route 4.053ns (53.103%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.286     4.165    vga_sync_unit/CLK
    SLICE_X3Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.341     4.506 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=85, routed)          2.369     6.875    vga_sync_unit/Q[0]
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.097     6.972 r  vga_sync_unit/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.684     8.657    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.142    11.798 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.798    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.531ns  (logic 3.584ns (47.590%)  route 3.947ns (52.410%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.286     4.165    vga_sync_unit/CLK
    SLICE_X3Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.341     4.506 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=85, routed)          2.263     6.769    vga_sync_unit/Q[0]
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.097     6.866 r  vga_sync_unit/rgb_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.684     8.550    rgb_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.146    11.696 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.696    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.536ns  (logic 3.852ns (51.111%)  route 3.684ns (48.889%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.237     4.116    vga_sync_unit/CLK
    SLICE_X14Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.393     4.509 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=24, routed)          1.168     5.677    vga_sync_unit/y[6]
    SLICE_X12Y35         LUT4 (Prop_lut4_I2_O)        0.100     5.777 f  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.128     6.905    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.234     7.139 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.389     8.528    rgb_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         3.125    11.652 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.652    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.474ns  (logic 3.590ns (48.025%)  route 3.885ns (51.975%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.286     4.165    vga_sync_unit/CLK
    SLICE_X3Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.341     4.506 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=85, routed)          2.355     6.861    vga_sync_unit/Q[0]
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.097     6.958 r  vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.530     8.488    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.152    11.639 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.639    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 3.855ns (51.471%)  route 3.635ns (48.529%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.237     4.116    vga_sync_unit/CLK
    SLICE_X14Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.393     4.509 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=24, routed)          1.168     5.677    vga_sync_unit/y[6]
    SLICE_X12Y35         LUT4 (Prop_lut4_I2_O)        0.100     5.777 f  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          0.782     6.559    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.234     6.793 r  vga_sync_unit/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.684     8.478    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.128    11.605 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.605    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.479ns  (logic 3.845ns (51.409%)  route 3.634ns (48.591%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.237     4.116    vga_sync_unit/CLK
    SLICE_X14Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.393     4.509 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=24, routed)          1.168     5.677    vga_sync_unit/y[6]
    SLICE_X12Y35         LUT4 (Prop_lut4_I2_O)        0.100     5.777 f  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.067     6.844    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.234     7.078 r  vga_sync_unit/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.399     8.477    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.118    11.595 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.595    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 3.591ns (48.475%)  route 3.817ns (51.525%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.286     4.165    vga_sync_unit/CLK
    SLICE_X3Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.341     4.506 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=85, routed)          2.100     6.607    vga_sync_unit/Q[0]
    SLICE_X8Y35          LUT6 (Prop_lut6_I2_O)        0.097     6.704 r  vga_sync_unit/rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.420    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.153    11.573 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.573    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.378ns  (logic 3.579ns (48.513%)  route 3.799ns (51.487%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.286     4.165    vga_sync_unit/CLK
    SLICE_X3Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.341     4.506 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=85, routed)          2.296     6.802    vga_sync_unit/Q[0]
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.097     6.899 r  vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.503     8.402    rgb_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.141    11.543 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.543    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.366ns  (logic 3.581ns (48.619%)  route 3.785ns (51.381%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.286     4.165    vga_sync_unit/CLK
    SLICE_X3Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.341     4.506 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=85, routed)          2.299     6.805    vga_sync_unit/Q[0]
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.097     6.902 r  vga_sync_unit/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.486     8.388    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.143    11.531 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.531    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.320ns  (logic 3.873ns (52.913%)  route 3.447ns (47.087%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.237     4.116    vga_sync_unit/CLK
    SLICE_X14Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.393     4.509 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=24, routed)          1.168     5.677    vga_sync_unit/y[6]
    SLICE_X12Y35         LUT4 (Prop_lut4_I2_O)        0.100     5.777 f  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          0.756     6.533    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.234     6.767 r  vga_sync_unit/rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.523     8.290    rgb_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.146    11.436 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.436    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.339ns (80.136%)  route 0.332ns (19.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    vga_sync_unit/CLK
    SLICE_X5Y28          FDCE                                         r  vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           0.332     1.939    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.137 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.137    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.345ns (74.042%)  route 0.472ns (25.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.557     1.440    vga_sync_unit/CLK
    SLICE_X11Y29         FDCE                                         r  vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           0.472     2.053    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.257 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.257    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.472ns (73.358%)  route 0.534ns (26.642%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    s/clk_IBUF_BUFG
    SLICE_X10Y35         FDSE                                         r  s/rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDSE (Prop_fdse_C_Q)         0.148     1.593 r  s/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.054     1.647    vga_sync_unit/rgb_reg[3]
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.098     1.745 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.481     2.226    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.451 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.451    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.406ns (69.757%)  route 0.609ns (30.243%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.561     1.444    s/clk_IBUF_BUFG
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDSE (Prop_fdse_C_Q)         0.164     1.608 r  s/rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.138     1.747    vga_sync_unit/rgb_reg[0]
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  vga_sync_unit/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.471     2.262    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.459 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.459    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.451ns (70.694%)  route 0.601ns (29.306%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.561     1.444    s/clk_IBUF_BUFG
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDSE (Prop_fdse_C_Q)         0.148     1.592 r  s/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.138     1.730    vga_sync_unit/rgb_reg[1]
    SLICE_X10Y33         LUT6 (Prop_lut6_I5_O)        0.098     1.828 r  vga_sync_unit/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.464     2.291    rgb_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.496 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.496    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.416ns (65.554%)  route 0.744ns (34.446%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    s/clk_IBUF_BUFG
    SLICE_X11Y35         FDSE                                         r  s/rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  s/rgb_reg_reg[6]/Q
                         net (fo=1, routed)           0.213     1.800    vga_sync_unit/rgb_reg[6]
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.531     2.375    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.605 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.605    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.431ns (65.917%)  route 0.740ns (34.083%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.561     1.444    s/clk_IBUF_BUFG
    SLICE_X10Y33         FDSE                                         r  s/rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDSE (Prop_fdse_C_Q)         0.164     1.608 r  s/rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.222     1.830    vga_sync_unit/rgb_reg[4]
    SLICE_X10Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  vga_sync_unit/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.518     2.393    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.615 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.615    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.390ns (63.737%)  route 0.791ns (36.263%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    s/clk_IBUF_BUFG
    SLICE_X11Y36         FDSE                                         r  s/rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.339     1.925    vga_sync_unit/rgb_reg[11]
    SLICE_X8Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.970 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.452     2.422    rgb_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.625 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.625    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.429ns (64.890%)  route 0.773ns (35.110%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    s/clk_IBUF_BUFG
    SLICE_X10Y35         FDSE                                         r  s/rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDSE (Prop_fdse_C_Q)         0.164     1.609 r  s/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.260     1.869    vga_sync_unit/rgb_reg[2]
    SLICE_X10Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.914 r  vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.513     2.427    rgb_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.647 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.647    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.429ns (63.578%)  route 0.819ns (36.422%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    vga_sync_unit/CLK
    SLICE_X12Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=35, routed)          0.191     1.801    vga_sync_unit/y[9]
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  vga_sync_unit/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.627     2.473    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.693 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.693    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            s/number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.481ns  (logic 1.497ns (33.415%)  route 2.984ns (66.585%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           2.382     3.685    s/sw_IBUF[14]
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.097     3.782 r  s/number[2]_i_2/O
                         net (fo=1, routed)           0.602     4.384    s/number[2]_i_2_n_0
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.097     4.481 r  s/number[2]_i_1/O
                         net (fo=1, routed)           0.000     4.481    s/number[2]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  s/number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.200     3.926    s/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  s/number_reg[2]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            s/number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.455ns  (logic 1.509ns (33.874%)  route 2.946ns (66.126%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.301     1.301 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           2.489     3.790    s/sw_IBUF[13]
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.097     3.887 r  s/number[1]_i_2/O
                         net (fo=1, routed)           0.457     4.344    s/number[1]_i_2_n_0
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.111     4.455 r  s/number[1]_i_1/O
                         net (fo=1, routed)           0.000     4.455    s/number[1]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  s/number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.200     3.926    s/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  s/number_reg[1]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            s/number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.441ns  (logic 1.522ns (34.267%)  route 2.919ns (65.733%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.312     1.312 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           2.509     3.821    s/sw_IBUF[11]
    SLICE_X3Y40          LUT6 (Prop_lut6_I1_O)        0.097     3.918 r  s/number[3]_i_3/O
                         net (fo=1, routed)           0.411     4.328    s/number[3]_i_3_n_0
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.113     4.441 r  s/number[3]_i_2/O
                         net (fo=1, routed)           0.000     4.441    s/number[3]_i_2_n_0
    SLICE_X4Y40          FDRE                                         r  s/number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.200     3.926    s/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  s/number_reg[3]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            s/number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.268ns  (logic 1.511ns (35.397%)  route 2.757ns (64.603%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.317     1.317 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           2.337     3.653    s/sw_IBUF[12]
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.097     3.750 r  s/number[0]_i_2/O
                         net (fo=1, routed)           0.421     4.171    s/number[0]_i_2_n_0
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.097     4.268 r  s/number[0]_i_1/O
                         net (fo=1, routed)           0.000     4.268    s/number[0]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  s/number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.200     3.926    s/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  s/number_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.777ns  (logic 1.289ns (34.134%)  route 2.488ns (65.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          2.488     3.777    vga_sync_unit/AR[0]
    SLICE_X14Y35         FDCE                                         f  vga_sync_unit/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.136     3.862    vga_sync_unit/CLK
    SLICE_X14Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.777ns  (logic 1.289ns (34.134%)  route 2.488ns (65.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          2.488     3.777    vga_sync_unit/AR[0]
    SLICE_X14Y35         FDCE                                         f  vga_sync_unit/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.136     3.862    vga_sync_unit/CLK
    SLICE_X14Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.777ns  (logic 1.289ns (34.134%)  route 2.488ns (65.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          2.488     3.777    vga_sync_unit/AR[0]
    SLICE_X14Y35         FDCE                                         f  vga_sync_unit/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.136     3.862    vga_sync_unit/CLK
    SLICE_X14Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.777ns  (logic 1.289ns (34.134%)  route 2.488ns (65.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          2.488     3.777    vga_sync_unit/AR[0]
    SLICE_X14Y35         FDCE                                         f  vga_sync_unit/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.136     3.862    vga_sync_unit/CLK
    SLICE_X14Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.777ns  (logic 1.289ns (34.134%)  route 2.488ns (65.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          2.488     3.777    vga_sync_unit/AR[0]
    SLICE_X14Y35         FDCE                                         f  vga_sync_unit/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.136     3.862    vga_sync_unit/CLK
    SLICE_X14Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.662ns  (logic 1.289ns (35.208%)  route 2.373ns (64.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          2.373     3.662    vga_sync_unit/AR[0]
    SLICE_X12Y36         FDCE                                         f  vga_sync_unit/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.137     3.863    vga_sync_unit/CLK
    SLICE_X12Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.210ns (25.449%)  route 0.614ns (74.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.614     0.823    vga_sync_unit/AR[0]
    SLICE_X3Y25          FDCE                                         f  vga_sync_unit/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.850     1.977    vga_sync_unit/CLK
    SLICE_X3Y25          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.210ns (23.296%)  route 0.690ns (76.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.690     0.899    vga_sync_unit/AR[0]
    SLICE_X3Y26          FDCE                                         f  vga_sync_unit/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.851     1.978    vga_sync_unit/CLK
    SLICE_X3Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.210ns (23.296%)  route 0.690ns (76.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.690     0.899    vga_sync_unit/AR[0]
    SLICE_X3Y26          FDCE                                         f  vga_sync_unit/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.851     1.978    vga_sync_unit/CLK
    SLICE_X3Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.210ns (23.296%)  route 0.690ns (76.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.690     0.899    vga_sync_unit/AR[0]
    SLICE_X3Y26          FDCE                                         f  vga_sync_unit/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.851     1.978    vga_sync_unit/CLK
    SLICE_X3Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[5]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.210ns (22.920%)  route 0.705ns (77.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.705     0.914    vga_sync_unit/AR[0]
    SLICE_X0Y30          FDCE                                         f  vga_sync_unit/h_count_reg_reg[5]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     1.983    vga_sync_unit/CLK
    SLICE_X0Y30          FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]_replica_1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.210ns (21.896%)  route 0.747ns (78.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.747     0.957    vga_sync_unit/AR[0]
    SLICE_X2Y27          FDCE                                         f  vga_sync_unit/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.853     1.980    vga_sync_unit/CLK
    SLICE_X2Y27          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[2]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.210ns (21.896%)  route 0.747ns (78.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.747     0.957    vga_sync_unit/AR[0]
    SLICE_X3Y27          FDCE                                         f  vga_sync_unit/h_count_reg_reg[2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.853     1.980    vga_sync_unit/CLK
    SLICE_X3Y27          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]_replica/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/pixel_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.210ns (20.474%)  route 0.814ns (79.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.814     1.023    vga_sync_unit/AR[0]
    SLICE_X4Y26          FDCE                                         f  vga_sync_unit/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.849     1.976    vga_sync_unit/CLK
    SLICE_X4Y26          FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/pixel_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.210ns (20.474%)  route 0.814ns (79.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.814     1.023    vga_sync_unit/AR[0]
    SLICE_X4Y26          FDCE                                         f  vga_sync_unit/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.849     1.976    vga_sync_unit/CLK
    SLICE_X4Y26          FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.210ns (20.351%)  route 0.820ns (79.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=27, routed)          0.820     1.030    vga_sync_unit/AR[0]
    SLICE_X1Y27          FDCE                                         f  vga_sync_unit/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.853     1.980    vga_sync_unit/CLK
    SLICE_X1Y27          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C





