{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669687991505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669687991513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 18:13:11 2022 " "Processing started: Mon Nov 28 18:13:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669687991513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687991513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3SoftcoreDesign -c Lab3SoftcoreDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3SoftcoreDesign -c Lab3SoftcoreDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669687991513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669687992208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669687992208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3softcoredesign.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3softcoredesign.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3SoftcoreDesign " "Found entity 1: Lab3SoftcoreDesign" {  } { { "Lab3SoftcoreDesign.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/Lab3SoftcoreDesign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/qsyssystem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/qsyssystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem " "Found entity 1: QsysSystem" {  } { { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QsysSystem/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QsysSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_irq_mapper " "Found entity 1: QsysSystem_irq_mapper" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0 " "Found entity 1: QsysSystem_mm_interconnect_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: QsysSystem_mm_interconnect_0_avalon_st_adapter" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_rsp_mux_001 " "Found entity 1: QsysSystem_mm_interconnect_0_rsp_mux_001" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001199 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_rsp_mux " "Found entity 1: QsysSystem_mm_interconnect_0_rsp_mux" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_rsp_demux_001 " "Found entity 1: QsysSystem_mm_interconnect_0_rsp_demux_001" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_rsp_demux " "Found entity 1: QsysSystem_mm_interconnect_0_rsp_demux" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_cmd_mux_001 " "Found entity 1: QsysSystem_mm_interconnect_0_cmd_mux_001" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_cmd_mux " "Found entity 1: QsysSystem_mm_interconnect_0_cmd_mux" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_cmd_demux_001 " "Found entity 1: QsysSystem_mm_interconnect_0_cmd_demux_001" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_cmd_demux " "Found entity 1: QsysSystem_mm_interconnect_0_cmd_demux" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001301 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QsysSystem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "QsysSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysSystem_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669688001337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysSystem_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669688001337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_router_003_default_decode " "Found entity 1: QsysSystem_mm_interconnect_0_router_003_default_decode" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001338 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_mm_interconnect_0_router_003 " "Found entity 2: QsysSystem_mm_interconnect_0_router_003" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysSystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669688001348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysSystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669688001348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: QsysSystem_mm_interconnect_0_router_002_default_decode" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001348 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_mm_interconnect_0_router_002 " "Found entity 2: QsysSystem_mm_interconnect_0_router_002" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysSystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669688001357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysSystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669688001357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: QsysSystem_mm_interconnect_0_router_001_default_decode" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001358 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_mm_interconnect_0_router_001 " "Found entity 2: QsysSystem_mm_interconnect_0_router_001" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysSystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669688001367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysSystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669688001367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_router_default_decode " "Found entity 1: QsysSystem_mm_interconnect_0_router_default_decode" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001368 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_mm_interconnect_0_router " "Found entity 2: QsysSystem_mm_interconnect_0_router" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_timer_0 " "Found entity 1: QsysSystem_timer_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_timer_0.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Switches " "Found entity 1: QsysSystem_Switches" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Switches.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_sevseg4msb.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_sevseg4msb.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_SevSeg4MSB " "Found entity 1: QsysSystem_SevSeg4MSB" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SevSeg4MSB.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_SevSeg4MSB.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_SYSID " "Found entity 1: QsysSystem_SYSID" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SYSID.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_SYSID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_SDRAM_input_efifo_module " "Found entity 1: QsysSystem_SDRAM_input_efifo_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001455 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_SDRAM " "Found entity 2: QsysSystem_SDRAM" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_red_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_red_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_RED_LEDs " "Found entity 1: QsysSystem_RED_LEDs" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_RED_LEDs.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_RED_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688001459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688001459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_processor.v 27 27 " "Found 27 design units, including 27 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Processor_ic_data_module " "Found entity 1: QsysSystem_Processor_ic_data_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_Processor_ic_tag_module " "Found entity 2: QsysSystem_Processor_ic_tag_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "3 QsysSystem_Processor_bht_module " "Found entity 3: QsysSystem_Processor_bht_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "4 QsysSystem_Processor_register_bank_a_module " "Found entity 4: QsysSystem_Processor_register_bank_a_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "5 QsysSystem_Processor_register_bank_b_module " "Found entity 5: QsysSystem_Processor_register_bank_b_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "6 QsysSystem_Processor_dc_tag_module " "Found entity 6: QsysSystem_Processor_dc_tag_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "7 QsysSystem_Processor_dc_data_module " "Found entity 7: QsysSystem_Processor_dc_data_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "8 QsysSystem_Processor_dc_victim_module " "Found entity 8: QsysSystem_Processor_dc_victim_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "9 QsysSystem_Processor_nios2_oci_debug " "Found entity 9: QsysSystem_Processor_nios2_oci_debug" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "10 QsysSystem_Processor_ociram_sp_ram_module " "Found entity 10: QsysSystem_Processor_ociram_sp_ram_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "11 QsysSystem_Processor_nios2_ocimem " "Found entity 11: QsysSystem_Processor_nios2_ocimem" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "12 QsysSystem_Processor_nios2_avalon_reg " "Found entity 12: QsysSystem_Processor_nios2_avalon_reg" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "13 QsysSystem_Processor_nios2_oci_break " "Found entity 13: QsysSystem_Processor_nios2_oci_break" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 1041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "14 QsysSystem_Processor_nios2_oci_xbrk " "Found entity 14: QsysSystem_Processor_nios2_oci_xbrk" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 1336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "15 QsysSystem_Processor_nios2_oci_dbrk " "Found entity 15: QsysSystem_Processor_nios2_oci_dbrk" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 1597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "16 QsysSystem_Processor_nios2_oci_itrace " "Found entity 16: QsysSystem_Processor_nios2_oci_itrace" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 1786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "17 QsysSystem_Processor_nios2_oci_td_mode " "Found entity 17: QsysSystem_Processor_nios2_oci_td_mode" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "18 QsysSystem_Processor_nios2_oci_dtrace " "Found entity 18: QsysSystem_Processor_nios2_oci_dtrace" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "19 QsysSystem_Processor_nios2_oci_compute_input_tm_cnt " "Found entity 19: QsysSystem_Processor_nios2_oci_compute_input_tm_cnt" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "20 QsysSystem_Processor_nios2_oci_fifo_wrptr_inc " "Found entity 20: QsysSystem_Processor_nios2_oci_fifo_wrptr_inc" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "21 QsysSystem_Processor_nios2_oci_fifo_cnt_inc " "Found entity 21: QsysSystem_Processor_nios2_oci_fifo_cnt_inc" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "22 QsysSystem_Processor_nios2_oci_fifo " "Found entity 22: QsysSystem_Processor_nios2_oci_fifo" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "23 QsysSystem_Processor_nios2_oci_pib " "Found entity 23: QsysSystem_Processor_nios2_oci_pib" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "24 QsysSystem_Processor_nios2_oci_im " "Found entity 24: QsysSystem_Processor_nios2_oci_im" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "25 QsysSystem_Processor_nios2_performance_monitors " "Found entity 25: QsysSystem_Processor_nios2_performance_monitors" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "26 QsysSystem_Processor_nios2_oci " "Found entity 26: QsysSystem_Processor_nios2_oci" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""} { "Info" "ISGN_ENTITY_NAME" "27 QsysSystem_Processor " "Found entity 27: QsysSystem_Processor" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_processor_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_processor_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Processor_jtag_debug_module_sysclk " "Found entity 1: QsysSystem_Processor_jtag_debug_module_sysclk" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_sysclk.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_processor_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_processor_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Processor_jtag_debug_module_tck " "Found entity 1: QsysSystem_Processor_jtag_debug_module_tck" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_tck.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_processor_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_processor_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Processor_jtag_debug_module_wrapper " "Found entity 1: QsysSystem_Processor_jtag_debug_module_wrapper" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_processor_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_processor_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Processor_mult_cell " "Found entity 1: QsysSystem_Processor_mult_cell" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_processor_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_processor_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Processor_oci_test_bench " "Found entity 1: QsysSystem_Processor_oci_test_bench" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_oci_test_bench.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_processor_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_processor_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Processor_test_bench " "Found entity 1: QsysSystem_Processor_test_bench" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_test_bench.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_on_chip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_on_chip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_On_Chip_Mem " "Found entity 1: QsysSystem_On_Chip_Mem" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_KEYS " "Found entity 1: QsysSystem_KEYS" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_KEYS.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_KEYS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_JTAG_UART_sim_scfifo_w " "Found entity 1: QsysSystem_JTAG_UART_sim_scfifo_w" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002226 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_JTAG_UART_scfifo_w " "Found entity 2: QsysSystem_JTAG_UART_scfifo_w" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002226 ""} { "Info" "ISGN_ENTITY_NAME" "3 QsysSystem_JTAG_UART_sim_scfifo_r " "Found entity 3: QsysSystem_JTAG_UART_sim_scfifo_r" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002226 ""} { "Info" "ISGN_ENTITY_NAME" "4 QsysSystem_JTAG_UART_scfifo_r " "Found entity 4: QsysSystem_JTAG_UART_scfifo_r" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002226 ""} { "Info" "ISGN_ENTITY_NAME" "5 QsysSystem_JTAG_UART " "Found entity 5: QsysSystem_JTAG_UART" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_green_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_green_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_GREEN_LEDs " "Found entity 1: QsysSystem_GREEN_LEDs" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_GREEN_LEDs.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_GREEN_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_CLK " "Found entity 1: QsysSystem_CLK" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_CLK.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_CLK.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "QsysSystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002251 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_Processor.v(2138) " "Verilog HDL or VHDL warning at QsysSystem_Processor.v(2138): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669688002268 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_Processor.v(2140) " "Verilog HDL or VHDL warning at QsysSystem_Processor.v(2140): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2140 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669688002268 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_Processor.v(2298) " "Verilog HDL or VHDL warning at QsysSystem_Processor.v(2298): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2298 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669688002269 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_Processor.v(3128) " "Verilog HDL or VHDL warning at QsysSystem_Processor.v(3128): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3128 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669688002271 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_SDRAM.v(318) " "Verilog HDL or VHDL warning at QsysSystem_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669688002276 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_SDRAM.v(328) " "Verilog HDL or VHDL warning at QsysSystem_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669688002276 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_SDRAM.v(338) " "Verilog HDL or VHDL warning at QsysSystem_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669688002277 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_SDRAM.v(682) " "Verilog HDL or VHDL warning at QsysSystem_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669688002278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3SoftcoreDesign " "Elaborating entity \"Lab3SoftcoreDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669688002406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem QsysSystem:Softcore " "Elaborating entity \"QsysSystem\" for hierarchy \"QsysSystem:Softcore\"" {  } { { "Lab3SoftcoreDesign.v" "Softcore" { Text "C:/intelFPGA_lite/16.1/Lab3/Lab3SoftcoreDesign.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_CLK QsysSystem:Softcore\|QsysSystem_CLK:clk " "Elaborating entity \"QsysSystem_CLK\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_CLK:clk\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "clk" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_CLK.v" "sys_pll" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_CLK.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002539 ""}  } { { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669688002539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_CLK.v" "reset_from_locked" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_CLK.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_GREEN_LEDs QsysSystem:Softcore\|QsysSystem_GREEN_LEDs:green_leds " "Elaborating entity \"QsysSystem_GREEN_LEDs\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_GREEN_LEDs:green_leds\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "green_leds" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_JTAG_UART QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart " "Elaborating entity \"QsysSystem_JTAG_UART\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "jtag_uart" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_JTAG_UART_scfifo_w QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w " "Elaborating entity \"QsysSystem_JTAG_UART_scfifo_w\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "the_QsysSystem_JTAG_UART_scfifo_w" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "wfifo" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688002833 ""}  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669688002833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/16.1/Lab3/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/intelFPGA_lite/16.1/Lab3/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688002974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688002974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/16.1/Lab3/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688002975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688003031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688003031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/intelFPGA_lite/16.1/Lab3/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688003032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688003088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688003088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/16.1/Lab3/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688003089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_JTAG_UART_scfifo_r QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_r:the_QsysSystem_JTAG_UART_scfifo_r " "Elaborating entity \"QsysSystem_JTAG_UART_scfifo_r\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_r:the_QsysSystem_JTAG_UART_scfifo_r\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "the_QsysSystem_JTAG_UART_scfifo_r" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688003101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "QsysSystem_JTAG_UART_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688003358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688003382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003382 ""}  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669688003382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688003806 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688003817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688003834 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688003850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_KEYS QsysSystem:Softcore\|QsysSystem_KEYS:keys " "Elaborating entity \"QsysSystem_KEYS\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_KEYS:keys\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "keys" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688003853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_On_Chip_Mem QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem " "Elaborating entity \"QsysSystem_On_Chip_Mem\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "on_chip_mem" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688003867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688003921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688003933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file QsysSystem_On_Chip_Mem.hex " "Parameter \"init_file\" = \"QsysSystem_On_Chip_Mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688003933 ""}  } { { "QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669688003933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2h1 " "Found entity 1: altsyncram_v2h1" {  } { { "db/altsyncram_v2h1.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altsyncram_v2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688003986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688003986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2h1 QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_v2h1:auto_generated " "Elaborating entity \"altsyncram_v2h1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_v2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688003987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor QsysSystem:Softcore\|QsysSystem_Processor:processor " "Elaborating entity \"QsysSystem_Processor\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "processor" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688004115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_test_bench QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_test_bench:the_QsysSystem_Processor_test_bench " "Elaborating entity \"QsysSystem_Processor_test_bench\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_test_bench:the_QsysSystem_Processor_test_bench\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_test_bench" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 6149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688004502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_ic_data_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_data_module:QsysSystem_Processor_ic_data " "Elaborating entity \"QsysSystem_Processor_ic_data_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_data_module:QsysSystem_Processor_ic_data\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_ic_data" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 7174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688004544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_data_module:QsysSystem_Processor_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_data_module:QsysSystem_Processor_ic_data\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688004566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688004634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688004634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_data_module:QsysSystem_Processor_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_data_module:QsysSystem_Processor_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688004635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_ic_tag_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_tag_module:QsysSystem_Processor_ic_tag " "Elaborating entity \"QsysSystem_Processor_ic_tag_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_tag_module:QsysSystem_Processor_ic_tag\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_ic_tag" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 7240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688004680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_tag_module:QsysSystem_Processor_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_tag_module:QsysSystem_Processor_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688004698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41i1 " "Found entity 1: altsyncram_41i1" {  } { { "db/altsyncram_41i1.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altsyncram_41i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688004759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688004759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_41i1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_tag_module:QsysSystem_Processor_ic_tag\|altsyncram:the_altsyncram\|altsyncram_41i1:auto_generated " "Elaborating entity \"altsyncram_41i1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_tag_module:QsysSystem_Processor_ic_tag\|altsyncram:the_altsyncram\|altsyncram_41i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688004760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_bht_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_bht_module:QsysSystem_Processor_bht " "Elaborating entity \"QsysSystem_Processor_bht_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_bht_module:QsysSystem_Processor_bht\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_bht" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 7444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688004868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_bht_module:QsysSystem_Processor_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_bht_module:QsysSystem_Processor_bht\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688004887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nkh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nkh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nkh1 " "Found entity 1: altsyncram_nkh1" {  } { { "db/altsyncram_nkh1.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altsyncram_nkh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688004941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688004941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nkh1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_bht_module:QsysSystem_Processor_bht\|altsyncram:the_altsyncram\|altsyncram_nkh1:auto_generated " "Elaborating entity \"altsyncram_nkh1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_bht_module:QsysSystem_Processor_bht\|altsyncram:the_altsyncram\|altsyncram_nkh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688004942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_register_bank_a_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_a_module:QsysSystem_Processor_register_bank_a " "Elaborating entity \"QsysSystem_Processor_register_bank_a_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_a_module:QsysSystem_Processor_register_bank_a\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_register_bank_a" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 7619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688004990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_a_module:QsysSystem_Processor_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_a_module:QsysSystem_Processor_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n2h1 " "Found entity 1: altsyncram_n2h1" {  } { { "db/altsyncram_n2h1.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altsyncram_n2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688005069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688005069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n2h1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_a_module:QsysSystem_Processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_n2h1:auto_generated " "Elaborating entity \"altsyncram_n2h1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_a_module:QsysSystem_Processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_n2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_register_bank_b_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_b_module:QsysSystem_Processor_register_bank_b " "Elaborating entity \"QsysSystem_Processor_register_bank_b_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_b_module:QsysSystem_Processor_register_bank_b\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_register_bank_b" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 7640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_b_module:QsysSystem_Processor_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_b_module:QsysSystem_Processor_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2h1 " "Found entity 1: altsyncram_o2h1" {  } { { "db/altsyncram_o2h1.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altsyncram_o2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688005256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688005256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o2h1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_b_module:QsysSystem_Processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_o2h1:auto_generated " "Elaborating entity \"altsyncram_o2h1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_b_module:QsysSystem_Processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_o2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_dc_tag_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_tag_module:QsysSystem_Processor_dc_tag " "Elaborating entity \"QsysSystem_Processor_dc_tag_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_tag_module:QsysSystem_Processor_dc_tag\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_dc_tag" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 7959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_tag_module:QsysSystem_Processor_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_tag_module:QsysSystem_Processor_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79h1 " "Found entity 1: altsyncram_79h1" {  } { { "db/altsyncram_79h1.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altsyncram_79h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688005442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688005442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79h1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_tag_module:QsysSystem_Processor_dc_tag\|altsyncram:the_altsyncram\|altsyncram_79h1:auto_generated " "Elaborating entity \"altsyncram_79h1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_tag_module:QsysSystem_Processor_dc_tag\|altsyncram:the_altsyncram\|altsyncram_79h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_dc_data_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_data_module:QsysSystem_Processor_dc_data " "Elaborating entity \"QsysSystem_Processor_dc_data_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_data_module:QsysSystem_Processor_dc_data\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_dc_data" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 8016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_data_module:QsysSystem_Processor_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_data_module:QsysSystem_Processor_dc_data\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpc1 " "Found entity 1: altsyncram_kpc1" {  } { { "db/altsyncram_kpc1.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altsyncram_kpc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688005615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688005615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpc1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_data_module:QsysSystem_Processor_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated " "Elaborating entity \"altsyncram_kpc1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_data_module:QsysSystem_Processor_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_dc_victim_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_victim_module:QsysSystem_Processor_dc_victim " "Elaborating entity \"QsysSystem_Processor_dc_victim_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_victim_module:QsysSystem_Processor_dc_victim\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_dc_victim" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 8146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_victim_module:QsysSystem_Processor_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_victim_module:QsysSystem_Processor_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688005739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688005739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_victim_module:QsysSystem_Processor_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_victim_module:QsysSystem_Processor_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_mult_cell QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell " "Elaborating entity \"QsysSystem_Processor_mult_cell\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_mult_cell" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 9905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_mult_cell.v" "the_altmult_add_part_1" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altera_mult_add_q1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688005842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688005842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688005990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_mult_cell.v" "the_altmult_add_part_2" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altera_mult_add_s1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688006379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688006379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altera_mult_add_s1u2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci " "Elaborating entity \"QsysSystem_Processor_nios2_oci\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 10194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_debug QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_debug:the_QsysSystem_Processor_nios2_oci_debug " "Elaborating entity \"QsysSystem_Processor_nios2_oci_debug\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_debug:the_QsysSystem_Processor_nios2_oci_debug\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_debug" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_debug:the_QsysSystem_Processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_debug:the_QsysSystem_Processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_ocimem QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem " "Elaborating entity \"QsysSystem_Processor_nios2_ocimem\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_ocimem" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_ociram_sp_ram_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem\|QsysSystem_Processor_ociram_sp_ram_module:QsysSystem_Processor_ociram_sp_ram " "Elaborating entity \"QsysSystem_Processor_ociram_sp_ram_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem\|QsysSystem_Processor_ociram_sp_ram_module:QsysSystem_Processor_ociram_sp_ram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_ociram_sp_ram" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem\|QsysSystem_Processor_ociram_sp_ram_module:QsysSystem_Processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem\|QsysSystem_Processor_ociram_sp_ram_module:QsysSystem_Processor_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1d91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1d91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1d91 " "Found entity 1: altsyncram_1d91" {  } { { "db/altsyncram_1d91.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altsyncram_1d91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688006927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688006927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1d91 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem\|QsysSystem_Processor_ociram_sp_ram_module:QsysSystem_Processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_1d91:auto_generated " "Elaborating entity \"altsyncram_1d91\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem\|QsysSystem_Processor_ociram_sp_ram_module:QsysSystem_Processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_1d91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688006928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_avalon_reg QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_avalon_reg:the_QsysSystem_Processor_nios2_avalon_reg " "Elaborating entity \"QsysSystem_Processor_nios2_avalon_reg\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_avalon_reg:the_QsysSystem_Processor_nios2_avalon_reg\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_avalon_reg" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_break QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_break:the_QsysSystem_Processor_nios2_oci_break " "Elaborating entity \"QsysSystem_Processor_nios2_oci_break\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_break:the_QsysSystem_Processor_nios2_oci_break\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_break" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_xbrk QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_xbrk:the_QsysSystem_Processor_nios2_oci_xbrk " "Elaborating entity \"QsysSystem_Processor_nios2_oci_xbrk\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_xbrk:the_QsysSystem_Processor_nios2_oci_xbrk\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_dbrk QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_dbrk:the_QsysSystem_Processor_nios2_oci_dbrk " "Elaborating entity \"QsysSystem_Processor_nios2_oci_dbrk\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_dbrk:the_QsysSystem_Processor_nios2_oci_dbrk\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_itrace QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_itrace:the_QsysSystem_Processor_nios2_oci_itrace " "Elaborating entity \"QsysSystem_Processor_nios2_oci_itrace\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_itrace:the_QsysSystem_Processor_nios2_oci_itrace\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_itrace" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_dtrace QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_dtrace:the_QsysSystem_Processor_nios2_oci_dtrace " "Elaborating entity \"QsysSystem_Processor_nios2_oci_dtrace\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_dtrace:the_QsysSystem_Processor_nios2_oci_dtrace\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_td_mode QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_dtrace:the_QsysSystem_Processor_nios2_oci_dtrace\|QsysSystem_Processor_nios2_oci_td_mode:QsysSystem_Processor_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"QsysSystem_Processor_nios2_oci_td_mode\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_dtrace:the_QsysSystem_Processor_nios2_oci_dtrace\|QsysSystem_Processor_nios2_oci_td_mode:QsysSystem_Processor_nios2_oci_trc_ctrl_td_mode\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_fifo QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo " "Elaborating entity \"QsysSystem_Processor_nios2_oci_fifo\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_fifo" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_compute_input_tm_cnt QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_nios2_oci_compute_input_tm_cnt:the_QsysSystem_Processor_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"QsysSystem_Processor_nios2_oci_compute_input_tm_cnt\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_nios2_oci_compute_input_tm_cnt:the_QsysSystem_Processor_nios2_oci_compute_input_tm_cnt\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_fifo_wrptr_inc QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_nios2_oci_fifo_wrptr_inc:the_QsysSystem_Processor_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"QsysSystem_Processor_nios2_oci_fifo_wrptr_inc\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_nios2_oci_fifo_wrptr_inc:the_QsysSystem_Processor_nios2_oci_fifo_wrptr_inc\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_fifo_cnt_inc QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_nios2_oci_fifo_cnt_inc:the_QsysSystem_Processor_nios2_oci_fifo_cnt_inc " "Elaborating entity \"QsysSystem_Processor_nios2_oci_fifo_cnt_inc\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_nios2_oci_fifo_cnt_inc:the_QsysSystem_Processor_nios2_oci_fifo_cnt_inc\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_oci_test_bench QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_oci_test_bench:the_QsysSystem_Processor_oci_test_bench " "Elaborating entity \"QsysSystem_Processor_oci_test_bench\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_oci_test_bench:the_QsysSystem_Processor_oci_test_bench\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_oci_test_bench" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007568 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "QsysSystem_Processor_oci_test_bench " "Entity \"QsysSystem_Processor_oci_test_bench\" contains only dangling pins" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_oci_test_bench" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2648 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1669688007569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_pib QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_pib:the_QsysSystem_Processor_nios2_oci_pib " "Elaborating entity \"QsysSystem_Processor_nios2_oci_pib\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_pib:the_QsysSystem_Processor_nios2_oci_pib\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_pib" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_im QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_im:the_QsysSystem_Processor_nios2_oci_im " "Elaborating entity \"QsysSystem_Processor_nios2_oci_im\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_im:the_QsysSystem_Processor_nios2_oci_im\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_im" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_jtag_debug_module_wrapper QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper " "Elaborating entity \"QsysSystem_Processor_jtag_debug_module_wrapper\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_jtag_debug_module_wrapper" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_jtag_debug_module_tck QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|QsysSystem_Processor_jtag_debug_module_tck:the_QsysSystem_Processor_jtag_debug_module_tck " "Elaborating entity \"QsysSystem_Processor_jtag_debug_module_tck\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|QsysSystem_Processor_jtag_debug_module_tck:the_QsysSystem_Processor_jtag_debug_module_tck\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" "the_QsysSystem_Processor_jtag_debug_module_tck" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_jtag_debug_module_sysclk QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|QsysSystem_Processor_jtag_debug_module_sysclk:the_QsysSystem_Processor_jtag_debug_module_sysclk " "Elaborating entity \"QsysSystem_Processor_jtag_debug_module_sysclk\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|QsysSystem_Processor_jtag_debug_module_sysclk:the_QsysSystem_Processor_jtag_debug_module_sysclk\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" "the_QsysSystem_Processor_jtag_debug_module_sysclk" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" "QsysSystem_Processor_jtag_debug_module_phy" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_RED_LEDs QsysSystem:Softcore\|QsysSystem_RED_LEDs:red_leds " "Elaborating entity \"QsysSystem_RED_LEDs\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_RED_LEDs:red_leds\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "red_leds" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688007996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_SDRAM QsysSystem:Softcore\|QsysSystem_SDRAM:sdram " "Elaborating entity \"QsysSystem_SDRAM\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_SDRAM:sdram\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "sdram" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_SDRAM_input_efifo_module QsysSystem:Softcore\|QsysSystem_SDRAM:sdram\|QsysSystem_SDRAM_input_efifo_module:the_QsysSystem_SDRAM_input_efifo_module " "Elaborating entity \"QsysSystem_SDRAM_input_efifo_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_SDRAM:sdram\|QsysSystem_SDRAM_input_efifo_module:the_QsysSystem_SDRAM_input_efifo_module\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "the_QsysSystem_SDRAM_input_efifo_module" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_SYSID QsysSystem:Softcore\|QsysSystem_SYSID:sysid " "Elaborating entity \"QsysSystem_SYSID\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_SYSID:sysid\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "sysid" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_SevSeg4MSB QsysSystem:Softcore\|QsysSystem_SevSeg4MSB:sevseg4msb " "Elaborating entity \"QsysSystem_SevSeg4MSB\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_SevSeg4MSB:sevseg4msb\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "sevseg4msb" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Switches QsysSystem:Softcore\|QsysSystem_Switches:switches " "Elaborating entity \"QsysSystem_Switches\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Switches:switches\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "switches" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_timer_0 QsysSystem:Softcore\|QsysSystem_timer_0:timer_0 " "Elaborating entity \"QsysSystem_timer_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_timer_0:timer_0\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "timer_0" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"QsysSystem_mm_interconnect_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_data_master_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "processor_data_master_translator" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_instruction_master_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "processor_instruction_master_translator" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor_jtag_debug_module_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "processor_jtag_debug_module_translator" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_mem_s1_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "on_chip_mem_s1_translator" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:red_leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:red_leds_s1_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "red_leds_s1_translator" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_data_master_agent\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "processor_data_master_agent" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_instruction_master_agent\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "processor_instruction_master_agent" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 2205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router:router " "Elaborating entity \"QsysSystem_mm_interconnect_0_router\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router:router\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 3721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688008978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_default_decode QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router:router\|QsysSystem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_default_decode\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router:router\|QsysSystem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_001 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_001\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_001:router_001\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 3737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_001_default_decode QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_001:router_001\|QsysSystem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_001:router_001\|QsysSystem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_002 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_002\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_002:router_002\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 3753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_002_default_decode QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_002:router_002\|QsysSystem_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_002_default_decode\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_002:router_002\|QsysSystem_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_003 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_003\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_003:router_003\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "router_003" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 3769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_003_default_decode QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_003:router_003\|QsysSystem_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_003_default_decode\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_003:router_003\|QsysSystem_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:processor_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:processor_data_master_limiter\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "processor_data_master_limiter" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 3995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_cmd_demux QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"QsysSystem_mm_interconnect_0_cmd_demux\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_cmd_demux_001 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"QsysSystem_mm_interconnect_0_cmd_demux_001\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_cmd_mux QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"QsysSystem_mm_interconnect_0_cmd_mux\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_cmd_mux_001 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"QsysSystem_mm_interconnect_0_cmd_mux_001\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_rsp_demux QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"QsysSystem_mm_interconnect_0_rsp_demux\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_rsp_demux_001 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"QsysSystem_mm_interconnect_0_rsp_demux_001\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_rsp_mux QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"QsysSystem_mm_interconnect_0_rsp_mux\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_rsp_mux_001 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"QsysSystem_mm_interconnect_0_rsp_mux_001\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_avalon_st_adapter QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"QsysSystem_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_irq_mapper QsysSystem:Softcore\|QsysSystem_irq_mapper:irq_mapper " "Elaborating entity \"QsysSystem_irq_mapper\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_irq_mapper:irq_mapper\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "irq_mapper" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller QsysSystem:Softcore\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"QsysSystem:Softcore\|altera_reset_controller:rst_controller\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "rst_controller" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QsysSystem:Softcore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QsysSystem:Softcore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "QsysSystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QsysSystem:Softcore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QsysSystem:Softcore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "QsysSystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688009555 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_QsysSystem_Processor_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_QsysSystem_Processor_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_itrace" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3584 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1669688011076 "|Lab3SoftcoreDesign|QsysSystem:Softcore|QsysSystem_Processor:processor|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci|QsysSystem_Processor_nios2_oci_itrace:the_QsysSystem_Processor_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1669688011132 "|Lab3SoftcoreDesign|QsysSystem:Softcore|QsysSystem_CLK:clk|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669688011859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.28.18:13:36 Progress: Loading sld97becfcb/alt_sld_fab_wrapper_hw.tcl " "2022.11.28.18:13:36 Progress: Loading sld97becfcb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688016061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688019628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688019855 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688024809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688024896 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688024996 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688025114 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688025120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688025121 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669688025854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld97becfcb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld97becfcb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld97becfcb/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/ip/sld97becfcb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688026062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688026062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688026161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688026161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688026173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688026173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688026238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688026238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688026328 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688026328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688026328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/ip/sld97becfcb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688026396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688026396 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669688031448 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669688031448 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669688031448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688031502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031502 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669688031502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688031547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688031547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688031574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669688031575 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669688031575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669688031614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688031614 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1669688032418 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1669688032418 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1669688032461 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1669688032461 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1669688032461 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1669688032461 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1669688032461 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669688032476 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 356 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 352 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 6044 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 5631 -1 0 } } { "QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 6076 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 9304 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 1024 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 6008 -1 0 } } { "QsysSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_timer_0.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_timer_0.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669688032662 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669688032662 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "Lab3SoftcoreDesign.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/Lab3SoftcoreDesign.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669688034420 "|Lab3SoftcoreDesign|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669688034420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688034770 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "87 " "87 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669688037472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688037747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/Lab3/output_files/Lab3SoftcoreDesign.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/Lab3/output_files/Lab3SoftcoreDesign.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688038571 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669688040732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669688040732 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/intelFPGA_lite/16.1/Lab3/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_CLK.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/submodules/QsysSystem_CLK.v" 35 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/QsysSystem/synthesis/QsysSystem.v" 128 0 0 } } { "Lab3SoftcoreDesign.v" "" { Text "C:/intelFPGA_lite/16.1/Lab3/Lab3SoftcoreDesign.v" 39 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1669688040957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6155 " "Implemented 6155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669688041236 ""} { "Info" "ICUT_CUT_TM_OPINS" "116 " "Implemented 116 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669688041236 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1669688041236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5688 " "Implemented 5688 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669688041236 ""} { "Info" "ICUT_CUT_TM_RAMS" "287 " "Implemented 287 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669688041236 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1669688041236 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1669688041236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669688041236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669688041318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 18:14:01 2022 " "Processing ended: Mon Nov 28 18:14:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669688041318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669688041318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669688041318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669688041318 ""}
