#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct  9 12:33:02 2023
# Process ID: 16424
# Current directory: E:/Xlinx_project/example_lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21060 E:\Xlinx_project\example_lab_1\example_lab_1.xpr
# Log file: E:/Xlinx_project/example_lab_1/vivado.log
# Journal file: E:/Xlinx_project/example_lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xlinx_project/example_lab_1/example_lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xlinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ir_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/pc_adder_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder_res
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/super_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module super_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xelab -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'NPC_in' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'waddr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_ram_addr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:209]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v:70]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v:40]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.super_CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc_adder_res
Compiling module xil_defaultlib.ir_ROM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfiles
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.data_selecter_8_to_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_selecter_4_to_1
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.data_selecter_2_to_1
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->Neexit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 14:00:40 2023...
."
#   }
# }
# run 1000ns
WARNING: File C:\Users\water_boy\lab1_env_new\lab_1\lab_1.data\additional_cpu_trace1 referenced on E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v at line 23 cannot be opened for reading. Please ensure that this file is available in the current working directory.
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 610 ns : File "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1125.348 ; gain = 14.188
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ir_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/pc_adder_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder_res
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/super_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module super_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xelab -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'NPC_in' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'waddr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_ram_addr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:209]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v:70]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v:40]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.super_CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc_adder_res
Compiling module xil_defaultlib.ir_ROM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfiles
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.data_selecter_8_to_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_selecter_4_to_1
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.data_selecter_2_to_1
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File C:\Users\water_boy\lab1_env_new\lab_1\lab_1.data\additional_cpu_trace1 referenced on E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v at line 23 cannot be opened for reading. Please ensure that this file is available in the current working directory.
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 610 ns : File "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1137.789 ; gain = 0.000
run 2000 ns
run 2000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ir_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/pc_adder_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder_res
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/super_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module super_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xelab -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'NPC_in' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'waddr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_ram_addr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:209]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v:70]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v:40]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.super_CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc_adder_res
Compiling module xil_defaultlib.ir_ROM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfiles
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.data_selecter_8_to_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_selecter_4_to_1
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.data_selecter_2_to_1
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File C:\Users\water_boy\lab1_env_new\lab_1\lab_1.data\additional_cpu_trace1 referenced on E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v at line 23 cannot be opened for reading. Please ensure that this file is available in the current working directory.
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 610 ns : File "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1138.820 ; gain = 0.000
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xelab -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'NPC_in' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'waddr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_ram_addr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:209]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v:70]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v:40]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File C:\Users\water_boy\lab1_env_new\lab_1\lab_1.data\additional_cpu_trace1 referenced on E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v at line 23 cannot be opened for reading. Please ensure that this file is available in the current working directory.
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 610 ns : File "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.820 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/A_seler}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/B_seler}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xelab -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'NPC_in' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'waddr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_ram_addr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:209]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v:70]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v:40]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File C:\Users\water_boy\lab1_env_new\lab_1\lab_1.data\additional_cpu_trace1 referenced on E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v at line 23 cannot be opened for reading. Please ensure that this file is available in the current working directory.
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 610 ns : File "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.617 ; gain = 0.000
run 2000 ns
run 2000 ns
run 2000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xelab -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'NPC_in' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'waddr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_ram_addr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:209]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v:70]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v:40]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File C:\Users\water_boy\lab1_env_new\lab_1\lab_1.data\additional_cpu_trace1 referenced on E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v at line 23 cannot be opened for reading. Please ensure that this file is available in the current working directory.
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 610 ns : File "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.617 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ir_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/pc_adder_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder_res
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/super_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module super_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xelab -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'NPC_in' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'waddr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_ram_addr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:209]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v:70]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v:40]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.super_CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc_adder_res
Compiling module xil_defaultlib.ir_ROM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfiles
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.data_selecter_8_to_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_selecter_4_to_1
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.data_selecter_2_to_1
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File C:\Users\water_boy\lab1_env_new\lab_1\lab_1.data\base_cpu_trace referenced on E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v at line 23 cannot be opened for reading. Please ensure that this file is available in the current working directory.
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 500 ns : File "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1162.617 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/regfile_pile/raddr1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/regfile_pile/raddr2}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/regfile_pile/rdata1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/regfile_pile/rdata2}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ir_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/pc_adder_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder_res
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/super_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module super_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xelab -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'NPC_in' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'waddr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_ram_addr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:209]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v:70]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v:40]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.super_CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc_adder_res
Compiling module xil_defaultlib.ir_ROM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfiles
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.data_selecter_8_to_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_selecter_4_to_1
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.data_selecter_2_to_1
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File C:\Users\water_boy\lab1_env_new\lab_1\lab_1.data\base_cpu_trace referenced on E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v at line 23 cannot be opened for reading. Please ensure that this file is available in the current working directory.
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 500 ns : File "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1162.617 ; gain = 0.000
run 2000 ns
run 2000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ir_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/pc_adder_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder_res
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/super_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module super_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xelab -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'NPC_in' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'waddr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_ram_addr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:209]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v:70]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v:40]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.super_CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc_adder_res
Compiling module xil_defaultlib.ir_ROM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfiles
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.data_selecter_8_to_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_selecter_4_to_1
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.data_selecter_2_to_1
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File C:\Users\water_boy\lab1_env_new\lab_1\lab_1.data\base_cpu_trace referenced on E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v at line 23 cannot be opened for reading. Please ensure that this file is available in the current working directory.
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 500 ns : File "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1162.617 ; gain = 0.000
run 2000 ns
run 2000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xelab -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'NPC_in' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'waddr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_ram_addr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:209]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v:70]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v:40]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File C:\Users\water_boy\lab1_env_new\lab_1\lab_1.data\base_cpu_trace referenced on E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v at line 23 cannot be opened for reading. Please ensure that this file is available in the current working directory.
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 500 ns : File "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.617 ; gain = 0.000
run 2000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ir_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/pc_adder_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder_res
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/super_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module super_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim'
"xelab -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 826dc948251f485f9810e2c1c5845102 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'NPC_in' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'waddr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_ram_addr' [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v:209]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v:70]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v:40]
WARNING: [VRFC 10-5021] port 'cout' is not connected on this instance [E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.super_CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc_adder_res
Compiling module xil_defaultlib.ir_ROM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfiles
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.data_selecter_8_to_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_selecter_4_to_1
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.data_selecter_2_to_1
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File ../../../../lab_1.data/additional_cpu_trace1 referenced on E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v at line 24 cannot be opened for reading. Please ensure that this file is available in the current working directory.
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 610 ns : File "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" Line 68
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1162.617 ; gain = 0.000
