# Commented out as added to skiplist without comment specifying reason
# sv2v:core/interface_array_slice.sv
# sv2v:error/include_loop_1.sv
# sv2v:error/include_loop_2.sv
# sv2v:lex/macro_ifdef.sv
# simple_tests:assignment-pattern/top.sv
# simple_tests:AssignToUnpackedUnionFieldAndReadOtherField/top.sv
# simple_tests:BitSelectPartSelectInFunction/top.sv
# simple_tests:Continue/top.sv
# simple_tests:Disable/top.sv
# simple_tests:DpiChandle/top.sv
# simple_tests:EnumFirstInInitial/top.sv
# simple_tests:EnumFirst/top.sv
# simple_tests:Forever/top.sv
# simple_tests:ForkJoinTypes/top.sv
# simple_tests:Fork/top.sv
# simple_tests:FunctionOutputArgument/top.sv
# simple_tests:FunctionWithOverriddenParameter/top.sv
# simple_tests:GetC/top.sv
# simple_tests:hello-uvm/top.sv
# simple_tests:ImportFunction/top.sv
# simple_tests:ImportPackageWithFunction/top.sv
# simple_tests:IndexedPartSelectInFor/top.sv
# simple_tests:MultiplePrints/top.sv
# simple_tests:NestedPatternPassedAsPort/top.sv
# simple_tests:NestedStructArrayParameterInitializedByPatternPassedAsPort/top.sv
# simple_tests:OneClass/top.sv
# simple_tests:OneThis/top.sv
# simple_tests:OutputSizeWithParameterOfInstanceInitializedByStructMember/top.sv
# simple_tests:ParameterDoubleUnderscoreInSvFrontend/top.sv
# simple_tests:ParameterOfSizeOfParametrizedPortInSubmodule/top.sv
# simple_tests:ParameterOfSizeOfParametrizedPort/top.sv
# simple_tests:ParameterPackedArray/top.sv
# simple_tests:PartSelectInFor/top.sv
# simple_tests:PutC/top.sv
# simple_tests:RealValue/top.sv
# simple_tests:SelectFromUnpackedInFunction/top.sv
# simple_tests:SelectGivenBySelectOnParameterInFunction/top.sv
# simple_tests:SelfSelectsInBitSelectAfterBitSelect/top.sv
# simple_tests:StringAssignConcatenation/top.sv
# simple_tests:StringAssignment/top.sv
# simple_tests:StringLocalParamInitByConcatenation/top.sv
# simple_tests:StringWithBackslash/top.sv
# simple_tests:StructArrayParameterInitializedByPatternPassedAsPort/top.sv
# simple_tests:synthesis/dff_tb.v
# simple_tests:SystemFunctions/top.sv
# simple_tests:TypedefOnFileLevel/top.sv
# simple_tests:ibex/uvm/ibex_decoder_tb.sv
# simple_tests:VoidFunction2Returns/top.sv
# simple_tests:VoidFunction/top.sv
# simple_tests:VoidFunctionWithoutReturn/top.sv
########################################################################################
# This test sometimes fails due to how yosys assigns
# wires to cells and the fact, that currently formal verification
# requires the same order of assignments
simple:fsm_single_always/dut.v
simple:NestedStructs/top.sv
yosys:simple/fsm.v
yosys:fmt/always_comb.v
yosys:opt/opt_lut.v
yosys:simple/always03.v
yosys:simple/operators.v
yosys:asicworld/code_verilog_tutorial_fsm_full.v
yosys:asicworld/code_hdl_models_GrayCounter.v
yosys:simple/sincos.v
yosys:asicworld/code_tidbits_fsm_using_single_always.v
yosys:opt/opt_share_large_pmux_cat.v
yosys:opt/opt_share_large_pmux_part.v
yosys:opt/opt_share_mux_tree.v
yosys:simple/mem2reg_bounds_tern.v
yosys:various/elab_sys_tasks.sv
yosys:various/smtlib2_module.v
sv2v:core/unpacked_localparam.v
sv2v:core/string_type.sv
sv2v:basic/shift.sv
sv2v:core/struct_array_inline.sv
sv2v:core/end_labels.v
sv2v:core/empty_args.v
sv2v:core/empty_args.sv
sv2v:core/nest_order.v
sv2v:relong/case.sv
########################################################################################
# Type parameters in top modules cause the modules to be renamed
# and handled incorrectly in verification scripts.
sv2v:core/paramtype_param_default.sv
sv2v:core/paramtype_stagger.sv
# Yosys mishandles a negative signed constant which is interpreted correctly by the plugin.
yosys:simple/case_expr_non_const.v
# There's nothing to compare with the plugin in Formal Verification.
# Also these tests are non-synthesizable.
sv2v:error/size_cast_xpr_lit.sv
sv2v:error/size_cast_x_lit.sv
sv2v:error/size_cast_zero_lit.sv
# These tests contain incorrect systemverilog code and are parsed differently by yosys and synlig
sv2v:error/size_cast_neg_lit_1.sv
sv2v:error/size_cast_neg_lit_2.sv
sv2v:error/typeof_atom_bit.sv
# Yosys aborts in Fmt::parse_verilog due to unsupported format.
# There's nothing to compare with the plugin in Formal Verification.
# This test is non-synthesizable.
sv2v:core/edge.v
# Yosys fails with syntax error, unexpected TOK_ID. This test is non-synthesizable.
sv2v:core/edge.sv
# These tests timeout formal verification
sv2v:core/interface_array_slice.sv
sv2v:lex/macro_arg_escape.sv
sv2v:relong/array.v
# These tests fails because of difference in default signedness in `logic` type between yosys and synlig
sv2v:core/package_self_reference_shadow.v
sv2v:core/top_tf.v
sv2v:core/package_ident.v
sv2v:core/simplify_func.v
sv2v:core/paramtype_param_default.v
sv2v:core/interface_func.sv
sv2v:core/package_export_wildcard.sv
sv2v:core/package_export_nothing.v
sv2v:core/package_global.sv
sv2v:core/package_enum_5.v
sv2v:core/empty_args_hier.v
sv2v:core/unused_imports.sv
sv2v:core/interface_array_single.v
sv2v:core/package_param.sv
sv2v:core/package_decl_reorder.v
sv2v:basic/generate_else_branch.sv
sv2v:core/package_self_reference_import.v
sv2v:core/package_self_reference.v
sv2v:core/paramtype_expr.v
sv2v:core/package_export_wildcard.v
sv2v:core/package_ident.sv
sv2v:core/struct_param.v
sv2v:core/package_global.v
sv2v:core/class_ident.v
sv2v:core/package.v
sv2v:core/package_shadow.v
sv2v:core/enum_typedef_keep.v
sv2v:core/unused_imports.v
sv2v:core/package_enum_4.sv
sv2v:core/package_enum_4.v
sv2v:core/nest_order.sv
sv2v:core/package_param.v
sv2v:core/package_implied.v
sv2v:core/package_self_reference_import.sv
sv2v:core/package_self_reference.sv
sv2v:core/header_import.sv
sv2v:core/header_import.v
sv2v:basic/simplify_arg_shadow.sv
sv2v:core/class_param_nest.v
sv2v:core/class_ident.sv
sv2v:core/package_implied.sv
# These tests fails due to difference in format string parsing
sv2v:core/package_decl_init.v
sv2v:core/struct_hier_nocast.sv
sv2v:lex/macro_arg_comment.v
sv2v:lex/string_macro.v
# This test fail because it contain non-synthesizable code,
# currently most non-synthesizable code is discarded by the
# plugin
yosys:various/countbits.sv
