

================================================================
== Vitis HLS Report for 'mp_mul_385_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:31:07 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        9|       16|        10|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_114 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 16 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 17 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 18 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 19 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 20 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 21 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 22 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_86_out" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_27 = load i4 %j" [src/generic/fp_generic.c:145]   --->   Operation 27 'load' 'j_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_27, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 28 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_27, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 29 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 30 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 31 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i4 %j_27" [src/generic/fp_generic.c:145]   --->   Operation 32 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i3 %trunc_ln145" [src/generic/fp_generic.c:145]   --->   Operation 33 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 34 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%a_load = load i3 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 35 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%sub_ln145 = sub i4 %i_cast, i4 %j_27" [src/generic/fp_generic.c:145]   --->   Operation 36 'sub' 'sub_ln145' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i7, i4 %sub_ln145, i7 3" [src/generic/fp_generic.c:145]   --->   Operation 37 'bitselect' 'bit_sel4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.97ns)   --->   "%xor_ln145 = xor i1 %bit_sel4, i1 1" [src/generic/fp_generic.c:145]   --->   Operation 38 'xor' 'xor_ln145' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln145_14 = trunc i4 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 39 'trunc' 'trunc_ln145_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln145, i3 %trunc_ln145_14" [src/generic/fp_generic.c:145]   --->   Operation 40 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln145_14 = zext i4 %tmp" [src/generic/fp_generic.c:145]   --->   Operation 41 'zext' 'zext_ln145_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr i64 %coeff, i32 0, i32 %zext_ln145_14" [src/generic/fp_generic.c:145]   --->   Operation 42 'getelementptr' 'coeff_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%coeff_load = load i6 %coeff_addr" [src/generic/fp_generic.c:145]   --->   Operation 43 'load' 'coeff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 44 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_load = load i3 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 44 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:145]   --->   Operation 45 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] ( I:3.25ns O:3.25ns )   --->   "%coeff_load = load i6 %coeff_addr" [src/generic/fp_generic.c:145]   --->   Operation 46 'load' 'coeff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bl = trunc i64 %coeff_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 47 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 48 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %coeff_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 49 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 50 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 51 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln105_103 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 52 'zext' 'zext_ln105_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 53 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_103, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 54 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 55 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_103, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 56 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 57 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 58 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_103, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 58 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 59 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 60 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln106_153 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 61 'trunc' 'trunc_ln106_153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_103, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 62 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln106_154 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 63 'trunc' 'trunc_ln106_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 64 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln106_155 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 65 'trunc' 'trunc_ln106_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 66 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 67 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 68 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 69 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_263" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 70 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_154" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 71 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln123_93 = zext i32 %trunc_ln106_153" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 72 'zext' 'zext_ln123_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_93" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 73 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln123_94 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 74 'zext' 'zext_ln123_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_94, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 75 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 76 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 77 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln106_118 = zext i2 %tmp_264" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 78 'zext' 'zext_ln106_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln106_119 = zext i32 %tmp_265" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 79 'zext' 'zext_ln106_119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln106_120 = zext i32 %tmp_266" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 80 'zext' 'zext_ln106_120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_155" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 81 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_116 = add i32 %trunc_ln106_155, i32 %tmp_265" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 82 'add' 'add_ln130_116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_119" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 83 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln130_93 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 84 'zext' 'zext_ln130_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (2.55ns)   --->   "%add_ln130_111 = add i33 %zext_ln106_120, i33 %zext_ln106_118" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 85 'add' 'add_ln130_111' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_111" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 86 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln130_94 = zext i33 %add_ln130_111" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 87 'zext' 'zext_ln130_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_116" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 88 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (2.59ns)   --->   "%temp_50 = add i34 %zext_ln130_94, i34 %zext_ln130_93" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 89 'add' 'temp_50' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_50, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 90 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%v_114_load = load i64 %v_114" [src/generic/fp_generic.c:146]   --->   Operation 91 'load' 'v_114_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 92 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_267, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 93 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_268, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 94 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 95 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 96 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 97 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (3.52ns)   --->   "%v_146 = add i64 %or_ln, i64 %v_114_load" [src/generic/fp_generic.c:146]   --->   Operation 98 'add' 'v_146' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_146, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 99 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_41 = xor i64 %shl_ln, i64 %v_114_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 100 'xor' 'xor_ln105_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_41" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 101 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_42 = xor i64 %or_ln105, i64 %v_146" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 102 'xor' 'xor_ln105_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_42, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 103 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_104 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 104 'zext' 'zext_ln105_104' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 105 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 106 'bitconcatenate' 'or_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln18, i64 %zext_ln105_104" [src/generic/fp_generic.c:147]   --->   Operation 107 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_146, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 108 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%u_86_out_load = load i64 %u_86_out" [src/generic/fp_generic.c:147]   --->   Operation 109 'load' 'u_86_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_86_out_load" [src/generic/fp_generic.c:147]   --->   Operation 110 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_86_out" [src/generic/fp_generic.c:140]   --->   Operation 111 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%v_114_load_3 = load i64 %v_114"   --->   Operation 131 'load' 'v_114_load_3' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_114_out, i64 %v_114_load_3"   --->   Operation 132 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.31>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 112 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 113 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 115 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_27)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 116 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_27)   --->   "%xor_ln147_25 = xor i64 %tempReg, i64 %u_86_out_load" [src/generic/fp_generic.c:147]   --->   Operation 117 'xor' 'xor_ln147_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_27)   --->   "%or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_25" [src/generic/fp_generic.c:147]   --->   Operation 118 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 119 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_28 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 120 'xor' 'xor_ln147_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 121 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_28, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 122 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 123 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_27 = xor i64 %or_ln147, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 124 'xor' 'xor_ln147_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_12 = or i64 %xor_ln147_27, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 125 'or' 'or_ln147_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_12, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 126 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp_134" [src/generic/fp_generic.c:148]   --->   Operation 127 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 128 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 129 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 130 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_114_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_86_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_114                      (alloca                ) [ 01111111110]
j                          (alloca                ) [ 01000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
i_read                     (read                  ) [ 00000000000]
indvars_iv31_read          (read                  ) [ 00000000000]
zext_ln143_read            (read                  ) [ 00000000000]
v_017_read                 (read                  ) [ 00000000000]
i_cast                     (zext                  ) [ 01100000000]
zext_ln143_cast            (zext                  ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln0                     (br                    ) [ 00000000000]
j_27                       (load                  ) [ 01100000000]
icmp_ln144                 (icmp                  ) [ 01111111110]
add_ln144                  (add                   ) [ 00000000000]
br_ln144                   (br                    ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
trunc_ln145                (trunc                 ) [ 00000000000]
zext_ln145                 (zext                  ) [ 00000000000]
a_addr                     (getelementptr         ) [ 01010000000]
sub_ln145                  (sub                   ) [ 00000000000]
bit_sel4                   (bitselect             ) [ 00000000000]
xor_ln145                  (xor                   ) [ 00000000000]
trunc_ln145_14             (trunc                 ) [ 00000000000]
tmp                        (bitconcatenate        ) [ 00000000000]
zext_ln145_14              (zext                  ) [ 00000000000]
coeff_addr                 (getelementptr         ) [ 01010000000]
a_load                     (load                  ) [ 00000000000]
al                         (trunc                 ) [ 01001000000]
coeff_load                 (load                  ) [ 00000000000]
bl                         (trunc                 ) [ 01001000000]
ah                         (partselect            ) [ 01001000000]
bh                         (partselect            ) [ 01001000000]
zext_ln105                 (zext                  ) [ 01000100000]
zext_ln110                 (zext                  ) [ 01000100000]
zext_ln105_103             (zext                  ) [ 01000100000]
zext_ln112                 (zext                  ) [ 01000100000]
albl                       (mul                   ) [ 00000000000]
trunc_ln106                (trunc                 ) [ 01000011100]
albh                       (mul                   ) [ 00000000000]
trunc_ln106_153            (trunc                 ) [ 01000010000]
ahbl                       (mul                   ) [ 00000000000]
trunc_ln106_154            (trunc                 ) [ 01000010000]
ahbh                       (mul                   ) [ 00000000000]
trunc_ln106_155            (trunc                 ) [ 01000011000]
tmp_263                    (partselect            ) [ 01000010000]
tmp_265                    (partselect            ) [ 01000011000]
tmp_266                    (partselect            ) [ 01000011000]
tmp_267                    (partselect            ) [ 01000011100]
zext_ln106                 (zext                  ) [ 00000000000]
zext_ln123                 (zext                  ) [ 00000000000]
zext_ln123_93              (zext                  ) [ 00000000000]
add_ln123                  (add                   ) [ 00000000000]
zext_ln123_94              (zext                  ) [ 00000000000]
temp                       (add                   ) [ 00000000000]
tmp_264                    (partselect            ) [ 01000001000]
trunc_ln125                (trunc                 ) [ 01000001100]
zext_ln106_118             (zext                  ) [ 00000000000]
zext_ln106_119             (zext                  ) [ 00000000000]
zext_ln106_120             (zext                  ) [ 00000000000]
zext_ln130                 (zext                  ) [ 00000000000]
add_ln130_116              (add                   ) [ 00000000000]
add_ln130                  (add                   ) [ 00000000000]
zext_ln130_93              (zext                  ) [ 00000000000]
add_ln130_111              (add                   ) [ 00000000000]
trunc_ln130                (trunc                 ) [ 00000000000]
zext_ln130_94              (zext                  ) [ 00000000000]
add_ln105                  (add                   ) [ 01000000100]
temp_50                    (add                   ) [ 00000000000]
tmp_268                    (partselect            ) [ 01000000100]
v_114_load                 (load                  ) [ 00000000000]
shl_ln                     (bitconcatenate        ) [ 00000000000]
and_ln                     (bitconcatenate        ) [ 00000000000]
and_ln133_s                (bitconcatenate        ) [ 00000000000]
zext_ln133                 (zext                  ) [ 00000000000]
add_ln133                  (add                   ) [ 01000000011]
or_ln                      (bitconcatenate        ) [ 00000000000]
v_146                      (add                   ) [ 00000000000]
xor_ln105                  (xor                   ) [ 00000000000]
xor_ln105_41               (xor                   ) [ 00000000000]
or_ln105                   (or                    ) [ 00000000000]
xor_ln105_42               (xor                   ) [ 00000000000]
carry                      (bitselect             ) [ 00000000000]
zext_ln105_104             (zext                  ) [ 00000000000]
tmp_s                      (partselect            ) [ 00000000000]
or_ln18                    (bitconcatenate        ) [ 00000000000]
tempReg                    (add                   ) [ 01000000011]
store_ln140                (store                 ) [ 00000000000]
u_86_out_load              (load                  ) [ 01000000001]
v                          (add                   ) [ 01000000001]
store_ln140                (store                 ) [ 00000000000]
t_out_load                 (load                  ) [ 00000000000]
specpipeline_ln139         (specpipeline          ) [ 00000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 00000000000]
specloopname_ln144         (specloopname          ) [ 00000000000]
xor_ln147                  (xor                   ) [ 00000000000]
xor_ln147_25               (xor                   ) [ 00000000000]
or_ln147                   (or                    ) [ 00000000000]
bit_sel                    (bitselect             ) [ 00000000000]
xor_ln147_28               (xor                   ) [ 00000000000]
trunc_ln147                (trunc                 ) [ 00000000000]
xor_ln147_s                (bitconcatenate        ) [ 00000000000]
and_ln147                  (and                   ) [ 00000000000]
xor_ln147_27               (xor                   ) [ 00000000000]
or_ln147_12                (or                    ) [ 00000000000]
tmp_134                    (bitselect             ) [ 00000000000]
zext_ln148                 (zext                  ) [ 00000000000]
u                          (add                   ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln144                   (br                    ) [ 00000000000]
v_114_load_3               (load                  ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
ret_ln0                    (ret                   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="coeff">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_114_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_114_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_86_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_86_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="v_114_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvars_iv31_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln143_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="v_017_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln0_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="64" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="123" class="1004" name="a_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="coeff_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_load/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln143_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln139_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln140_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln140_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln140_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="j_27_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_27/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln144_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln144_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln139_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln145_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="1"/>
<pin id="217" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln145_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sub_ln145_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="1"/>
<pin id="225" dir="0" index="1" bw="4" slack="1"/>
<pin id="226" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="bit_sel4_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel4/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="xor_ln145_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln145_14_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_14/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="3" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln145_14_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_14/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="al_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="bl_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="ah_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="0" index="3" bw="7" slack="0"/>
<pin id="271" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="bh_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="0" index="3" bw="7" slack="0"/>
<pin id="281" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln105_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln110_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln105_103_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_103/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln112_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln106_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln106_153_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_153/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln106_154_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_154/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln106_155_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_155/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_263_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_263/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_265_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="0"/>
<pin id="335" dir="0" index="2" bw="7" slack="0"/>
<pin id="336" dir="0" index="3" bw="7" slack="0"/>
<pin id="337" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_265/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_266_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="0" index="2" bw="7" slack="0"/>
<pin id="346" dir="0" index="3" bw="7" slack="0"/>
<pin id="347" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_266/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_267_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="0" index="3" bw="7" slack="0"/>
<pin id="357" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_267/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln106_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln123_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln123_93_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_93/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln123_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln123_94_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="33" slack="0"/>
<pin id="379" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_94/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="temp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="33" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_264_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="0" index="1" bw="34" slack="0"/>
<pin id="390" dir="0" index="2" bw="7" slack="0"/>
<pin id="391" dir="0" index="3" bw="7" slack="0"/>
<pin id="392" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_264/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln125_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="34" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln106_118_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="1"/>
<pin id="403" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_118/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln106_119_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="2"/>
<pin id="406" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_119/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln106_120_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="2"/>
<pin id="409" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_120/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln130_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2"/>
<pin id="412" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln130_116_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="2"/>
<pin id="415" dir="0" index="1" bw="32" slack="2"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_116/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln130_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln130_93_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="33" slack="0"/>
<pin id="425" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_93/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln130_111_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="2" slack="0"/>
<pin id="430" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_111/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="trunc_ln130_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="33" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln130_94_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="33" slack="0"/>
<pin id="439" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_94/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln105_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="temp_50_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="33" slack="0"/>
<pin id="449" dir="0" index="1" bw="33" slack="0"/>
<pin id="450" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_50/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_268_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="0" index="1" bw="34" slack="0"/>
<pin id="456" dir="0" index="2" bw="7" slack="0"/>
<pin id="457" dir="0" index="3" bw="7" slack="0"/>
<pin id="458" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_268/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="v_114_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="7"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="shl_ln_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="2"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="and_ln_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="3"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln133_s_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="34" slack="0"/>
<pin id="482" dir="0" index="1" bw="2" slack="1"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln133_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="34" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln133_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="34" slack="0"/>
<pin id="493" dir="0" index="1" bw="64" slack="0"/>
<pin id="494" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="or_ln_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="2"/>
<pin id="500" dir="0" index="2" bw="32" slack="3"/>
<pin id="501" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="v_146_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="0" index="1" bw="64" slack="0"/>
<pin id="506" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_146/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="xor_ln105_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="0"/>
<pin id="511" dir="0" index="1" bw="64" slack="0"/>
<pin id="512" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="515" class="1004" name="xor_ln105_41_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="0"/>
<pin id="517" dir="0" index="1" bw="64" slack="0"/>
<pin id="518" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_41/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="or_ln105_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="0"/>
<pin id="523" dir="0" index="1" bw="64" slack="0"/>
<pin id="524" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="xor_ln105_42_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="0"/>
<pin id="529" dir="0" index="1" bw="64" slack="0"/>
<pin id="530" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_42/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="carry_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="64" slack="0"/>
<pin id="536" dir="0" index="2" bw="7" slack="0"/>
<pin id="537" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln105_104_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_104/8 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_s_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="64" slack="0"/>
<pin id="548" dir="0" index="2" bw="7" slack="0"/>
<pin id="549" dir="0" index="3" bw="7" slack="0"/>
<pin id="550" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_ln18_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="0" index="2" bw="32" slack="1"/>
<pin id="559" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln18/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tempReg_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln140_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="7"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="u_86_out_load_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="0"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_86_out_load/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="v_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="1"/>
<pin id="579" dir="0" index="1" bw="64" slack="0"/>
<pin id="580" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln140_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="0" index="1" bw="64" slack="0"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="t_out_load_load_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="0"/>
<pin id="590" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/10 "/>
</bind>
</comp>

<comp id="592" class="1004" name="xor_ln147_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="1"/>
<pin id="594" dir="0" index="1" bw="64" slack="2"/>
<pin id="595" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="xor_ln147_25_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="2"/>
<pin id="598" dir="0" index="1" bw="64" slack="1"/>
<pin id="599" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_25/10 "/>
</bind>
</comp>

<comp id="600" class="1004" name="or_ln147_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="0"/>
<pin id="602" dir="0" index="1" bw="64" slack="0"/>
<pin id="603" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="bit_sel_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="2"/>
<pin id="609" dir="0" index="2" bw="7" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="613" class="1004" name="xor_ln147_28_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_28/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="trunc_ln147_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="2"/>
<pin id="621" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="xor_ln147_s_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="0" index="2" bw="63" slack="0"/>
<pin id="626" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="and_ln147_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="2"/>
<pin id="633" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="xor_ln147_27_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="0"/>
<pin id="637" dir="0" index="1" bw="64" slack="1"/>
<pin id="638" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_27/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="or_ln147_12_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="0"/>
<pin id="642" dir="0" index="1" bw="64" slack="0"/>
<pin id="643" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_12/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_134_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="64" slack="0"/>
<pin id="649" dir="0" index="2" bw="7" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_134/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln148_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="u_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln140_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="0"/>
<pin id="666" dir="0" index="1" bw="4" slack="0"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="v_114_load_3_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="8"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load_3/9 "/>
</bind>
</comp>

<comp id="674" class="1005" name="v_114_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_114 "/>
</bind>
</comp>

<comp id="682" class="1005" name="j_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="689" class="1005" name="i_cast_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="4" slack="1"/>
<pin id="691" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="694" class="1005" name="j_27_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="4" slack="1"/>
<pin id="696" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_27 "/>
</bind>
</comp>

<comp id="700" class="1005" name="icmp_ln144_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="8"/>
<pin id="702" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="704" class="1005" name="a_addr_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="1"/>
<pin id="706" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="coeff_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="1"/>
<pin id="711" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr "/>
</bind>
</comp>

<comp id="714" class="1005" name="al_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="719" class="1005" name="bl_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="724" class="1005" name="ah_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="729" class="1005" name="bh_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="734" class="1005" name="zext_ln105_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="64" slack="1"/>
<pin id="736" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="740" class="1005" name="zext_ln110_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="1"/>
<pin id="742" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="746" class="1005" name="zext_ln105_103_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="1"/>
<pin id="748" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_103 "/>
</bind>
</comp>

<comp id="752" class="1005" name="zext_ln112_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="64" slack="1"/>
<pin id="754" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="758" class="1005" name="trunc_ln106_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="3"/>
<pin id="760" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="763" class="1005" name="trunc_ln106_153_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_153 "/>
</bind>
</comp>

<comp id="768" class="1005" name="trunc_ln106_154_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_154 "/>
</bind>
</comp>

<comp id="773" class="1005" name="trunc_ln106_155_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="2"/>
<pin id="775" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_155 "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_263_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_263 "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp_265_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="2"/>
<pin id="786" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_265 "/>
</bind>
</comp>

<comp id="790" class="1005" name="tmp_266_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="2"/>
<pin id="792" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_266 "/>
</bind>
</comp>

<comp id="795" class="1005" name="tmp_267_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="3"/>
<pin id="797" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_267 "/>
</bind>
</comp>

<comp id="800" class="1005" name="tmp_264_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="2" slack="1"/>
<pin id="802" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_264 "/>
</bind>
</comp>

<comp id="805" class="1005" name="trunc_ln125_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="2"/>
<pin id="807" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="811" class="1005" name="add_ln105_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_268_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="2" slack="1"/>
<pin id="818" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_268 "/>
</bind>
</comp>

<comp id="821" class="1005" name="add_ln133_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="64" slack="2"/>
<pin id="823" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="826" class="1005" name="tempReg_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="64" slack="1"/>
<pin id="828" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="835" class="1005" name="u_86_out_load_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="64" slack="1"/>
<pin id="837" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_86_out_load "/>
</bind>
</comp>

<comp id="840" class="1005" name="v_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="64" slack="1"/>
<pin id="842" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="82" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="168"><net_src comp="92" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="104" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="110" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="169" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="98" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="195" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="223" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="235" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="261"><net_src comp="130" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="143" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="130" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="143" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="309"><net_src comp="149" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="153" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="157" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="161" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="149" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="157" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="44" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="153" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="358"><net_src comp="42" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="161" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="46" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="362" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="48" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="44" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="50" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="400"><net_src comp="381" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="421"><net_src comp="410" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="404" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="407" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="401" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="427" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="433" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="413" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="437" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="423" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="48" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="44" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="50" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="471"><net_src comp="52" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="32" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="52" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="32" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="54" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="32" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="490"><net_src comp="480" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="473" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="52" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="497" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="463" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="466" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="466" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="463" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="509" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="515" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="521" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="503" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="56" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="46" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="533" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="42" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="491" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="44" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="46" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="560"><net_src comp="52" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="545" pin="4"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="555" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="541" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="503" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="14" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="577" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="14" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="16" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="604"><net_src comp="592" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="596" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="76" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="78" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="606" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="38" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="627"><net_src comp="80" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="613" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="619" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="622" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="600" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="630" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="56" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="46" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="588" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="16" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="670" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="677"><net_src comp="84" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="685"><net_src comp="88" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="688"><net_src comp="682" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="692"><net_src comp="165" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="697"><net_src comp="195" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="703"><net_src comp="198" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="123" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="712"><net_src comp="136" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="717"><net_src comp="258" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="722"><net_src comp="262" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="727"><net_src comp="266" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="732"><net_src comp="276" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="737"><net_src comp="286" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="743"><net_src comp="291" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="749"><net_src comp="296" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="755"><net_src comp="301" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="761"><net_src comp="306" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="766"><net_src comp="310" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="771"><net_src comp="314" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="776"><net_src comp="318" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="782"><net_src comp="322" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="787"><net_src comp="332" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="793"><net_src comp="342" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="798"><net_src comp="352" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="803"><net_src comp="387" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="808"><net_src comp="397" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="814"><net_src comp="441" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="819"><net_src comp="453" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="824"><net_src comp="491" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="829"><net_src comp="562" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="833"><net_src comp="826" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="834"><net_src comp="826" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="838"><net_src comp="573" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="843"><net_src comp="577" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="635" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_114_out | {9 }
	Port: u_86_out | {1 9 }
	Port: t_out | {1 10 }
 - Input state : 
	Port: mp_mul.385_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.385_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.385_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.385_Pipeline_VITIS_LOOP_144_2 : a | {2 3 }
	Port: mp_mul.385_Pipeline_VITIS_LOOP_144_2 : i | {1 }
	Port: mp_mul.385_Pipeline_VITIS_LOOP_144_2 : coeff | {2 3 }
	Port: mp_mul.385_Pipeline_VITIS_LOOP_144_2 : u_86_out | {9 }
	Port: mp_mul.385_Pipeline_VITIS_LOOP_144_2 : t_out | {10 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_27 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		store_ln139 : 3
	State 2
		zext_ln145 : 1
		a_addr : 2
		a_load : 3
		bit_sel4 : 1
		xor_ln145 : 2
		trunc_ln145_14 : 1
		tmp : 2
		zext_ln145_14 : 3
		coeff_addr : 4
		coeff_load : 5
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_153 : 1
		trunc_ln106_154 : 1
		trunc_ln106_155 : 1
		tmp_263 : 1
		tmp_265 : 1
		tmp_266 : 1
		tmp_267 : 1
	State 6
		add_ln123 : 1
		zext_ln123_94 : 2
		temp : 3
		tmp_264 : 4
		trunc_ln125 : 4
	State 7
		add_ln130 : 1
		zext_ln130_93 : 2
		add_ln130_111 : 1
		trunc_ln130 : 2
		zext_ln130_94 : 2
		add_ln105 : 3
		temp_50 : 3
		tmp_268 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_146 : 1
		xor_ln105 : 2
		xor_ln105_41 : 1
		or_ln105 : 2
		xor_ln105_42 : 2
		carry : 2
		zext_ln105_104 : 3
		tmp_s : 3
		or_ln18 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 10
		xor_ln147_28 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147_12 : 2
		tmp_134 : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_149          |    4    |   165   |    50   |
|    mul   |          grp_fu_153          |    4    |   165   |    50   |
|          |          grp_fu_157          |    4    |   165   |    50   |
|          |          grp_fu_161          |    4    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln144_fu_204       |    0    |    0    |    13   |
|          |       add_ln123_fu_371       |    0    |    0    |    39   |
|          |          temp_fu_381         |    0    |    0    |    40   |
|          |     add_ln130_116_fu_413     |    0    |    0    |    32   |
|          |       add_ln130_fu_417       |    0    |    0    |    39   |
|          |     add_ln130_111_fu_427     |    0    |    0    |    39   |
|    add   |       add_ln105_fu_441       |    0    |    0    |    32   |
|          |        temp_50_fu_447        |    0    |    0    |    40   |
|          |       add_ln133_fu_491       |    0    |    0    |    71   |
|          |         v_146_fu_503         |    0    |    0    |    71   |
|          |        tempReg_fu_562        |    0    |    0    |    71   |
|          |           v_fu_577           |    0    |    0    |    71   |
|          |           u_fu_658           |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln145_fu_235       |    0    |    0    |    2    |
|          |       xor_ln105_fu_509       |    0    |    0    |    64   |
|          |      xor_ln105_41_fu_515     |    0    |    0    |    64   |
|    xor   |      xor_ln105_42_fu_527     |    0    |    0    |    64   |
|          |       xor_ln147_fu_592       |    0    |    0    |    64   |
|          |      xor_ln147_25_fu_596     |    0    |    0    |    64   |
|          |      xor_ln147_28_fu_613     |    0    |    0    |    2    |
|          |      xor_ln147_27_fu_635     |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln105_fu_521       |    0    |    0    |    64   |
|    or    |        or_ln147_fu_600       |    0    |    0    |    64   |
|          |      or_ln147_12_fu_640      |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln147_fu_630       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_198      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln145_fu_223       |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       i_read_read_fu_92      |    0    |    0    |    0    |
|   read   | indvars_iv31_read_read_fu_98 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_104 |    0    |    0    |    0    |
|          |    v_017_read_read_fu_110    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_116    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         i_cast_fu_165        |    0    |    0    |    0    |
|          |    zext_ln143_cast_fu_169    |    0    |    0    |    0    |
|          |       zext_ln145_fu_218      |    0    |    0    |    0    |
|          |     zext_ln145_14_fu_253     |    0    |    0    |    0    |
|          |       zext_ln105_fu_286      |    0    |    0    |    0    |
|          |       zext_ln110_fu_291      |    0    |    0    |    0    |
|          |     zext_ln105_103_fu_296    |    0    |    0    |    0    |
|          |       zext_ln112_fu_301      |    0    |    0    |    0    |
|          |       zext_ln106_fu_362      |    0    |    0    |    0    |
|          |       zext_ln123_fu_365      |    0    |    0    |    0    |
|   zext   |     zext_ln123_93_fu_368     |    0    |    0    |    0    |
|          |     zext_ln123_94_fu_377     |    0    |    0    |    0    |
|          |     zext_ln106_118_fu_401    |    0    |    0    |    0    |
|          |     zext_ln106_119_fu_404    |    0    |    0    |    0    |
|          |     zext_ln106_120_fu_407    |    0    |    0    |    0    |
|          |       zext_ln130_fu_410      |    0    |    0    |    0    |
|          |     zext_ln130_93_fu_423     |    0    |    0    |    0    |
|          |     zext_ln130_94_fu_437     |    0    |    0    |    0    |
|          |       zext_ln133_fu_487      |    0    |    0    |    0    |
|          |     zext_ln105_104_fu_541    |    0    |    0    |    0    |
|          |       zext_ln148_fu_654      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln145_fu_215      |    0    |    0    |    0    |
|          |     trunc_ln145_14_fu_241    |    0    |    0    |    0    |
|          |           al_fu_258          |    0    |    0    |    0    |
|          |           bl_fu_262          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_306      |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_153_fu_310    |    0    |    0    |    0    |
|          |    trunc_ln106_154_fu_314    |    0    |    0    |    0    |
|          |    trunc_ln106_155_fu_318    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_397      |    0    |    0    |    0    |
|          |      trunc_ln130_fu_433      |    0    |    0    |    0    |
|          |      trunc_ln147_fu_619      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        bit_sel4_fu_227       |    0    |    0    |    0    |
| bitselect|         carry_fu_533         |    0    |    0    |    0    |
|          |        bit_sel_fu_606        |    0    |    0    |    0    |
|          |        tmp_134_fu_646        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_245          |    0    |    0    |    0    |
|          |         shl_ln_fu_466        |    0    |    0    |    0    |
|          |         and_ln_fu_473        |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_s_fu_480      |    0    |    0    |    0    |
|          |         or_ln_fu_497         |    0    |    0    |    0    |
|          |        or_ln18_fu_555        |    0    |    0    |    0    |
|          |      xor_ln147_s_fu_622      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           ah_fu_266          |    0    |    0    |    0    |
|          |           bh_fu_276          |    0    |    0    |    0    |
|          |        tmp_263_fu_322        |    0    |    0    |    0    |
|          |        tmp_265_fu_332        |    0    |    0    |    0    |
|partselect|        tmp_266_fu_342        |    0    |    0    |    0    |
|          |        tmp_267_fu_352        |    0    |    0    |    0    |
|          |        tmp_264_fu_387        |    0    |    0    |    0    |
|          |        tmp_268_fu_453        |    0    |    0    |    0    |
|          |         tmp_s_fu_545         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   660   |   1441  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_704    |    3   |
|   add_ln105_reg_811   |   32   |
|   add_ln133_reg_821   |   64   |
|       ah_reg_724      |   32   |
|       al_reg_714      |   32   |
|       bh_reg_729      |   32   |
|       bl_reg_719      |   32   |
|   coeff_addr_reg_709  |    6   |
|     i_cast_reg_689    |    4   |
|   icmp_ln144_reg_700  |    1   |
|      j_27_reg_694     |    4   |
|       j_reg_682       |    4   |
|    tempReg_reg_826    |   64   |
|    tmp_263_reg_779    |   32   |
|    tmp_264_reg_800    |    2   |
|    tmp_265_reg_784    |   32   |
|    tmp_266_reg_790    |   32   |
|    tmp_267_reg_795    |   32   |
|    tmp_268_reg_816    |    2   |
|trunc_ln106_153_reg_763|   32   |
|trunc_ln106_154_reg_768|   32   |
|trunc_ln106_155_reg_773|   32   |
|  trunc_ln106_reg_758  |   32   |
|  trunc_ln125_reg_805  |   32   |
| u_86_out_load_reg_835 |   64   |
|     v_114_reg_674     |   64   |
|       v_reg_840       |   64   |
| zext_ln105_103_reg_746|   64   |
|   zext_ln105_reg_734  |   64   |
|   zext_ln110_reg_740  |   64   |
|   zext_ln112_reg_752  |   64   |
+-----------------------+--------+
|         Total         |  1050  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_130 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_143 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_149    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_149    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_153    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_153    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_157    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_157    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_161    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_161    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   530  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1441  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1050  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1710  |  1531  |
+-----------+--------+--------+--------+--------+
