TimeQuest Timing Analyzer report for DE0_NANO
Sat Apr  8 09:47:21 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 36. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 43. Slow 1200mV 0C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 54. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 61. Fast 1200mV 0C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_NANO                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------+
; SDC File List                                                                                  ;
+------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                              ; Status ; Read at                  ;
+------------------------------------------------------------+--------+--------------------------+
; Nios_sopc/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Apr  8 09:47:17 2017 ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.sdc       ; OK     ; Sat Apr  8 09:47:17 2017 ;
; DE0_NANO.sdc                                               ; OK     ; Sat Apr  8 09:47:17 2017 ;
+------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Clock Name                                                                    ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                          ; Targets                                                                           ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; altera_reserved_tck                                                           ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                 ; { altera_reserved_tck }                                                           ;
; CLOCK_50                                                                      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                 ; { CLOCK_50 }                                                                      ;
; sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]                    ; Generated ; 20.000  ; 50.0 MHz  ; -0.192 ; 9.808  ; 50.00      ; 1         ; 1           ; -3.5  ;        ;           ;            ; false    ; CLOCK_50 ; sdram_pll_inst|altpll_component|auto_generated|pll1|inclk[0]                    ; { sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0] }                    ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                  ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; 46.29 MHz  ; 46.29 MHz       ; CLOCK_50                                                                      ;      ;
; 56.67 MHz  ; 56.67 MHz       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 160.62 MHz ; 160.62 MHz      ; altera_reserved_tck                                                           ;      ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                         ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------+---------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.511 ; -331.573      ;
; CLOCK_50                                                                      ; -1.602  ; -7.816        ;
; altera_reserved_tck                                                           ; 46.887  ; 0.000         ;
+-------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                    ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                      ; 0.297 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.358 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.501 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                 ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.386 ; -199.551      ;
; CLOCK_50                                                                      ; 15.362 ; 0.000         ;
; altera_reserved_tck                                                           ; 48.062 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                 ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                           ; 1.179 ; 0.000         ;
; CLOCK_50                                                                      ; 1.844 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.649 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                      ; 9.483  ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.904 ; 0.000         ;
; altera_reserved_tck                                                           ; 49.537 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -15.511 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.553     ;
; -15.507 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.549     ;
; -15.446 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.488     ;
; -15.442 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.484     ;
; -15.442 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.484     ;
; -15.438 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.480     ;
; -15.412 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.454     ;
; -15.408 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.450     ;
; -15.406 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.456     ;
; -15.395 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.437     ;
; -15.392 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.434     ;
; -15.388 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.217     ; 13.429     ;
; -15.384 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.217     ; 13.425     ;
; -15.381 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.423     ;
; -15.377 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.419     ;
; -15.377 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.419     ;
; -15.375 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.417     ;
; -15.373 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.415     ;
; -15.371 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.413     ;
; -15.337 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.387     ;
; -15.337 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.369     ;
; -15.333 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.217     ; 13.374     ;
; -15.331 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.381     ;
; -15.330 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.380     ;
; -15.330 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.372     ;
; -15.329 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.379     ;
; -15.329 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.217     ; 13.370     ;
; -15.327 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.369     ;
; -15.327 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.359     ;
; -15.326 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.368     ;
; -15.325 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.209     ; 13.374     ;
; -15.324 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.374     ;
; -15.323 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.365     ;
; -15.310 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.203     ; 13.365     ;
; -15.296 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.338     ;
; -15.295 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 13.323     ;
; -15.293 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.335     ;
; -15.282 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.324     ;
; -15.279 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.321     ;
; -15.273 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.323     ;
; -15.272 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.217     ; 13.313     ;
; -15.269 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.217     ; 13.310     ;
; -15.268 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.300     ;
; -15.265 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.307     ;
; -15.262 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.304     ;
; -15.262 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.294     ;
; -15.261 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.311     ;
; -15.261 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.303     ;
; -15.261 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.293     ;
; -15.260 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.310     ;
; -15.260 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.215     ; 13.303     ;
; -15.259 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.301     ;
; -15.258 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.300     ;
; -15.256 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.306     ;
; -15.256 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.298     ;
; -15.254 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.304     ;
; -15.254 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.304     ;
; -15.253 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.303     ;
; -15.248 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.209     ; 13.297     ;
; -15.247 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.297     ;
; -15.245 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.277     ;
; -15.241 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.203     ; 13.296     ;
; -15.241 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.273     ;
; -15.235 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.203     ; 13.290     ;
; -15.235 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.267     ;
; -15.234 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.203     ; 13.289     ;
; -15.232 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.264     ;
; -15.228 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.203     ; 13.283     ;
; -15.226 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 13.254     ;
; -15.225 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.209     ; 13.274     ;
; -15.222 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.254     ;
; -15.220 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 13.248     ;
; -15.219 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 13.247     ;
; -15.217 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.259     ;
; -15.217 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.217     ; 13.258     ;
; -15.214 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.256     ;
; -15.214 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.217     ; 13.255     ;
; -15.213 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.255     ;
; -15.213 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 13.241     ;
; -15.211 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.261     ;
; -15.211 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.203     ; 13.266     ;
; -15.210 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.252     ;
; -15.205 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.217     ; 13.246     ;
; -15.204 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.254     ;
; -15.204 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.217     ; 13.245     ;
; -15.204 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 13.232     ;
; -15.201 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.217     ; 13.242     ;
; -15.200 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.217     ; 13.241     ;
; -15.198 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.248     ;
; -15.197 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.247     ;
; -15.195 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.203     ; 13.250     ;
; -15.195 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.215     ; 13.238     ;
; -15.193 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 13.221     ;
; -15.192 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.209     ; 13.241     ;
; -15.192 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.224     ;
; -15.191 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.241     ;
; -15.191 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.215     ; 13.234     ;
; -15.185 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.217     ;
; -15.184 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.208     ; 13.234     ;
; -15.183 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.216     ; 13.225     ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.602 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 21.887     ;
; -1.526 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 21.818     ;
; -1.515 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 21.807     ;
; -1.512 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 21.804     ;
; -1.396 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 21.681     ;
; -1.392 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 21.677     ;
; -1.335 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.296      ; 21.626     ;
; -1.266 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.296      ; 21.557     ;
; -1.127 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 21.424     ;
; -1.115 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.296      ; 21.406     ;
; -0.923 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 21.220     ;
; -0.923 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 21.220     ;
; -0.691 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 20.985     ;
; -0.665 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 20.959     ;
; -0.627 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 20.567     ;
; -0.616 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 20.556     ;
; -0.613 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 20.553     ;
; -0.555 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 20.470     ;
; -0.486 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 20.401     ;
; -0.474 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 20.768     ;
; -0.353 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 20.638     ;
; -0.335 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 20.250     ;
; -0.147 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 20.432     ;
; -0.143 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 20.428     ;
; 0.021  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 19.914     ;
; 0.068  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 19.873     ;
; 0.094  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 19.847     ;
; 0.182  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 20.110     ;
; 0.225  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 19.710     ;
; 0.225  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 19.710     ;
; 0.239  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 20.046     ;
; 0.285  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 19.656     ;
; 0.332  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.296      ; 19.959     ;
; 0.555  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 19.742     ;
; 0.920  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.017     ;
; 0.980  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 18.959     ;
; 0.991  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 18.948     ;
; 0.994  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 18.945     ;
; 1.008  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 19.286     ;
; 1.081  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.859     ;
; 1.112  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.803     ;
; 1.126  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 18.811     ;
; 1.130  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 18.807     ;
; 1.255  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 18.659     ;
; 1.324  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 18.590     ;
; 1.475  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 18.439     ;
; 1.488  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 18.797     ;
; 1.578  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 18.357     ;
; 1.703  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 18.232     ;
; 1.767  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 18.174     ;
; 1.782  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 18.153     ;
; 1.782  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 18.153     ;
; 1.991  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[24][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.291      ; 18.295     ;
; 2.047  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.117      ;
; 2.047  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.117      ;
; 2.047  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.117      ;
; 2.047  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.117      ;
; 2.047  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.117      ;
; 2.047  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.117      ;
; 2.047  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.117      ;
; 2.047  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.117      ;
; 2.047  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.117      ;
; 2.053  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.111      ;
; 2.053  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.111      ;
; 2.053  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.111      ;
; 2.053  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.111      ;
; 2.053  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.111      ;
; 2.053  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.111      ;
; 2.053  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.111      ;
; 2.053  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.111      ;
; 2.053  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.111      ;
; 2.053  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[9]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 8.111      ;
; 2.055  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[18][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 18.239     ;
; 2.075  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 8.081      ;
; 2.075  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 8.081      ;
; 2.075  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 8.081      ;
; 2.075  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 8.081      ;
; 2.075  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 8.081      ;
; 2.075  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 8.081      ;
; 2.075  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 8.081      ;
; 2.075  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 8.081      ;
; 2.075  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 8.081      ;
; 2.095  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 8.064      ;
; 2.095  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 8.064      ;
; 2.095  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 8.064      ;
; 2.095  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 8.064      ;
; 2.095  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 8.064      ;
; 2.095  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 8.064      ;
; 2.095  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 8.064      ;
; 2.095  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 8.064      ;
; 2.095  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 8.064      ;
; 2.095  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[9]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 8.064      ;
; 2.132  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 18.169     ;
; 2.158  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 18.143     ;
; 2.168  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.996      ;
; 2.168  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.996      ;
; 2.168  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.996      ;
; 2.168  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.996      ;
; 2.168  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.996      ;
; 2.168  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.996      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 3.293      ;
; 47.129 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 3.054      ;
; 47.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.937      ;
; 47.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.798      ;
; 47.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.725      ;
; 47.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.609      ;
; 47.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.584      ;
; 47.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.570      ;
; 47.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.575      ;
; 47.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.561      ;
; 47.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.544      ;
; 47.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.477      ;
; 47.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 2.382      ;
; 47.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.295      ;
; 47.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.189      ;
; 48.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.108      ;
; 48.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.043      ;
; 48.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 1.949      ;
; 48.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 1.328      ;
; 49.123 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 1.049      ;
; 49.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 0.990      ;
; 95.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.300      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.298      ;
; 95.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.276      ;
; 95.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.274      ;
; 95.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[16]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.262      ;
; 95.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.256      ;
; 95.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.252      ;
; 95.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[16]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.238      ;
; 95.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[16]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.208      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[31]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.204      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.189      ;
; 95.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.041      ;
; 95.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.025      ;
; 95.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.022      ;
; 95.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.021      ;
; 95.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[17]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.019      ;
; 95.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.017      ;
; 95.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.001      ;
; 95.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.998      ;
; 95.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.997      ;
; 95.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[17]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.995      ;
; 95.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.009      ;
; 95.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.976      ;
; 95.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.975      ;
; 95.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.971      ;
; 95.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[17]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.969      ;
; 95.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.966      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.894      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.894      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.894      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.894      ;
; 96.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.870      ;
; 96.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.870      ;
; 96.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.870      ;
; 96.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.870      ;
; 96.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.861      ;
; 96.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.861      ;
; 96.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.861      ;
; 96.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.861      ;
; 96.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.814      ;
; 96.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.814      ;
; 96.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.796      ;
; 96.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.796      ;
; 96.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.796      ;
; 96.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[31]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.819      ;
; 96.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.791      ;
; 96.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.790      ;
; 96.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.790      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.785      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.785      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.785      ;
; 96.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.772      ;
; 96.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.772      ;
; 96.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.772      ;
; 96.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.779      ;
; 96.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.779      ;
; 96.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.777      ;
; 96.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.767      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.766      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.766      ;
; 96.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.682      ;
; 96.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.682      ;
; 96.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.682      ;
; 96.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.682      ;
; 96.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.664      ;
; 96.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[31]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.585      ;
; 96.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.547      ;
; 96.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.569      ;
; 96.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.569      ;
; 96.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.544      ;
; 96.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.538      ;
; 96.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.538      ;
; 96.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.538      ;
; 96.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.538      ;
; 96.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.520      ;
; 96.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.520      ;
; 96.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[31]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.523      ;
; 96.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.507      ;
; 96.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.507      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[27]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.864      ;
; 0.306 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[5]                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.879      ;
; 0.308 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[4]                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.875      ;
; 0.308 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[28]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.875      ;
; 0.309 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.875      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.878      ;
; 0.314 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[26]                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.887      ;
; 0.315 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[29]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.882      ;
; 0.318 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[0]                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.891      ;
; 0.320 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[28]                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.893      ;
; 0.321 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.890      ;
; 0.323 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.892      ;
; 0.326 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.895      ;
; 0.326 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.892      ;
; 0.327 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.894      ;
; 0.328 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.897      ;
; 0.331 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[24]                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.904      ;
; 0.333 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[10]                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.904      ;
; 0.333 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[11]                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.904      ;
; 0.336 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[31]                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.909      ;
; 0.337 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[1]                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.910      ;
; 0.338 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[2]                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.911      ;
; 0.339 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.905      ;
; 0.339 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[6]                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.912      ;
; 0.340 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[9]                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.911      ;
; 0.340 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|writedata[6]                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.911      ;
; 0.341 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[30]                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.914      ;
; 0.342 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|count[0]                                                                                      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|use_reg                                                                                       ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.344 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[3]                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.917      ;
; 0.344 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[12]                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.915      ;
; 0.347 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[15]                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.918      ;
; 0.348 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[4]                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.921      ;
; 0.349 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[7]                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.922      ;
; 0.350 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[29]                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.923      ;
; 0.351 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[13]                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.922      ;
; 0.354 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[14]                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.925      ;
; 0.356 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.925      ;
; 0.356 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[25]                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.929      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|wr_address                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|wr_address                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[3]                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                                                                                 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[6]                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[12]                                                                                  ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[8]                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[7]                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[14]                                                                                  ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[5]                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[1]                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[1]                                                                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][19]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][82]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][65]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|init_done                                                                                                                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|i_read                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|ac                                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|woverflow                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|rvalid                                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                  ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                          ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                          ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.367 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|ir_out[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.600      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.589      ;
; 0.373 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.607      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.609      ;
; 0.393 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[5]                                                                        ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.611      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[13]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[12]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.397 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[10]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[9]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.615      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.631      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.644      ;
; 0.480 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.481 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.700      ;
; 0.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.704      ;
; 0.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.704      ;
; 0.485 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.704      ;
; 0.488 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.707      ;
; 0.499 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.499 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.501 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.720      ;
; 0.501 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[4]                                                                        ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.719      ;
; 0.502 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|ir_out[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.735      ;
; 0.502 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.735      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.725      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.728      ;
; 0.512 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.731      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.737      ;
; 0.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.739      ;
; 0.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.741      ;
; 0.524 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.745      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.747      ;
; 0.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.749      ;
; 0.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.753      ;
; 0.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.755      ;
; 0.536 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.754      ;
; 0.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.756      ;
; 0.540 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.759      ;
; 0.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.762      ;
; 0.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.766      ;
; 0.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.766      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.769      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.772      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.780      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                           ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.501 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.735      ;
; 0.501 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.735      ;
; 0.554 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.788      ;
; 0.556 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.556 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.558 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.792      ;
; 0.559 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.793      ;
; 0.560 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.571 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.805      ;
; 0.572 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.806      ;
; 0.573 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.807      ;
; 0.577 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.810      ;
; 0.577 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.811      ;
; 0.578 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.812      ;
; 0.684 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.917      ;
; 0.692 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.926      ;
; 0.703 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.936      ;
; 0.711 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.947      ;
; 0.725 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.289     ; 0.593      ;
; 0.726 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.289     ; 0.594      ;
; 0.733 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.289     ; 0.601      ;
; 0.734 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.289     ; 0.602      ;
; 0.746 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.751 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.796 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.026      ;
; 0.808 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.034      ;
; 0.831 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.064      ;
; 0.844 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.078      ;
; 0.844 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.077      ;
; 0.845 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.079      ;
; 0.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.080      ;
; 0.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.080      ;
; 0.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.079      ;
; 0.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.080      ;
; 0.847 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.081      ;
; 0.847 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.847 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.847 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.081      ;
; 0.848 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.081      ;
; 0.848 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.082      ;
; 0.848 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.082      ;
; 0.849 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.082      ;
; 0.851 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.084      ;
; 0.861 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.095      ;
; 0.861 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.095      ;
; 0.865 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.099      ;
; 0.939 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.167      ;
; 0.941 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.174      ;
; 0.942 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.175      ;
; 0.943 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.176      ;
; 0.955 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.188      ;
; 0.956 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.190      ;
; 0.956 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.190      ;
; 0.956 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.189      ;
; 0.957 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.190      ;
; 0.957 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.191      ;
; 0.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.192      ;
; 0.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.192      ;
; 0.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.191      ;
; 0.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.192      ;
; 0.959 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.193      ;
; 0.959 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.192      ;
; 0.959 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.193      ;
; 0.960 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.194      ;
; 0.962 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.195      ;
; 0.967 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.201      ;
; 0.971 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.205      ;
; 0.973 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.207      ;
; 0.977 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.210      ;
; 1.009 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.234      ;
; 1.012 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.237      ;
; 1.032 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.272      ;
; 1.042 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.282      ;
; 1.043 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.277      ;
; 1.052 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.285      ;
; 1.053 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.286      ;
; 1.054 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.287      ;
; 1.055 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.288      ;
; 1.058 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.292      ;
; 1.065 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.298      ;
; 1.066 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.299      ;
; 1.068 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.302      ;
; 1.069 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.303      ;
; 1.069 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.302      ;
; 1.070 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.304      ;
; 1.070 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.304      ;
; 1.071 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.305      ;
; 1.071 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.304      ;
; 1.071 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.305      ;
; 1.072 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.305      ;
; 1.072 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.306      ;
; 1.074 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.307      ;
; 1.077 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.311      ;
; 1.083 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.317      ;
; 1.087 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.320      ;
; 1.089 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.322      ;
; 1.096 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.344      ;
; 1.098 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.332      ;
; 1.102 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.336      ;
; 1.106 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.340      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -4.386 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.317     ; 2.630      ;
; -4.385 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.316     ; 2.630      ;
; -4.385 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.316     ; 2.630      ;
; -4.385 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.316     ; 2.630      ;
; -4.062 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.643      ;
; -4.062 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.643      ;
; -4.062 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.643      ;
; -4.062 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.643      ;
; -4.062 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.643      ;
; -4.062 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.643      ;
; -4.062 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.643      ;
; -4.062 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.643      ;
; -4.062 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.643      ;
; -4.062 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.643      ;
; -4.050 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 2.650      ;
; -4.050 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.966     ; 2.645      ;
; -4.050 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 2.650      ;
; -4.047 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.966     ; 2.642      ;
; -4.047 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.964     ; 2.644      ;
; -4.046 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 2.634      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.626      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.626      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.626      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.626      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.626      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.626      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.626      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.626      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.626      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.626      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.626      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.975     ; 2.630      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.975     ; 2.630      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.625      ;
; -4.044 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.975     ; 2.630      ;
; -4.035 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.953     ; 2.643      ;
; -4.035 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.953     ; 2.643      ;
; -4.034 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.969     ; 2.626      ;
; -4.034 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.972     ; 2.623      ;
; -4.034 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.969     ; 2.626      ;
; -4.034 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.970     ; 2.625      ;
; -4.034 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.969     ; 2.626      ;
; -4.034 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.970     ; 2.625      ;
; -4.034 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.968     ; 2.627      ;
; -4.034 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.970     ; 2.625      ;
; -4.033 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.965     ; 2.629      ;
; -4.025 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.940     ; 2.646      ;
; -4.021 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.947     ; 2.635      ;
; -4.019 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.947     ; 2.633      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.362 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 4.360      ;
; 15.362 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[8]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.168     ; 4.362      ;
; 15.362 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[9]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.168     ; 4.362      ;
; 15.363 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[13]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 4.362      ;
; 15.363 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[12]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 4.358      ;
; 15.363 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[7]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 4.359      ;
; 15.363 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[10]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 4.362      ;
; 15.363 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[11]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 4.362      ;
; 15.363 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[14]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 4.362      ;
; 15.411 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[3]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.198     ; 4.283      ;
; 15.412 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.193     ; 4.287      ;
; 15.412 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.193     ; 4.287      ;
; 15.416 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[6]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.190     ; 4.286      ;
; 15.416 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[5]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.190     ; 4.286      ;
; 15.418 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[4]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.192     ; 4.282      ;
; 15.418 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[15]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.192     ; 4.282      ;
; 15.432 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[10]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.363      ;
; 15.433 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.376      ;
; 15.433 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.376      ;
; 15.433 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.377      ;
; 15.433 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.374      ;
; 15.433 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.374      ;
; 15.433 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[8]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.376      ;
; 15.433 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[9]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.376      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.374      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.374      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.372      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.363      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.373      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[10]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.376      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[11]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.376      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[12]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.372      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[13]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.376      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[14]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.376      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[11]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.363      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[12]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.367      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.374      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.375      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.372      ;
; 15.434 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.372      ;
; 15.435 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.367      ;
; 15.435 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.367      ;
; 15.437 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[8]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.366      ;
; 15.439 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.355      ;
; 15.439 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.366      ;
; 15.439 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.366      ;
; 15.439 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[9]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.355      ;
; 15.441 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.362      ;
; 15.441 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[15]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.362      ;
; 15.582 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.209      ;
; 15.582 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.211      ;
; 15.582 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.211      ;
; 15.583 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.208      ;
; 15.583 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.211      ;
; 15.583 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.211      ;
; 15.583 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.207      ;
; 15.583 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.211      ;
; 15.583 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.211      ;
; 15.600 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 4.164      ;
; 15.601 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.168      ;
; 15.601 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.168      ;
; 15.605 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 4.167      ;
; 15.605 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 4.167      ;
; 15.607 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_15                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 4.163      ;
; 15.607 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 4.163      ;
; 15.616 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[3]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.192      ;
; 15.627 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 4.172      ;
; 15.636 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.167      ;
; 15.636 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.167      ;
; 15.738 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 4.390      ;
; 15.738 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 4.390      ;
; 15.738 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 4.390      ;
; 15.738 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 4.390      ;
; 15.738 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 4.390      ;
; 15.738 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 4.390      ;
; 15.738 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 4.390      ;
; 15.738 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 4.390      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next.111                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.039      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state.111                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.039      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.039      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.039      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.039      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next.010                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.039      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state.010                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.039      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state.011                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.039      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src2[6]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.026      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[4]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.023      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[5]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.023      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[6]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.023      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[7]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.023      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[9]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.023      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[7]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.023      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[8]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.023      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[11]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.023      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[15]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.023      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[18]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.023      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[19]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.023      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[8]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.023      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[6]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.023      ;
; 15.881 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src1[10]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.026      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.126      ;
; 48.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.934      ;
; 97.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.171      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.170      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.170      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.170      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.170      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.170      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.170      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.170      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.170      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.170      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.170      ;
; 97.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.170      ;
; 97.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.134      ;
; 97.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.134      ;
; 97.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.134      ;
; 97.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.134      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.129      ;
; 97.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.944      ;
; 97.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.944      ;
; 97.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.944      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.934      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.934      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.934      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.934      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.934      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.934      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.934      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.934      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.934      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.934      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.925      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.925      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.925      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.925      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.925      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.925      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.827      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.827      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.827      ;
; 98.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.806      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.777      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.777      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.777      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.777      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.777      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.777      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.777      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.777      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.777      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.777      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.777      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.777      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.706      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.706      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.706      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.706      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.706      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.706      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.674      ;
; 98.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.593      ;
; 98.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.593      ;
; 98.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.593      ;
; 98.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.593      ;
; 98.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.593      ;
; 98.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.593      ;
; 98.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.533      ;
; 98.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.533      ;
; 98.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.533      ;
; 98.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.533      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.422      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.422      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.422      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.422      ;
; 1.226  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.469      ;
; 1.226  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.469      ;
; 1.226  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.469      ;
; 1.226  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.469      ;
; 1.226  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.469      ;
; 1.226  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.469      ;
; 1.272  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.514      ;
; 1.277  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.528      ;
; 1.277  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.528      ;
; 1.277  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.528      ;
; 1.277  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.528      ;
; 1.277  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.528      ;
; 1.277  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.528      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.589      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.589      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.589      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.589      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.589      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.589      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.589      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.589      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.589      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.589      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.589      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.589      ;
; 1.431  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.674      ;
; 1.458  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.700      ;
; 1.458  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.700      ;
; 1.458  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.700      ;
; 1.501  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.752      ;
; 1.501  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.752      ;
; 1.501  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.752      ;
; 1.501  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.752      ;
; 1.501  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.752      ;
; 1.501  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.752      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.765      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.765      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.765      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.765      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.765      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.765      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.765      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.765      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.765      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.765      ;
; 1.522  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.763      ;
; 1.522  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.763      ;
; 1.522  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.763      ;
; 1.709  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.960      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.963      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.963      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.963      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.963      ;
; 1.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.986      ;
; 1.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.986      ;
; 1.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.986      ;
; 1.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.986      ;
; 1.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.986      ;
; 1.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.986      ;
; 1.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.986      ;
; 1.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.986      ;
; 1.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.986      ;
; 1.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.986      ;
; 1.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.986      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.001      ;
; 51.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.353      ; 1.765      ;
; 51.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.350      ; 1.961      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.844 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 2.450      ;
; 1.861 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 2.465      ;
; 1.861 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 2.465      ;
; 1.868 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.465      ;
; 1.869 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 2.461      ;
; 1.869 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 2.461      ;
; 1.869 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.462      ;
; 2.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.448      ;
; 2.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.448      ;
; 2.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.445      ;
; 2.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.445      ;
; 2.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.445      ;
; 2.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.445      ;
; 2.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.445      ;
; 2.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.445      ;
; 2.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.445      ;
; 2.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.445      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.452      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.452      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.452      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.452      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.452      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.452      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.452      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.452      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.447      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.447      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.447      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.447      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.447      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.447      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.447      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.465      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.465      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.465      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.465      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.466      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.466      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.466      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.466      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.466      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.466      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.466      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.457      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.457      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.457      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.459      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.459      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.459      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.465      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.465      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.465      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.465      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.465      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.465      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.465      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.462      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.462      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.462      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.464      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.470      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.464      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.464      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.456      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.456      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.456      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.456      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.456      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.456      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.456      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.456      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.456      ;
; 2.235 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.460      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.454      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.454      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.454      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.454      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.465      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.450      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.449      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.462      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.461      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.454      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.448      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.449      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.454      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.454      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.453      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.453      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.453      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.453      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.453      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.453      ;
; 2.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.453      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 3.649 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.443     ; 2.452      ;
; 3.649 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.436     ; 2.459      ;
; 3.650 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.444     ; 2.452      ;
; 3.664 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.450     ; 2.460      ;
; 3.664 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.450     ; 2.460      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.462     ; 2.449      ;
; 3.666 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.466     ; 2.446      ;
; 3.666 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.469     ; 2.443      ;
; 3.666 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.466     ; 2.446      ;
; 3.666 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.467     ; 2.445      ;
; 3.666 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.466     ; 2.446      ;
; 3.666 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.467     ; 2.445      ;
; 3.666 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.465     ; 2.447      ;
; 3.666 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.467     ; 2.445      ;
; 3.674 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.457     ; 2.463      ;
; 3.674 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.457     ; 2.463      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.445      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.445      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.445      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.445      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.445      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.445      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.445      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.445      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.445      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.445      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.445      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.463     ; 2.458      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.461     ; 2.460      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.472     ; 2.449      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.463     ; 2.458      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.472     ; 2.449      ;
; 3.675 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.472     ; 2.449      ;
; 3.676 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.478     ; 2.444      ;
; 3.676 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.471     ; 2.451      ;
; 3.692 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.478     ; 2.460      ;
; 3.692 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.478     ; 2.460      ;
; 3.692 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.478     ; 2.460      ;
; 3.692 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.478     ; 2.460      ;
; 3.692 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.478     ; 2.460      ;
; 3.692 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.478     ; 2.460      ;
; 3.692 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.478     ; 2.460      ;
; 3.692 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.478     ; 2.460      ;
; 3.692 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.478     ; 2.460      ;
; 3.692 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.478     ; 2.460      ;
; 4.031 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.828     ; 2.449      ;
; 4.031 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.828     ; 2.449      ;
; 4.031 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.828     ; 2.449      ;
; 4.031 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.828     ; 2.449      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
Worst Case Available Settling Time: 38.478 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                   ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
; 51.95 MHz  ; 51.95 MHz       ; CLOCK_50                                                                      ;      ;
; 63.46 MHz  ; 63.46 MHz       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 184.84 MHz ; 184.84 MHz      ; altera_reserved_tck                                                           ;      ;
+------------+-----------------+-------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                      ;
+-------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                         ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------+---------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -13.751 ; -294.098      ;
; CLOCK_50                                                                      ; 0.752   ; 0.000         ;
; altera_reserved_tck                                                           ; 47.295  ; 0.000         ;
+-------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                      ; 0.291 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.311 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.451 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                  ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.795 ; -172.207      ;
; CLOCK_50                                                                      ; 15.793 ; 0.000         ;
; altera_reserved_tck                                                           ; 48.344 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                  ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                           ; 1.068 ; 0.000         ;
; CLOCK_50                                                                      ; 1.639 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.203 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                      ; 9.484  ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.897 ; 0.000         ;
; altera_reserved_tck                                                           ; 49.495 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -13.751 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 12.058     ;
; -13.733 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 12.033     ;
; -13.717 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 12.017     ;
; -13.689 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.996     ;
; -13.688 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.988     ;
; -13.683 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.983     ;
; -13.673 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.980     ;
; -13.672 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.972     ;
; -13.669 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.965     ; 11.962     ;
; -13.667 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.967     ;
; -13.664 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.971     ;
; -13.655 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.955     ;
; -13.652 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 11.942     ;
; -13.650 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.957     ;
; -13.649 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.956     ;
; -13.647 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.945     ; 11.960     ;
; -13.646 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.952     ; 11.952     ;
; -13.639 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.939     ;
; -13.637 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.944     ;
; -13.633 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.933     ;
; -13.630 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.930     ;
; -13.618 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.918     ;
; -13.614 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.914     ;
; -13.612 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.919     ;
; -13.612 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.919     ;
; -13.612 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.912     ;
; -13.612 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.967     ; 11.903     ;
; -13.611 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.918     ;
; -13.610 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.959     ; 11.909     ;
; -13.607 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.965     ; 11.900     ;
; -13.602 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.909     ;
; -13.602 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.902     ;
; -13.596 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.896     ;
; -13.594 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.959     ; 11.893     ;
; -13.592 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 11.882     ;
; -13.592 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.965     ; 11.885     ;
; -13.591 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.965     ; 11.884     ;
; -13.588 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.895     ;
; -13.588 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.888     ;
; -13.587 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.894     ;
; -13.587 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 11.877     ;
; -13.586 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.893     ;
; -13.586 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.886     ;
; -13.585 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.892     ;
; -13.584 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.952     ; 11.890     ;
; -13.583 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.883     ;
; -13.581 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.965     ; 11.874     ;
; -13.578 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.965     ; 11.871     ;
; -13.576 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.965     ; 11.869     ;
; -13.575 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 11.865     ;
; -13.574 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 11.864     ;
; -13.573 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.873     ;
; -13.570 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.952     ; 11.876     ;
; -13.569 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.945     ; 11.882     ;
; -13.568 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.868     ;
; -13.567 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.967     ; 11.858     ;
; -13.565 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.945     ; 11.878     ;
; -13.565 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 11.855     ;
; -13.565 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 11.855     ;
; -13.563 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.945     ; 11.876     ;
; -13.562 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.967     ; 11.853     ;
; -13.560 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.945     ; 11.873     ;
; -13.560 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.945     ; 11.873     ;
; -13.560 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.959     ; 11.859     ;
; -13.559 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.866     ;
; -13.555 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.855     ;
; -13.550 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.857     ;
; -13.550 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.857     ;
; -13.550 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.857     ;
; -13.548 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.945     ; 11.861     ;
; -13.547 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.854     ;
; -13.544 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.959     ; 11.843     ;
; -13.540 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.840     ;
; -13.536 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.843     ;
; -13.535 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.842     ;
; -13.535 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.835     ;
; -13.534 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.967     ; 11.825     ;
; -13.533 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.957     ; 11.834     ;
; -13.532 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.952     ; 11.838     ;
; -13.530 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.830     ;
; -13.530 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.965     ; 11.823     ;
; -13.530 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.965     ; 11.823     ;
; -13.530 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.965     ; 11.823     ;
; -13.525 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.967     ; 11.816     ;
; -13.524 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.951     ; 11.831     ;
; -13.521 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.821     ;
; -13.516 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 11.806     ;
; -13.516 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.967     ; 11.807     ;
; -13.516 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.965     ; 11.809     ;
; -13.515 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.815     ;
; -13.515 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 11.805     ;
; -13.514 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 11.803     ;
; -13.514 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.965     ; 11.807     ;
; -13.513 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 11.803     ;
; -13.512 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.965     ; 11.805     ;
; -13.512 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.958     ; 11.812     ;
; -13.510 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.959     ; 11.809     ;
; -13.510 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 11.800     ;
; -13.508 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.945     ; 11.821     ;
; -13.508 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.945     ; 11.821     ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.752 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 19.503     ;
; 0.804 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 19.459     ;
; 0.805 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 19.458     ;
; 0.828 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 19.435     ;
; 0.928 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 19.327     ;
; 0.932 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 19.323     ;
; 1.037 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 19.228     ;
; 1.094 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 19.171     ;
; 1.209 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 19.056     ;
; 1.224 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 19.041     ;
; 1.384 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 18.881     ;
; 1.385 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 18.880     ;
; 1.597 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 18.350     ;
; 1.598 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 18.349     ;
; 1.616 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.269      ; 18.648     ;
; 1.621 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.269      ; 18.643     ;
; 1.621 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 18.326     ;
; 1.706 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 18.220     ;
; 1.763 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 18.163     ;
; 1.807 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.269      ; 18.457     ;
; 1.844 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 18.411     ;
; 1.893 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 18.033     ;
; 2.020 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 18.235     ;
; 2.024 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 18.231     ;
; 2.225 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 17.715     ;
; 2.270 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.677     ;
; 2.275 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.672     ;
; 2.323 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 17.940     ;
; 2.377 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.878     ;
; 2.400 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 17.540     ;
; 2.401 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 17.539     ;
; 2.461 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.486     ;
; 2.507 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 17.758     ;
; 2.700 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 17.565     ;
; 2.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.298      ;
; 2.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.298      ;
; 2.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.298      ;
; 2.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.298      ;
; 2.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.298      ;
; 2.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.298      ;
; 2.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.298      ;
; 2.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.298      ;
; 2.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.298      ;
; 2.866 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.304      ;
; 2.866 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.304      ;
; 2.866 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.304      ;
; 2.866 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.304      ;
; 2.866 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.304      ;
; 2.866 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.304      ;
; 2.866 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.304      ;
; 2.866 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.304      ;
; 2.866 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.304      ;
; 2.881 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.289      ;
; 2.881 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.289      ;
; 2.881 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.289      ;
; 2.881 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.289      ;
; 2.881 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.289      ;
; 2.881 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.289      ;
; 2.881 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.289      ;
; 2.881 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.289      ;
; 2.881 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.289      ;
; 2.881 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[9]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.289      ;
; 2.882 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.282      ;
; 2.882 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.282      ;
; 2.882 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.282      ;
; 2.882 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.282      ;
; 2.882 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.282      ;
; 2.882 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.282      ;
; 2.882 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.282      ;
; 2.882 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.282      ;
; 2.882 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.282      ;
; 2.882 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[9]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 7.282      ;
; 2.968 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.194      ;
; 2.968 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.194      ;
; 2.968 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.194      ;
; 2.968 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.194      ;
; 2.968 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.194      ;
; 2.968 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.194      ;
; 2.968 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.194      ;
; 2.968 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.194      ;
; 2.968 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.167      ; 7.194      ;
; 2.970 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.200      ;
; 2.970 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.200      ;
; 2.970 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.200      ;
; 2.970 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.200      ;
; 2.970 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.200      ;
; 2.970 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.200      ;
; 2.970 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.200      ;
; 2.970 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.200      ;
; 2.970 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.200      ;
; 2.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.185      ;
; 2.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.185      ;
; 2.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.185      ;
; 2.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.185      ;
; 2.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.185      ;
; 2.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.185      ;
; 2.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.185      ;
; 2.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.185      ;
; 2.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.185      ;
; 2.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[9]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.185      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.936      ;
; 47.519 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.713      ;
; 47.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.606      ;
; 47.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.490      ;
; 47.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.450      ;
; 47.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.361      ;
; 47.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.319      ;
; 47.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.302      ;
; 47.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.296      ;
; 47.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.289      ;
; 47.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.264      ;
; 48.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.219      ;
; 48.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.122      ;
; 48.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.072      ;
; 48.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.969      ;
; 48.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.878      ;
; 48.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.807      ;
; 48.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.728      ;
; 49.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.189      ;
; 49.284 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 0.937      ;
; 49.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 0.878      ;
; 96.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.880      ;
; 96.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.876      ;
; 96.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.867      ;
; 96.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.865      ;
; 96.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.838      ;
; 96.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.836      ;
; 96.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[16]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.829      ;
; 96.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[16]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.824      ;
; 96.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[16]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.800      ;
; 96.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.786      ;
; 96.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[31]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.766      ;
; 96.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.658      ;
; 96.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.623      ;
; 96.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.621      ;
; 96.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.620      ;
; 96.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.628      ;
; 96.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.627      ;
; 96.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[17]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.617      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.624      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.623      ;
; 96.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[17]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.622      ;
; 96.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.594      ;
; 96.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.592      ;
; 96.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.591      ;
; 96.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[17]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.588      ;
; 96.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.594      ;
; 96.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.585      ;
; 96.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.515      ;
; 96.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.515      ;
; 96.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.515      ;
; 96.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.515      ;
; 96.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.498      ;
; 96.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.498      ;
; 96.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.498      ;
; 96.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.498      ;
; 96.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.469      ;
; 96.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.469      ;
; 96.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.469      ;
; 96.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.469      ;
; 96.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.461      ;
; 96.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.461      ;
; 96.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.461      ;
; 96.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[31]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.471      ;
; 96.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.456      ;
; 96.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.455      ;
; 96.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.454      ;
; 96.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.411      ;
; 96.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.411      ;
; 96.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.411      ;
; 96.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.405      ;
; 96.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.405      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.405      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.405      ;
; 96.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.404      ;
; 96.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.382      ;
; 96.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.382      ;
; 96.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.382      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.376      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.376      ;
; 96.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.375      ;
; 96.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.355      ;
; 96.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.355      ;
; 96.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.355      ;
; 96.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.355      ;
; 96.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.293      ;
; 96.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.227      ;
; 96.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.227      ;
; 96.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.227      ;
; 96.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.227      ;
; 96.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[31]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.218      ;
; 96.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.201      ;
; 96.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.201      ;
; 96.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.201      ;
; 96.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.201      ;
; 96.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.206      ;
; 96.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.206      ;
; 96.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.197      ;
; 96.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.173      ;
; 96.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[31]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.180      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.291 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[27]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.801      ;
; 0.297 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[5]                                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.811      ;
; 0.298 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|count[0]                                                                                       ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|count[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|use_reg                                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|use_reg                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[4]                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.809      ;
; 0.299 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[28]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.809      ;
; 0.301 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.810      ;
; 0.303 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.812      ;
; 0.303 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[29]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.813      ;
; 0.309 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[0]                                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.823      ;
; 0.309 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[26]                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.824      ;
; 0.310 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.821      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|wr_address                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|wr_address                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem_used[1]                                                                                                       ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem_used[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                                                                                  ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][19]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][19]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][82]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][82]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][65]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][65]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[28]                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.826      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|init_done                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|init_done                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|i_read                                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|i_read                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|ac                                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|ac                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|woverflow                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|woverflow                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|rvalid                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|rvalid                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                              ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                              ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[1]                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[1]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0]                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_write                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_write                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                       ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                         ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                     ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|read                                                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|read                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|write                                                                                                      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|write                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|hbreak_pending                                                                                                                                                         ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|hbreak_pending                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_read                                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_read                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.327 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.529      ;
; 0.333 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|ir_out[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.545      ;
; 0.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.534      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.550      ;
; 0.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.550      ;
; 0.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.552      ;
; 0.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.552      ;
; 0.355 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.355 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[5]                                                                        ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[13]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[12]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[10]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[9]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.558      ;
; 0.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.564      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.580      ;
; 0.427 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.626      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.628      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.629      ;
; 0.432 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.433 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.437 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.636      ;
; 0.440 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.639      ;
; 0.449 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.450 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[4]                                                                        ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.451 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.651      ;
; 0.453 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|ir_out[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.665      ;
; 0.453 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.665      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.654      ;
; 0.455 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.655      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.674      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.673      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.680      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.681      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.680      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.681      ;
; 0.482 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.682      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.682      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.683      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.683      ;
; 0.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.687      ;
; 0.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.688      ;
; 0.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.690      ;
; 0.494 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.695      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.696      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.697      ;
; 0.500 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.700      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.702      ;
; 0.502 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.702      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.702      ;
; 0.502 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.703      ;
; 0.503 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[17]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.703      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                           ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.451 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.664      ;
; 0.452 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.664      ;
; 0.498 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.499 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.500 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.712      ;
; 0.503 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.503 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.504 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.716      ;
; 0.514 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.726      ;
; 0.515 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.727      ;
; 0.516 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.728      ;
; 0.518 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.730      ;
; 0.519 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.731      ;
; 0.521 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.733      ;
; 0.626 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.838      ;
; 0.634 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.846      ;
; 0.643 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.855      ;
; 0.650 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.864      ;
; 0.655 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.539      ;
; 0.655 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.539      ;
; 0.662 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.546      ;
; 0.663 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.547      ;
; 0.694 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.903      ;
; 0.699 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.908      ;
; 0.730 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.939      ;
; 0.739 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.944      ;
; 0.745 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.957      ;
; 0.748 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.751 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.963      ;
; 0.752 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.752 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.753 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.965      ;
; 0.753 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.965      ;
; 0.755 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.967      ;
; 0.755 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.967      ;
; 0.756 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.968      ;
; 0.758 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.970      ;
; 0.759 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.971      ;
; 0.759 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.971      ;
; 0.759 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.971      ;
; 0.760 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.760 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.764 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.976      ;
; 0.770 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.982      ;
; 0.770 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.982      ;
; 0.779 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.991      ;
; 0.834 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.046      ;
; 0.841 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.053      ;
; 0.841 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.053      ;
; 0.844 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.056      ;
; 0.844 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.056      ;
; 0.845 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.057      ;
; 0.847 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.059      ;
; 0.848 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.060      ;
; 0.848 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.060      ;
; 0.851 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.063      ;
; 0.851 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.063      ;
; 0.852 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.064      ;
; 0.854 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.066      ;
; 0.855 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.067      ;
; 0.855 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.067      ;
; 0.856 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.068      ;
; 0.856 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.068      ;
; 0.859 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.071      ;
; 0.861 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.073      ;
; 0.862 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.069      ;
; 0.866 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.078      ;
; 0.878 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.090      ;
; 0.888 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.100      ;
; 0.922 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.128      ;
; 0.926 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.132      ;
; 0.930 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.142      ;
; 0.930 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.142      ;
; 0.937 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.149      ;
; 0.937 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.149      ;
; 0.937 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.149      ;
; 0.940 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.152      ;
; 0.941 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.153      ;
; 0.944 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.156      ;
; 0.945 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.157      ;
; 0.945 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.157      ;
; 0.948 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.160      ;
; 0.948 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.160      ;
; 0.950 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.162      ;
; 0.951 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.163      ;
; 0.951 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.163      ;
; 0.952 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.164      ;
; 0.952 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.164      ;
; 0.955 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.167      ;
; 0.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.170      ;
; 0.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.170      ;
; 0.960 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.178      ;
; 0.965 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.183      ;
; 0.967 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.179      ;
; 0.977 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.189      ;
; 0.984 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.196      ;
; 0.984 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.196      ;
; 0.987 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.199      ;
; 0.991 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.203      ;
; 0.998 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.210      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -3.795 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.027     ; 2.329      ;
; -3.795 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.027     ; 2.329      ;
; -3.795 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.027     ; 2.329      ;
; -3.795 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.027     ; 2.329      ;
; -3.507 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 2.342      ;
; -3.507 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 2.342      ;
; -3.507 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 2.342      ;
; -3.507 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 2.342      ;
; -3.507 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 2.342      ;
; -3.507 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 2.342      ;
; -3.507 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 2.342      ;
; -3.507 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 2.342      ;
; -3.507 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 2.342      ;
; -3.507 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 2.342      ;
; -3.492 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.713     ; 2.340      ;
; -3.492 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.711     ; 2.342      ;
; -3.492 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.707     ; 2.346      ;
; -3.492 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.707     ; 2.346      ;
; -3.492 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 2.333      ;
; -3.491 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.712     ; 2.340      ;
; -3.490 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.727     ; 2.324      ;
; -3.488 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.325      ;
; -3.488 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.325      ;
; -3.488 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.325      ;
; -3.488 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.325      ;
; -3.488 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.325      ;
; -3.488 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.325      ;
; -3.488 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.325      ;
; -3.488 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.325      ;
; -3.488 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.325      ;
; -3.488 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.325      ;
; -3.488 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 2.325      ;
; -3.487 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.719     ; 2.329      ;
; -3.487 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.719     ; 2.329      ;
; -3.487 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.719     ; 2.329      ;
; -3.482 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.701     ; 2.342      ;
; -3.482 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.701     ; 2.342      ;
; -3.481 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.717     ; 2.325      ;
; -3.481 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.717     ; 2.325      ;
; -3.481 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.717     ; 2.325      ;
; -3.480 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.715     ; 2.326      ;
; -3.479 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.712     ; 2.328      ;
; -3.479 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.715     ; 2.325      ;
; -3.479 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.718     ; 2.322      ;
; -3.479 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.715     ; 2.325      ;
; -3.479 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.715     ; 2.325      ;
; -3.470 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.696     ; 2.335      ;
; -3.469 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.688     ; 2.342      ;
; -3.466 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.694     ; 2.333      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.793 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[2]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.946      ;
; 15.793 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[13]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 3.948      ;
; 15.793 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[7]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.945      ;
; 15.793 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[9]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 3.948      ;
; 15.793 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[10]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 3.948      ;
; 15.793 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[11]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 3.948      ;
; 15.793 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[14]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 3.948      ;
; 15.794 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[12]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.944      ;
; 15.794 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[8]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 3.947      ;
; 15.868 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[4]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.955      ;
; 15.868 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[5]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.952      ;
; 15.868 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[2]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.952      ;
; 15.868 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[7]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.951      ;
; 15.868 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[9]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.954      ;
; 15.868 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[10]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.954      ;
; 15.868 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[11]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.954      ;
; 15.868 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[13]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.954      ;
; 15.868 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[14]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.954      ;
; 15.868 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.952      ;
; 15.868 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[1]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.953      ;
; 15.869 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[1]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.953      ;
; 15.869 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[2]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.953      ;
; 15.869 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[3]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.952      ;
; 15.869 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[6]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.952      ;
; 15.869 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[7]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.950      ;
; 15.869 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[8]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.953      ;
; 15.869 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[12]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.950      ;
; 15.869 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[0]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.950      ;
; 15.869 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.950      ;
; 15.891 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.825      ;
; 15.891 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[1]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.825      ;
; 15.894 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[3]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.184     ; 3.819      ;
; 15.901 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[4]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.178     ; 3.818      ;
; 15.901 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[15]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.178     ; 3.818      ;
; 15.903 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[6]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.175     ; 3.819      ;
; 15.903 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[5]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.175     ; 3.819      ;
; 15.905 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.912      ;
; 15.905 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[1]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.912      ;
; 15.908 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[3]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.906      ;
; 15.908 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[11]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.906      ;
; 15.910 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.902      ;
; 15.910 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[8]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.910      ;
; 15.910 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[9]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.902      ;
; 15.910 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[10]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.902      ;
; 15.911 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[12]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.907      ;
; 15.915 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[4]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.905      ;
; 15.915 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[15]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.905      ;
; 15.917 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[5]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.906      ;
; 15.917 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[6]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.906      ;
; 16.029 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.774      ;
; 16.029 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.773      ;
; 16.029 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.776      ;
; 16.029 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.776      ;
; 16.029 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.776      ;
; 16.029 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.776      ;
; 16.029 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.776      ;
; 16.030 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.775      ;
; 16.030 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.772      ;
; 16.061 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[3]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.759      ;
; 16.079 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.702      ;
; 16.079 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.702      ;
; 16.082 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 3.696      ;
; 16.089 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.695      ;
; 16.089 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.695      ;
; 16.091 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.696      ;
; 16.091 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.696      ;
; 16.111 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.706      ;
; 16.125 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.695      ;
; 16.125 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.695      ;
; 16.187 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 3.921      ;
; 16.187 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 3.921      ;
; 16.187 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 3.921      ;
; 16.187 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 3.921      ;
; 16.187 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 3.921      ;
; 16.187 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 3.921      ;
; 16.187 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 3.921      ;
; 16.187 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 3.921      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.000010000                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.579      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000010000                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.579      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.000001000                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.579      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000001000                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.579      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[3]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.568      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write1                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.574      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.574      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|t_ena                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.574      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.571      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.571      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.571      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.571      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.571      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.571      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.570      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.570      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.569      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|control_register[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.568      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_h_register[9]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.577      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.577      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.576      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.577      ;
; 16.351 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|internal_counter[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.576      ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.895      ;
; 48.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.719      ;
; 97.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.960      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.928      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.928      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.928      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.928      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.928      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.928      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.928      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.928      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.928      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.928      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.928      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.891      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.891      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.891      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.891      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.887      ;
; 98.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.733      ;
; 98.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.733      ;
; 98.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.733      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.719      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.719      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.719      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.719      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.719      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.719      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.719      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.719      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.719      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.719      ;
; 98.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.715      ;
; 98.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.715      ;
; 98.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.715      ;
; 98.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.715      ;
; 98.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.715      ;
; 98.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.715      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.619      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.619      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.619      ;
; 98.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.598      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.578      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.578      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.578      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.578      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.578      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.578      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.578      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.578      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.578      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.578      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.578      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.578      ;
; 98.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.523      ;
; 98.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.523      ;
; 98.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.523      ;
; 98.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.523      ;
; 98.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.523      ;
; 98.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.523      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.496      ;
; 98.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.414      ;
; 98.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.414      ;
; 98.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.414      ;
; 98.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.414      ;
; 98.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.414      ;
; 98.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.414      ;
; 98.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.384      ;
; 98.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.384      ;
; 98.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.384      ;
; 98.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.384      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.068  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.289      ;
; 1.068  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.289      ;
; 1.068  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.289      ;
; 1.068  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.289      ;
; 1.107  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.328      ;
; 1.107  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.328      ;
; 1.107  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.328      ;
; 1.107  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.328      ;
; 1.107  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.328      ;
; 1.107  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.328      ;
; 1.150  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.381      ;
; 1.150  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.381      ;
; 1.150  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.381      ;
; 1.150  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.381      ;
; 1.150  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.381      ;
; 1.150  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.381      ;
; 1.152  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.373      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.445      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.445      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.445      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.445      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.445      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.445      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.445      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.445      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.445      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.445      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.445      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.445      ;
; 1.298  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.518      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.539      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.539      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.539      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.595      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.595      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.595      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.595      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.595      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.595      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.606      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.606      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.606      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.606      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.606      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.606      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.606      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.606      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.606      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.606      ;
; 1.388  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.608      ;
; 1.388  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.608      ;
; 1.388  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.608      ;
; 1.553  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.783      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.791      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.791      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.791      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.791      ;
; 1.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.801      ;
; 1.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.801      ;
; 1.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.801      ;
; 1.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.801      ;
; 1.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.801      ;
; 1.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.801      ;
; 1.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.801      ;
; 1.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.801      ;
; 1.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.801      ;
; 1.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.801      ;
; 1.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.801      ;
; 1.608  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.830      ;
; 51.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.389      ; 1.606      ;
; 51.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.384      ; 1.789      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.639 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.187      ;
; 1.655 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.199      ;
; 1.655 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.199      ;
; 1.661 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.199      ;
; 1.662 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.196      ;
; 1.664 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.198      ;
; 1.664 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.198      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.187      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.187      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.184      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.184      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.187      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.181      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.181      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.187      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.181      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.187      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.181      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.187      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.181      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.181      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.181      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.187      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.187      ;
; 1.982 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.181      ;
; 1.983 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.183      ;
; 1.983 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.183      ;
; 1.983 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.183      ;
; 1.983 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.183      ;
; 1.983 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.183      ;
; 1.983 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.183      ;
; 1.983 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.183      ;
; 1.984 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.183      ;
; 1.984 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.183      ;
; 1.984 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.183      ;
; 1.984 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.183      ;
; 1.984 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.183      ;
; 1.984 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.183      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.201      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.199      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.195      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.201      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.190      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.199      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.190      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.199      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.190      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.200      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.200      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.200      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.200      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.200      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.200      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.200      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.199      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.199      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.199      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.199      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.199      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.199      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.199      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.196      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.196      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.196      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.198      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.190      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.207      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.198      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.198      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.190      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.190      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.190      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.190      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.190      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.190      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.190      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.190      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.190      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.187      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.187      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.187      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.187      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.187      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.187      ;
; 1.991 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.196      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.190      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.190      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.190      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.190      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.187      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.186      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.196      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.184      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.186      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.189      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.189      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.189      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.189      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.189      ;
; 1.992 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.189      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 3.203 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.247     ; 2.189      ;
; 3.203 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.241     ; 2.195      ;
; 3.204 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.249     ; 2.188      ;
; 3.217 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.254     ; 2.196      ;
; 3.217 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.254     ; 2.196      ;
; 3.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.266     ; 2.186      ;
; 3.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.269     ; 2.183      ;
; 3.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.272     ; 2.180      ;
; 3.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.269     ; 2.183      ;
; 3.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.270     ; 2.182      ;
; 3.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.269     ; 2.183      ;
; 3.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.270     ; 2.182      ;
; 3.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.269     ; 2.184      ;
; 3.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.271     ; 2.182      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.182      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.182      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.182      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.182      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.182      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.182      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.182      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.182      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.182      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.182      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.182      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.273     ; 2.187      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.261     ; 2.199      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.266     ; 2.194      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.273     ; 2.187      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.261     ; 2.199      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.274     ; 2.186      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.273     ; 2.187      ;
; 3.228 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.266     ; 2.195      ;
; 3.228 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.265     ; 2.196      ;
; 3.229 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.281     ; 2.181      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.280     ; 2.196      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.280     ; 2.196      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.280     ; 2.196      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.280     ; 2.196      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.280     ; 2.196      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.280     ; 2.196      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.280     ; 2.196      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.280     ; 2.196      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.280     ; 2.196      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.280     ; 2.196      ;
; 3.547 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.594     ; 2.186      ;
; 3.547 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.594     ; 2.186      ;
; 3.547 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.594     ; 2.186      ;
; 3.547 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.594     ; 2.186      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
Worst Case Available Settling Time: 38.643 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -9.306 ; -198.692      ;
; CLOCK_50                                                                      ; 5.781  ; 0.000         ;
; altera_reserved_tck                                                           ; 48.520 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                      ; 0.145 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.186 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.258 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                  ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.371 ; -107.906      ;
; CLOCK_50                                                                      ; 17.244 ; 0.000         ;
; altera_reserved_tck                                                           ; 49.176 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                  ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                           ; 0.655 ; 0.000         ;
; CLOCK_50                                                                      ; 1.086 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.120 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                      ; 9.203  ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.936 ; 0.000         ;
; altera_reserved_tck                                                           ; 49.309 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -9.306 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.803      ;
; -9.284 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.781      ;
; -9.240 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.737      ;
; -9.239 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.736      ;
; -9.238 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.735      ;
; -9.236 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.733      ;
; -9.227 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.724      ;
; -9.227 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.724      ;
; -9.226 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.723      ;
; -9.222 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.719      ;
; -9.218 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.715      ;
; -9.216 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.713      ;
; -9.216 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.713      ;
; -9.214 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.711      ;
; -9.205 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.702      ;
; -9.205 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.702      ;
; -9.204 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.701      ;
; -9.200 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.697      ;
; -9.198 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.695      ;
; -9.176 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.673      ;
; -9.173 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.670      ;
; -9.173 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.670      ;
; -9.171 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.668      ;
; -9.169 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.666      ;
; -9.160 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.657      ;
; -9.160 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.657      ;
; -9.159 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.656      ;
; -9.155 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.652      ;
; -9.150 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.647      ;
; -9.150 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.647      ;
; -9.148 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.645      ;
; -9.146 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.643      ;
; -9.137 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.634      ;
; -9.137 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.634      ;
; -9.136 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.633      ;
; -9.132 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.629      ;
; -9.131 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.628      ;
; -9.108 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.605      ;
; -9.107 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.604      ;
; -9.106 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.603      ;
; -9.106 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.603      ;
; -9.105 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.602      ;
; -9.104 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.601      ;
; -9.103 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.593      ;
; -9.103 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.600      ;
; -9.094 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.591      ;
; -9.094 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.591      ;
; -9.093 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.590      ;
; -9.090 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.587      ;
; -9.089 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.586      ;
; -9.088 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.757     ; 7.581      ;
; -9.087 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.577      ;
; -9.085 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.575      ;
; -9.084 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.581      ;
; -9.084 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.581      ;
; -9.084 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.581      ;
; -9.083 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.580      ;
; -9.083 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.580      ;
; -9.082 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.579      ;
; -9.080 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.577      ;
; -9.072 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.562      ;
; -9.071 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.568      ;
; -9.071 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.568      ;
; -9.071 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.568      ;
; -9.070 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.560      ;
; -9.070 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.567      ;
; -9.066 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.563      ;
; -9.066 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.563      ;
; -9.065 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.562      ;
; -9.063 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.757     ; 7.556      ;
; -9.061 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.558      ;
; -9.061 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.558      ;
; -9.061 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.558      ;
; -9.054 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.544      ;
; -9.049 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.546      ;
; -9.048 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.545      ;
; -9.047 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.757     ; 7.540      ;
; -9.046 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.536      ;
; -9.045 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.757     ; 7.538      ;
; -9.042 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.539      ;
; -9.040 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.537      ;
; -9.039 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.536      ;
; -9.039 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.536      ;
; -9.039 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.536      ;
; -9.038 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.535      ;
; -9.038 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.528      ;
; -9.038 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.757     ; 7.531      ;
; -9.036 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.533      ;
; -9.036 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.757     ; 7.529      ;
; -9.036 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.526      ;
; -9.034 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.531      ;
; -9.032 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.522      ;
; -9.030 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.520      ;
; -9.029 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX9[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.757     ; 7.522      ;
; -9.028 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.518      ;
; -9.025 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.522      ;
; -9.025 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.522      ;
; -9.024 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.521      ;
; -9.024 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.521      ;
; -9.023 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.753     ; 7.520      ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 5.781 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.721      ;
; 5.781 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.721      ;
; 5.781 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.721      ;
; 5.781 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.721      ;
; 5.781 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.721      ;
; 5.781 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.721      ;
; 5.781 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.721      ;
; 5.781 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.721      ;
; 5.781 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.721      ;
; 5.784 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.717      ;
; 5.784 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.717      ;
; 5.784 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.717      ;
; 5.784 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.717      ;
; 5.784 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.717      ;
; 5.784 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.717      ;
; 5.784 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.717      ;
; 5.784 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.717      ;
; 5.784 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.717      ;
; 5.784 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[9] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.717      ;
; 5.786 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.709      ;
; 5.786 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.709      ;
; 5.786 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.709      ;
; 5.786 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.709      ;
; 5.786 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.709      ;
; 5.786 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.709      ;
; 5.786 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.709      ;
; 5.786 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.709      ;
; 5.786 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.709      ;
; 5.808 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.689      ;
; 5.808 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.689      ;
; 5.808 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.689      ;
; 5.808 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.689      ;
; 5.808 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.689      ;
; 5.808 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.689      ;
; 5.808 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.689      ;
; 5.808 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.689      ;
; 5.808 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.689      ;
; 5.808 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[18] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[9] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.689      ;
; 5.851 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.651      ;
; 5.851 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.651      ;
; 5.851 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.651      ;
; 5.851 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.651      ;
; 5.851 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.651      ;
; 5.851 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.651      ;
; 5.851 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.651      ;
; 5.851 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.651      ;
; 5.851 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 4.651      ;
; 5.854 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.647      ;
; 5.854 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.647      ;
; 5.854 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.647      ;
; 5.854 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.647      ;
; 5.854 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.647      ;
; 5.854 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.647      ;
; 5.854 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.647      ;
; 5.854 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.647      ;
; 5.854 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.647      ;
; 5.854 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[9] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.514      ; 4.647      ;
; 5.856 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.639      ;
; 5.856 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.639      ;
; 5.856 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.639      ;
; 5.856 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.639      ;
; 5.856 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.639      ;
; 5.856 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.639      ;
; 5.856 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.639      ;
; 5.856 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.639      ;
; 5.856 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.508      ; 4.639      ;
; 5.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 4.640      ;
; 5.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 4.640      ;
; 5.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 4.640      ;
; 5.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 4.640      ;
; 5.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 4.640      ;
; 5.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 4.640      ;
; 5.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 4.640      ;
; 5.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 4.640      ;
; 5.864 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 4.640      ;
; 5.867 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 4.636      ;
; 5.867 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 4.636      ;
; 5.867 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 4.636      ;
; 5.867 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 4.636      ;
; 5.867 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 4.636      ;
; 5.867 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 4.636      ;
; 5.867 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 4.636      ;
; 5.867 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 4.636      ;
; 5.867 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 4.636      ;
; 5.867 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[9] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 4.636      ;
; 5.869 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.628      ;
; 5.869 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.628      ;
; 5.869 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.628      ;
; 5.869 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.628      ;
; 5.869 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.628      ;
; 5.869 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.628      ;
; 5.869 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.628      ;
; 5.869 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.628      ;
; 5.869 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[15] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.628      ;
; 5.878 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.619      ;
; 5.878 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.619      ;
; 5.878 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.619      ;
; 5.878 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.619      ;
; 5.878 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.619      ;
; 5.878 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19] ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 4.619      ;
+-------+-----------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.901      ;
; 48.647 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.776      ;
; 48.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.667      ;
; 48.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.580      ;
; 48.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.545      ;
; 48.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.480      ;
; 48.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.476      ;
; 48.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.456      ;
; 48.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.459      ;
; 48.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.458      ;
; 48.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.426      ;
; 49.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.410      ;
; 49.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.355      ;
; 49.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.297      ;
; 49.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.278      ;
; 49.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.222      ;
; 49.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.153      ;
; 49.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.091      ;
; 49.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.725      ;
; 49.816 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 0.600      ;
; 49.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.545      ;
; 97.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.576      ;
; 97.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.571      ;
; 97.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.561      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.556      ;
; 97.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[16]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.547      ;
; 97.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[16]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.532      ;
; 97.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.508      ;
; 97.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.503      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[16]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.479      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.414      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.412      ;
; 97.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[31]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.430      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.408      ;
; 97.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[17]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.405      ;
; 97.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.399      ;
; 97.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.397      ;
; 97.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.393      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[17]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.390      ;
; 97.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.387      ;
; 97.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.372      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.380      ;
; 97.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.346      ;
; 97.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[20]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.344      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.340      ;
; 97.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[17]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.337      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.319      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.285      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.285      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.285      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.285      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.270      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.270      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.270      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.270      ;
; 97.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.250      ;
; 97.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.249      ;
; 97.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.249      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.243      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.243      ;
; 97.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.242      ;
; 97.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.235      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.234      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.234      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.228      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.228      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.227      ;
; 97.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.227      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.217      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.217      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.217      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.217      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.180      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.180      ;
; 97.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.182      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.181      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.181      ;
; 97.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.175      ;
; 97.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.175      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.174      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.148      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.148      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.148      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.148      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[31]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.146      ;
; 97.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.097      ;
; 97.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[31]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.055      ;
; 97.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.029      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.040      ;
; 97.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.036      ;
; 97.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.036      ;
; 97.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.036      ;
; 97.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.036      ;
; 97.912 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.037      ;
; 97.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.032      ;
; 97.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.032      ;
; 97.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.015      ;
; 97.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.015      ;
; 97.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[31]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.025      ;
; 97.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.021      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.145 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[27]                                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.473      ;
; 0.148 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[5]                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.477      ;
; 0.151 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[28]                                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.479      ;
; 0.152 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|writedata[6]                                                                                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[4]                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[26]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.482      ;
; 0.153 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.479      ;
; 0.154 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[29]                                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.482      ;
; 0.156 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[0]                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[28]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.486      ;
; 0.159 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.486      ;
; 0.159 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[24]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.489      ;
; 0.160 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[10]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[11]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.486      ;
; 0.164 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[1]                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.493      ;
; 0.164 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[30]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.494      ;
; 0.165 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.492      ;
; 0.165 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[31]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.495      ;
; 0.166 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[3]                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.495      ;
; 0.166 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[9]                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.492      ;
; 0.167 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[2]                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.496      ;
; 0.167 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[6]                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.496      ;
; 0.168 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[7]                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.497      ;
; 0.168 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[12]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.494      ;
; 0.169 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[15]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.495      ;
; 0.170 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[4]                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.499      ;
; 0.171 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[14]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.497      ;
; 0.171 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[29]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.501      ;
; 0.172 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[13]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.498      ;
; 0.172 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[25]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.502      ;
; 0.178 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.505      ;
; 0.178 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|count[0]                                                                           ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|use_reg                                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.505      ;
; 0.179 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[2]                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.504      ;
; 0.180 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[27]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.510      ;
; 0.182 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.509      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|i_read                                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.512      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|rvalid                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                         ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                         ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                  ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_count[1]                                                                                                                                             ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[1]                                             ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[1]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0]                                             ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                             ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                  ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|write                                                                                          ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                         ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                         ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem_used[1]                                                                                           ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|hbreak_pending                                                                                                                                             ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_read                                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[3]                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                                                                      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                     ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[0]                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[4]                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[6]                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[2]                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[12]                                                                       ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[8]                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[7]                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[9]                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[11]                                                                       ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[14]                                                                       ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[5]                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[1]                                                                        ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                  ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.190 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|ir_out[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[22]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[21]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[13]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[12]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[5]                                                                        ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[34]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[32]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[10]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[9]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.337      ;
; 0.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.348      ;
; 0.254 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[27]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[26]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|ir_out[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[23]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.381      ;
; 0.266 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[4]                                                                        ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[25]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[24]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[19]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.395      ;
; 0.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.400      ;
; 0.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.409      ;
; 0.292 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[31]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[30]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.412      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[29]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[28]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[18]                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[17]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.420      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                           ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.258 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.387      ;
; 0.259 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.297 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.308 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.436      ;
; 0.308 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.436      ;
; 0.308 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.436      ;
; 0.309 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.437      ;
; 0.310 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.438      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.439      ;
; 0.362 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.490      ;
; 0.367 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.495      ;
; 0.370 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.500      ;
; 0.373 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.501      ;
; 0.383 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.314      ;
; 0.385 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.316      ;
; 0.389 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.320      ;
; 0.390 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.321      ;
; 0.400 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.525      ;
; 0.404 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.529      ;
; 0.422 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.547      ;
; 0.433 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.554      ;
; 0.447 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.575      ;
; 0.456 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.456 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.459 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.459 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.459 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.459 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.460 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.461 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.589      ;
; 0.461 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.589      ;
; 0.469 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.597      ;
; 0.469 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.597      ;
; 0.497 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.619      ;
; 0.509 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.637      ;
; 0.510 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.638      ;
; 0.512 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.640      ;
; 0.513 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.641      ;
; 0.516 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.644      ;
; 0.520 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.648      ;
; 0.520 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.648      ;
; 0.522 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.650      ;
; 0.522 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.650      ;
; 0.522 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.650      ;
; 0.523 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.651      ;
; 0.523 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.651      ;
; 0.523 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.651      ;
; 0.523 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.651      ;
; 0.524 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.652      ;
; 0.525 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.653      ;
; 0.525 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.653      ;
; 0.526 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.654      ;
; 0.527 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.655      ;
; 0.528 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.656      ;
; 0.532 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.660      ;
; 0.535 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.663      ;
; 0.553 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.675      ;
; 0.556 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.678      ;
; 0.562 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.690      ;
; 0.572 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.705      ;
; 0.572 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.700      ;
; 0.575 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.703      ;
; 0.576 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.704      ;
; 0.577 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.705      ;
; 0.578 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.711      ;
; 0.578 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.706      ;
; 0.579 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.707      ;
; 0.579 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.707      ;
; 0.585 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.713      ;
; 0.586 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.714      ;
; 0.586 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.714      ;
; 0.586 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.714      ;
; 0.588 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.716      ;
; 0.589 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.717      ;
; 0.589 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.717      ;
; 0.589 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.717      ;
; 0.590 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.718      ;
; 0.591 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.719      ;
; 0.591 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.719      ;
; 0.592 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.720      ;
; 0.593 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.721      ;
; 0.594 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.722      ;
; 0.594 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.722      ;
; 0.596 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.724      ;
; 0.598 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.726      ;
; 0.598 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.726      ;
; 0.602 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.730      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -2.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.381     ; 1.543      ;
; -2.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.381     ; 1.543      ;
; -2.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.381     ; 1.543      ;
; -2.371 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.381     ; 1.543      ;
; -2.197 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 1.551      ;
; -2.197 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 1.551      ;
; -2.197 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 1.551      ;
; -2.197 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 1.551      ;
; -2.197 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 1.551      ;
; -2.197 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 1.551      ;
; -2.197 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 1.551      ;
; -2.197 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 1.551      ;
; -2.197 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 1.551      ;
; -2.197 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 1.551      ;
; -2.190 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 1.552      ;
; -2.189 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.192     ; 1.550      ;
; -2.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.186     ; 1.555      ;
; -2.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 1.550      ;
; -2.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.186     ; 1.555      ;
; -2.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.198     ; 1.543      ;
; -2.187 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.543      ;
; -2.187 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.543      ;
; -2.187 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.540      ;
; -2.187 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.543      ;
; -2.186 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.539      ;
; -2.186 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.539      ;
; -2.186 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.539      ;
; -2.186 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.539      ;
; -2.186 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.539      ;
; -2.186 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.539      ;
; -2.186 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.539      ;
; -2.186 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.539      ;
; -2.186 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.539      ;
; -2.186 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.539      ;
; -2.186 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.539      ;
; -2.183 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.185     ; 1.551      ;
; -2.183 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.185     ; 1.551      ;
; -2.181 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 1.543      ;
; -2.181 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.195     ; 1.539      ;
; -2.181 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.195     ; 1.539      ;
; -2.181 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 1.540      ;
; -2.181 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.195     ; 1.539      ;
; -2.181 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 1.540      ;
; -2.181 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 1.541      ;
; -2.181 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.195     ; 1.539      ;
; -2.180 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.536      ;
; -2.179 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.180     ; 1.552      ;
; -2.178 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.186     ; 1.545      ;
; -2.176 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.183     ; 1.546      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.244 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 2.589      ;
; 17.244 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 2.590      ;
; 17.245 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 2.590      ;
; 17.245 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.586      ;
; 17.245 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 2.588      ;
; 17.245 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 2.590      ;
; 17.245 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 2.590      ;
; 17.245 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 2.590      ;
; 17.245 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 2.590      ;
; 17.267 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 2.552      ;
; 17.269 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[0]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 2.552      ;
; 17.269 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 2.552      ;
; 17.273 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 2.551      ;
; 17.273 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 2.554      ;
; 17.273 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 2.551      ;
; 17.273 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 2.554      ;
; 17.278 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.601      ;
; 17.278 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.599      ;
; 17.279 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.596      ;
; 17.279 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.596      ;
; 17.280 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[10]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.594      ;
; 17.281 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.596      ;
; 17.281 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.596      ;
; 17.282 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.593      ;
; 17.282 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.593      ;
; 17.284 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.598      ;
; 17.284 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.598      ;
; 17.284 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.598      ;
; 17.284 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.597      ;
; 17.284 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.598      ;
; 17.284 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.597      ;
; 17.284 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.598      ;
; 17.284 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.598      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.599      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.594      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.595      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.598      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.598      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.596      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.598      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[10]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.598      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.598      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.594      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[13]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.598      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[14]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.598      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.595      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.596      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.594      ;
; 17.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.594      ;
; 17.359 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.512      ;
; 17.359 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.513      ;
; 17.360 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.511      ;
; 17.360 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.513      ;
; 17.360 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.513      ;
; 17.360 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.513      ;
; 17.360 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.509      ;
; 17.360 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.513      ;
; 17.360 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.513      ;
; 17.368 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.487      ;
; 17.370 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.487      ;
; 17.370 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.487      ;
; 17.374 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.486      ;
; 17.374 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.486      ;
; 17.374 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.489      ;
; 17.374 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.489      ;
; 17.381 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[3]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.500      ;
; 17.386 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.492      ;
; 17.390 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.489      ;
; 17.390 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.489      ;
; 17.456 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 2.605      ;
; 17.456 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 2.605      ;
; 17.456 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 2.605      ;
; 17.456 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[3]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 2.605      ;
; 17.456 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[4]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 2.605      ;
; 17.456 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[5]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 2.605      ;
; 17.456 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[6]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 2.605      ;
; 17.456 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[7]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 2.605      ;
; 17.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_valid                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.416      ;
; 17.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[2]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.416      ;
; 17.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.416      ;
; 17.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.416      ;
; 17.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|internal_out_valid                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.416      ;
; 17.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.416      ;
; 17.528 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.416      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|init_done                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.417      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000010                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.415      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.100000000                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.417      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000100                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.417      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.416      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_request                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.416      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000100000                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.417      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.001000000                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.417      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.417      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.000010000                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.413      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000010000                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.413      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.000001000                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.413      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000001000                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.413      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|f_pop                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.415      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.415      ;
; 17.529 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.417      ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.251      ;
; 49.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.127      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.298      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.253      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.253      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.253      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.253      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.253      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.253      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.253      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.253      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.253      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.253      ;
; 98.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.253      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.248      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.248      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.248      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.248      ;
; 98.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.238      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.130      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.130      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.130      ;
; 98.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.127      ;
; 98.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.127      ;
; 98.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.127      ;
; 98.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.127      ;
; 98.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.127      ;
; 98.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.127      ;
; 98.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.127      ;
; 98.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.127      ;
; 98.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.127      ;
; 98.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.127      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.117      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.117      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.117      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.117      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.117      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.117      ;
; 98.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.057      ;
; 98.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.057      ;
; 98.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.057      ;
; 98.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.042      ;
; 98.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.032      ;
; 98.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.032      ;
; 98.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.032      ;
; 98.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.032      ;
; 98.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.032      ;
; 98.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.032      ;
; 98.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.032      ;
; 98.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.032      ;
; 98.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.032      ;
; 98.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.032      ;
; 98.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.032      ;
; 98.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.032      ;
; 98.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.988      ;
; 98.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.988      ;
; 98.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.988      ;
; 98.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.988      ;
; 98.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.988      ;
; 98.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.988      ;
; 98.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.973      ;
; 99.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.911      ;
; 99.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.911      ;
; 99.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.911      ;
; 99.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.911      ;
; 99.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.911      ;
; 99.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.911      ;
; 99.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.885      ;
; 99.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.885      ;
; 99.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.885      ;
; 99.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.885      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.655  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.790      ;
; 0.655  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.790      ;
; 0.655  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.790      ;
; 0.655  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.790      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.806      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.806      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.806      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.806      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.806      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.806      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.852      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.852      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.852      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.852      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.852      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.852      ;
; 0.716  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.851      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.872      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.872      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.872      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.872      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.872      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.872      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.872      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.872      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.872      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.872      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.872      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.872      ;
; 0.782  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.917      ;
; 0.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.931      ;
; 0.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.931      ;
; 0.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.931      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.974      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.974      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.974      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.974      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.974      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.974      ;
; 0.841  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.982      ;
; 0.841  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.982      ;
; 0.841  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.982      ;
; 0.841  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.982      ;
; 0.841  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.982      ;
; 0.841  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.982      ;
; 0.841  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.982      ;
; 0.841  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.982      ;
; 0.841  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.982      ;
; 0.841  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.982      ;
; 0.847  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.982      ;
; 0.847  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.982      ;
; 0.847  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.982      ;
; 0.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.080      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.085      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.085      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.085      ;
; 0.944  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.085      ;
; 0.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.089      ;
; 0.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.089      ;
; 0.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.089      ;
; 0.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.089      ;
; 0.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.089      ;
; 0.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.089      ;
; 0.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.089      ;
; 0.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.089      ;
; 0.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.089      ;
; 0.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.089      ;
; 0.948  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.089      ;
; 0.971  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.107      ;
; 50.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.541      ; 0.982      ;
; 50.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.539      ; 1.089      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.086 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.410      ;
; 1.091 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.420      ;
; 1.091 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.420      ;
; 1.095 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 1.420      ;
; 1.096 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.417      ;
; 1.098 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.419      ;
; 1.098 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.419      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.412      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.412      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.408      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.408      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.412      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.406      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.406      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.412      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.406      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.412      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.406      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.412      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.406      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.406      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.406      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.412      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.412      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.406      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.407      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.407      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.407      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.407      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.407      ;
; 1.289 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.407      ;
; 1.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.408      ;
; 1.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.408      ;
; 1.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.408      ;
; 1.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.408      ;
; 1.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.408      ;
; 1.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.408      ;
; 1.290 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.408      ;
; 1.294 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.420      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.414      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.414      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.414      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.414      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.422      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.420      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.410      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.409      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.417      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.416      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.422      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.414      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.420      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.409      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.414      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.420      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.414      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.412      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.412      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.412      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.412      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.412      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.412      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.412      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.413      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.413      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.413      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.418      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.418      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.418      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.416      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.416      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.416      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.420      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.420      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.420      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.420      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.420      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.420      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.420      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.417      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.417      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.417      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.420      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.414      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.427      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.420      ;
; 1.295 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.420      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 2.120 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.875     ; 1.418      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.879     ; 1.415      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.882     ; 1.412      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.881     ; 1.416      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.881     ; 1.416      ;
; 2.125 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.891     ; 1.407      ;
; 2.125 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.891     ; 1.407      ;
; 2.125 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.891     ; 1.407      ;
; 2.126 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.888     ; 1.411      ;
; 2.126 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.894     ; 1.405      ;
; 2.126 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.891     ; 1.408      ;
; 2.126 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.891     ; 1.408      ;
; 2.126 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.891     ; 1.408      ;
; 2.127 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.890     ; 1.410      ;
; 2.131 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.887     ; 1.417      ;
; 2.131 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.883     ; 1.421      ;
; 2.131 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.883     ; 1.421      ;
; 2.131 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.895     ; 1.409      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.408      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.408      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.408      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.408      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.408      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.408      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.408      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.408      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.408      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.408      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.408      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.889     ; 1.416      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.894     ; 1.411      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.888     ; 1.417      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.894     ; 1.411      ;
; 2.132 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.894     ; 1.411      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.409      ;
; 2.139 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.896     ; 1.416      ;
; 2.139 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.896     ; 1.416      ;
; 2.139 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.896     ; 1.416      ;
; 2.139 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.896     ; 1.416      ;
; 2.139 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.896     ; 1.416      ;
; 2.139 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.896     ; 1.416      ;
; 2.139 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.896     ; 1.416      ;
; 2.139 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.896     ; 1.416      ;
; 2.139 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.896     ; 1.416      ;
; 2.139 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.896     ; 1.416      ;
; 2.323 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.085     ; 1.411      ;
; 2.323 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.085     ; 1.411      ;
; 2.323 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.085     ; 1.411      ;
; 2.323 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.085     ; 1.411      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
Worst Case Available Settling Time: 39.147 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                          ;
+--------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                          ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                               ; -15.511  ; 0.145 ; -4.386   ; 0.655   ; 9.203               ;
;  CLOCK_50                                                                      ; -1.602   ; 0.145 ; 15.362   ; 1.086   ; 9.203               ;
;  altera_reserved_tck                                                           ; 46.887   ; 0.186 ; 48.062   ; 0.655   ; 49.309              ;
;  u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.511  ; 0.258 ; -4.386   ; 2.120   ; 14.897              ;
; Design-wide TNS                                                                ; -339.389 ; 0.0   ; -199.551 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                      ; -7.816   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                           ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -331.573 ; 0.000 ; -199.551 ; 0.000   ; 0.000               ;
+--------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00498 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00498 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; 1530         ; 0          ; 40       ; 3        ;
; CLOCK_50                                                                      ; altera_reserved_tck                                                           ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                           ; CLOCK_50                                                                      ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                                                      ; CLOCK_50                                                                      ; > 2147483647 ; 19         ; 6339     ; 0        ;
; CLOCK_50                                                                      ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 37           ; 30414741   ; 0        ; 0        ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 44084779     ; 0          ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; 1530         ; 0          ; 40       ; 3        ;
; CLOCK_50                                                                      ; altera_reserved_tck                                                           ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                           ; CLOCK_50                                                                      ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                                                      ; CLOCK_50                                                                      ; > 2147483647 ; 19         ; 6339     ; 0        ;
; CLOCK_50                                                                      ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 37           ; 30414741   ; 0        ; 0        ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 44084779     ; 0          ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+---------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock          ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                           ; 69       ; 0        ; 2        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                      ; 1277     ; 0        ; 0        ; 0        ;
; CLOCK_50            ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 49       ; 0        ; 0        ; 0        ;
+---------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+---------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock          ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                           ; 69       ; 0        ; 2        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                      ; 1277     ; 0        ; 0        ; 0        ;
; CLOCK_50            ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 49       ; 0        ; 0        ; 0        ;
+---------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 24    ; 24   ;
; Unconstrained Input Port Paths  ; 118   ; 118  ;
; Unconstrained Output Ports      ; 69    ; 69   ;
; Unconstrained Output Port Paths ; 86    ; 86   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                    ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                        ; Clock                                                                         ; Type      ; Status      ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                                      ; CLOCK_50                                                                      ; Base      ; Constrained ;
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; Base      ; Constrained ;
; sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]                    ; sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]                    ; Generated ; Constrained ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[9]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[11]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[15]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; Partially constrained                                                                ;
; MTL_TOUCH_I2C_SDA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_INT_n     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_DCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_HSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_VSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[9]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[11]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[15]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; Partially constrained                                                                ;
; MTL_TOUCH_I2C_SDA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_INT_n     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_DCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_HSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_VSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sat Apr  8 09:47:15 2017
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Nios_sopc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_NANO.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sdram_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase -3.46 -duty_cycle 50.00 -name {sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE0_NANO.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.511
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.511            -331.573 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.602              -7.816 CLOCK_50 
    Info (332119):    46.887               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
    Info (332119):     0.501               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.386            -199.551 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.362               0.000 CLOCK_50 
    Info (332119):    48.062               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.179               0.000 altera_reserved_tck 
    Info (332119):     1.844               0.000 CLOCK_50 
    Info (332119):     3.649               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.483               0.000 CLOCK_50 
    Info (332119):    14.904               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.537               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
    Info (332114): Worst Case Available Settling Time: 38.478 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.751
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.751            -294.098 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.752               0.000 CLOCK_50 
    Info (332119):    47.295               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.291               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.451               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.795
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.795            -172.207 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.793               0.000 CLOCK_50 
    Info (332119):    48.344               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.068
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.068               0.000 altera_reserved_tck 
    Info (332119):     1.639               0.000 CLOCK_50 
    Info (332119):     3.203               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.484               0.000 CLOCK_50 
    Info (332119):    14.897               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.495               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
    Info (332114): Worst Case Available Settling Time: 38.643 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.306            -198.692 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.781               0.000 CLOCK_50 
    Info (332119):    48.520               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.145               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.258               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.371            -107.906 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.244               0.000 CLOCK_50 
    Info (332119):    49.176               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.655
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.655               0.000 altera_reserved_tck 
    Info (332119):     1.086               0.000 CLOCK_50 
    Info (332119):     2.120               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.203
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.203               0.000 CLOCK_50 
    Info (332119):    14.936               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.309               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
    Info (332114): Worst Case Available Settling Time: 39.147 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 905 megabytes
    Info: Processing ended: Sat Apr  8 09:47:21 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


