
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'tylerchen' on host 'IRISLAB-79' (Linux_x86_64 version 4.18.0-301.1.el8.x86_64) on Mon Sep 27 21:23:10 CST 2021
INFO: [HLS 200-10] On os "CentOS Stream release 8"
INFO: [HLS 200-10] In directory '/nfs/home/tylerchen/Documents/HCD'
Sourcing Tcl script 'build/script_opt4.tcl'
INFO: [HLS 200-1510] Running: open_project opt4 
INFO: [HLS 200-10] Opening project '/nfs/home/tylerchen/Documents/HCD/opt4'.
INFO: [HLS 200-1510] Running: set_top HCD 
INFO: [HLS 200-1510] Running: add_files src/kernel_opt4/HCD.cpp 
INFO: [HLS 200-10] Adding design file 'src/kernel_opt4/HCD.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/kernel_opt4/HCD.h 
INFO: [HLS 200-10] Adding design file 'src/kernel_opt4/HCD.h' to the project
INFO: [HLS 200-1510] Running: add_files src/kernel_opt4/ap_video.h 
INFO: [HLS 200-10] Adding design file 'src/kernel_opt4/ap_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/kernel_opt4/HCDtest.cpp 
INFO: [HLS 200-10] Adding test bench file 'src/kernel_opt4/HCDtest.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/nfs/home/tylerchen/Documents/HCD/opt4/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make: 'csim.exe' is up to date.
total unmatch number :0
The maximum depth reached by any of the 11 hls::stream() instances in the design is 32768
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.39 seconds; current allocated memory: 151.906 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 152.065 MB.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_opt4/HCD.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': src/kernel_opt4/HCD.cpp:88:37
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.51 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.86 seconds; current allocated memory: 153.759 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::read(hls::vector<ap_int<32>, 2ul>&)' into 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_int<32>, 2ul>::pragma() const' into 'hls::vector<ap_int<32>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:92:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::read()' into 'process_input(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:60:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::write(hls::vector<ap_int<32>, 2ul> const&)' into 'process_input(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:67:26)
INFO: [HLS 214-131] Inlining function 'ap_window<ap_int<32>, 3, 4>::getval(int, int)' into 'ap_int<32> Gaussian_filter_1<ap_int<32>, ap_window<ap_int<32>, 3, 4> >(ap_window<ap_int<32>, 3, 4>*, int)' (src/kernel_opt4/HCD.cpp:30:40)
INFO: [HLS 214-131] Inlining function 'ap_window<ap_int<32>, 3, 4>::shift_right_N(int)' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:93:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::write(hls::vector<ap_int<32>, 2ul> const&)' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:125:30)
INFO: [HLS 214-131] Inlining function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>::shift_down(int)' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:96:25)
INFO: [HLS 214-131] Inlining function 'ap_int<32> Gaussian_filter_1<ap_int<32>, ap_window<ap_int<32>, 3, 4> >(ap_window<ap_int<32>, 3, 4>*, int)' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:122:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::read()' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:98:46)
INFO: [HLS 214-131] Inlining function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>::insert_top(hls::vector<ap_int<32>, 2ul>, int)' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:99:29)
INFO: [HLS 214-131] Inlining function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>::getval(int, int) const' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:103:43)
INFO: [HLS 214-131] Inlining function 'ap_window<ap_int<32>, 3, 4>::insert(ap_int<32>, int, int)' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:103:32)
INFO: [HLS 214-131] Inlining function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>::getval(int, int) const' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:104:43)
INFO: [HLS 214-131] Inlining function 'ap_window<ap_int<32>, 3, 4>::insert(ap_int<32>, int, int)' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:104:32)
INFO: [HLS 214-131] Inlining function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>::getval(int, int) const' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:105:43)
INFO: [HLS 214-131] Inlining function 'ap_window<ap_int<32>, 3, 4>::insert(ap_int<32>, int, int)' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:105:32)
INFO: [HLS 214-131] Inlining function 'ap_window<ap_int<32>, 3, 4>::rreflect()' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:110:28)
INFO: [HLS 214-131] Inlining function 'ap_window<ap_int<32>, 3, 4>::ureflect()' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:117:28)
INFO: [HLS 214-131] Inlining function 'ap_window<ap_int<32>, 3, 4>::dreflect()' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:115:28)
INFO: [HLS 214-131] Inlining function 'ap_window<ap_int<32>, 3, 4>::lreflect()' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:112:28)
INFO: [HLS 214-131] Inlining function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>::getval(int, int) const' into 'ap_int<32> getval_N<ap_int<32>, ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960> >(ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>*, int, int)' (src/kernel_opt4/HCD.cpp:41:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::write(hls::vector<ap_int<32>, 2ul> const&)' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:178:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::write(hls::vector<ap_int<32>, 2ul> const&)' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:177:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::write(hls::vector<ap_int<32>, 2ul> const&)' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:176:29)
INFO: [HLS 214-131] Inlining function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>::shift_down(int)' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:153:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::read()' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:155:42)
INFO: [HLS 214-131] Inlining function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>::insert_top(hls::vector<ap_int<32>, 2ul>, int)' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:156:25)
INFO: [HLS 214-131] Inlining function 'ap_int<32> getval_N<ap_int<32>, ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960> >(ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>*, int, int)' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:165:33)
INFO: [HLS 214-131] Inlining function 'ap_int<32> getval_N<ap_int<32>, ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960> >(ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>*, int, int)' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:165:75)
INFO: [HLS 214-131] Inlining function 'ap_int<32> getval_N<ap_int<32>, ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960> >(ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>*, int, int)' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:169:33)
INFO: [HLS 214-131] Inlining function 'ap_int<32> getval_N<ap_int<32>, ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960> >(ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>*, int, int)' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:169:75)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::read()' into 'compute_det_trace(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:211:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::write(hls::vector<ap_int<32>, 2ul> const&)' into 'compute_det_trace(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:230:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::read()' into 'compute_det_trace(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:212:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::read()' into 'compute_det_trace(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:213:35)
INFO: [HLS 214-131] Inlining function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 5, 960>::getval(int, int) const' into 'ap_int<32> getval_N<ap_int<32>, ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 5, 960> >(ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 5, 960>*, int, int)' (src/kernel_opt4/HCD.cpp:41:18)
INFO: [HLS 214-131] Inlining function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 5, 960>::shift_down(int)' into 'find_local_maxima(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:251:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::write(hls::vector<ap_int<32>, 2ul> const&)' into 'find_local_maxima(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:277:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::read()' into 'find_local_maxima(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:253:46)
INFO: [HLS 214-131] Inlining function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 5, 960>::insert_top(hls::vector<ap_int<32>, 2ul>, int)' into 'find_local_maxima(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:254:25)
INFO: [HLS 214-131] Inlining function 'ap_int<32> getval_N<ap_int<32>, ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 5, 960> >(ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 5, 960>*, int, int)' into 'find_local_maxima(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:268:28)
INFO: [HLS 214-131] Inlining function 'ap_int<32> getval_N<ap_int<32>, ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 5, 960> >(ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 5, 960>*, int, int)' into 'find_local_maxima(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:262:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::stream()' into 'HCD(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:294:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::stream()' into 'HCD(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:295:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::stream()' into 'HCD(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:296:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::stream()' into 'HCD(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:297:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::stream()' into 'HCD(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:298:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::stream()' into 'HCD(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:299:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::stream()' into 'HCD(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:300:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::stream()' into 'HCD(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:302:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_int<32>, 2ul>, 0>::stream()' into 'HCD(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:301:14)
INFO: [HLS 214-210] Disaggregating variable 'window'
INFO: [HLS 214-210] Disaggregating variable 'buf'
INFO: [HLS 214-210] Disaggregating variable 'buf'
INFO: [HLS 214-210] Disaggregating variable 'buf'
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_53_2' (src/kernel_opt4/HCD.cpp:53:19) in function 'process_input' partially (and skipping exit check) with a factor of 2 (src/kernel_opt4/HCD.cpp:53:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_226_1' (src/kernel_opt4/ap_video.h:226:21) in function 'blur_img' completely with a factor of 3 (src/kernel_opt4/ap_video.h:226:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_2' (src/kernel_opt4/ap_video.h:228:20) in function 'blur_img' completely with a factor of 2 (src/kernel_opt4/ap_video.h:228:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_2' (src/kernel_opt4/ap_video.h:228:20) in function 'blur_img' completely with a factor of 2 (src/kernel_opt4/ap_video.h:228:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_2' (src/kernel_opt4/ap_video.h:228:20) in function 'blur_img' completely with a factor of 2 (src/kernel_opt4/ap_video.h:228:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_1' (src/kernel_opt4/ap_video.h:118:21) in function 'blur_img' completely with a factor of 2 (src/kernel_opt4/ap_video.h:118:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_315_1' (src/kernel_opt4/ap_video.h:315:21) in function 'blur_img' completely with a factor of 3 (src/kernel_opt4/ap_video.h:315:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_304_1' (src/kernel_opt4/ap_video.h:304:21) in function 'blur_img' completely with a factor of 3 (src/kernel_opt4/ap_video.h:304:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_326_1' (src/kernel_opt4/ap_video.h:326:21) in function 'blur_img' completely with a factor of 4 (src/kernel_opt4/ap_video.h:326:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_1' (src/kernel_opt4/ap_video.h:337:21) in function 'blur_img' completely with a factor of 4 (src/kernel_opt4/ap_video.h:337:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_1' (src/kernel_opt4/ap_video.h:118:21) in function 'compute_dif' completely with a factor of 2 (src/kernel_opt4/ap_video.h:118:21)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_204_2' (src/kernel_opt4/HCD.cpp:204:20) in function 'compute_det_trace' partially (and skipping exit check) with a factor of 2 (src/kernel_opt4/HCD.cpp:204:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_1' (src/kernel_opt4/ap_video.h:118:21) in function 'find_local_maxima' completely with a factor of 4 (src/kernel_opt4/ap_video.h:118:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_2' (src/kernel_opt4/ap_video.h:78:19) in function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 5, 960>::ap_linebuffer' completely with a factor of 5 (src/kernel_opt4/ap_video.h:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_2' (src/kernel_opt4/ap_video.h:78:19) in function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>::ap_linebuffer' completely with a factor of 3 (src/kernel_opt4/ap_video.h:78:19)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<32>, 2ul>::_S_ref(ap_int<32> const (&) [2], unsigned long)' into 'std::array<ap_int<32>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<32>, 2ul>::operator[](unsigned long)' into 'hls::vector<ap_int<32>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:91:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<ap_int<32>, 2ul>::operator[](unsigned long)' into 'process_input(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>::ap_linebuffer()' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<ap_int<32>, 2ul>::operator[](unsigned long)' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 3, 960>::ap_linebuffer()' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:133:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<ap_int<32>, 2ul>::operator[](unsigned long)' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:133:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<ap_int<32>, 2ul>::operator[](unsigned long)' into 'compute_det_trace(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:196:0)
INFO: [HLS 214-178] Inlining function 'ap_linebuffer<hls::vector<ap_int<32>, 2ul>, 5, 960>::ap_linebuffer()' into 'find_local_maxima(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:237:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<ap_int<32>, 2ul>::operator[](unsigned long)' into 'find_local_maxima(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int)' (src/kernel_opt4/HCD.cpp:237:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_class.hls::vectors' into 'process_input(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_class.hls::vectors' into 'blur_img(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_class.hls::vectors' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_class.hls::vectors' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_class.hls::vectors' into 'compute_dif(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_class.hls::vectors' into 'compute_det_trace(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_class.hls::vectors' into 'find_local_maxima(hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, hls::stream<hls::vector<ap_int<32>, 2ul>, 0>*, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.52 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.75 seconds; current allocated memory: 158.643 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.646 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 173.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'input.data._M_elems.V' (src/kernel_opt4/HCD.cpp:48).
INFO: [XFORM 203-1101] Packing variable 'input.data._M_elems.V' (src/kernel_opt4/HCD.cpp:48) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'input_gray_pix.data._M_elems.V' (src/kernel_opt4/HCD.cpp:49) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'output.data._M_elems.V' (src/kernel_opt4/HCD.cpp:238).
INFO: [XFORM 203-1101] Packing variable 'output.data._M_elems.V' (src/kernel_opt4/HCD.cpp:238) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V.1' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V.4' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V.3' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V.2' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Ixx.data._M_elems.V' (src/kernel_opt4/HCD.cpp:139) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Iyy.data._M_elems.V' (src/kernel_opt4/HCD.cpp:139) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Ixy.data._M_elems.V' (src/kernel_opt4/HCD.cpp:139) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V.5' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V.6' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'blur.data._M_elems.V' (src/kernel_opt4/HCD.cpp:76) into a 64-bit variable.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:357: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 196.801 MB.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'input.data._M_elems.V' (src/kernel_opt4/HCD.cpp:48).
INFO: [XFORM 203-1101] Packing variable 'input.data._M_elems.V' (src/kernel_opt4/HCD.cpp:48) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'input_gray_pix.data._M_elems.V' (src/kernel_opt4/HCD.cpp:49) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'output.data._M_elems.V' (src/kernel_opt4/HCD.cpp:238).
INFO: [XFORM 203-1101] Packing variable 'output.data._M_elems.V' (src/kernel_opt4/HCD.cpp:238) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V.1' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V.4' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V.3' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V.2' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Ixx.data._M_elems.V' (src/kernel_opt4/HCD.cpp:139) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Iyy.data._M_elems.V' (src/kernel_opt4/HCD.cpp:139) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'Ixy.data._M_elems.V' (src/kernel_opt4/HCD.cpp:139) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V.5' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'return_value.data._M_elems.V.6' (src/kernel_opt4/ap_video.h:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'blur.data._M_elems.V' (src/kernel_opt4/HCD.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/kernel_opt4/HCD.cpp:47) in function 'process_input' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_j' (src/kernel_opt4/HCD.cpp:244) in function 'find_local_maxima' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_83_2' (src/kernel_opt4/HCD.cpp:75) in function 'blur_img' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_3' (src/kernel_opt4/HCD.cpp:61) in function 'process_input' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'loop_j' (src/kernel_opt4/HCD.cpp:244) in function 'find_local_maxima' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'loop_sj' (src/kernel_opt4/HCD.cpp:266) in function 'find_local_maxima' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'loop_si' (src/kernel_opt4/HCD.cpp:38) in function 'find_local_maxima' completely with a factor of 5.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_144_2' (src/kernel_opt4/HCD.cpp:135) in function 'compute_dif' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_83_2' (src/kernel_opt4/HCD.cpp:75) in function 'blur_img' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_3' (src/kernel_opt4/ap_video.h:91) in function 'blur_img' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_1' (src/kernel_opt4/HCD.cpp:15) in function 'blur_img' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_27_2' (src/kernel_opt4/HCD.cpp:16) in function 'blur_img' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'buf.M.data._M_elems.V' (src/kernel_opt4/HCD.cpp:240) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.M.data._M_elems.V' (src/kernel_opt4/HCD.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.M.data._M_elems.V' (src/kernel_opt4/HCD.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.M.V' (src/kernel_opt4/HCD.cpp:79) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.M.data._M_elems.V' (src/kernel_opt4/HCD.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.M.V' (src/kernel_opt4/HCD.cpp:79) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.M.V' (src/kernel_opt4/HCD.cpp:79) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window.M.V' (src/kernel_opt4/HCD.cpp:79) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'buf.M.data._M_elems.V.1' (src/kernel_opt4/HCD.cpp:78) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.M.data._M_elems.V.2' (src/kernel_opt4/HCD.cpp:78) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.M.data._M_elems.V.0' (src/kernel_opt4/HCD.cpp:140) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.M.data._M_elems.V.1' (src/kernel_opt4/HCD.cpp:140) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.M.data._M_elems.V.2' (src/kernel_opt4/HCD.cpp:140) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.M.data._M_elems.V.1' (src/kernel_opt4/HCD.cpp:78) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.M.data._M_elems.V.2' (src/kernel_opt4/HCD.cpp:78) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.M.data._M_elems.V.0' (src/kernel_opt4/HCD.cpp:240) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.M.data._M_elems.V.1' (src/kernel_opt4/HCD.cpp:240) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.M.data._M_elems.V.2' (src/kernel_opt4/HCD.cpp:240) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.M.data._M_elems.V.3' (src/kernel_opt4/HCD.cpp:240) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.M.data._M_elems.V.4' (src/kernel_opt4/HCD.cpp:240) in dimension 2 automatically.
WARNING: [HLS 200-805] An internal stream 'stream_gray' (src/kernel_opt4/HCD.cpp:294) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'stream_blur' (src/kernel_opt4/HCD.cpp:295) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'stream_Ixx' (src/kernel_opt4/HCD.cpp:296) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'stream_Ixy' (src/kernel_opt4/HCD.cpp:297) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'stream_Iyy' (src/kernel_opt4/HCD.cpp:298) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'stream_Sxx' (src/kernel_opt4/HCD.cpp:299) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'stream_Sxy' (src/kernel_opt4/HCD.cpp:300) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'stream_Syy' (src/kernel_opt4/HCD.cpp:301) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'stream_response' (src/kernel_opt4/HCD.cpp:302) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'HCD' (src/kernel_opt4/HCD.cpp:283)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'HCD' (src/kernel_opt4/HCD.cpp:283), detected/extracted 6 process function(s): 
	 'process_input'
	 'blur_img3'
	 'compute_dif'
	 'blur_diff'
	 'compute_det_trace'
	 'find_local_maxima'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_opt4/HCD.cpp:258:28) to (src/kernel_opt4/HCD.cpp:244:10) in function 'find_local_maxima'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_opt4/HCD.cpp:260:31) to (src/kernel_opt4/HCD.cpp:278:13) in function 'find_local_maxima'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_opt4/HCD.cpp:161:31) to (src/kernel_opt4/HCD.cpp:179:13) in function 'compute_dif'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_opt4/HCD.cpp:160:24) in function 'compute_dif'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_opt4/HCD.cpp:198:9) in function 'compute_det_trace'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_opt4/ap_video.h:328:15) to (src/kernel_opt4/HCD.cpp:120:23) in function 'blur_img3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/kernel_opt4/HCD.cpp:126:13) in function 'blur_img3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_opt4/HCD.cpp:120:23) in function 'blur_img3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_opt4/ap_video.h:328:15) to (src/kernel_opt4/HCD.cpp:120:23) in function 'blur_img'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/kernel_opt4/HCD.cpp:126:13) in function 'blur_img'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel_opt4/HCD.cpp:120:23) in function 'blur_img'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'find_local_maxima' (src/kernel_opt4/HCD.cpp:236)...55 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 243.478 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_51_1' (src/kernel_opt4/HCD.cpp:46:9) in function 'process_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'loop_i' (src/kernel_opt4/HCD.cpp:242:22) in function 'find_local_maxima' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_142_1' (src/kernel_opt4/HCD.cpp:134:9) in function 'compute_dif' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_202_1' (src/kernel_opt4/HCD.cpp:197:9) in function 'compute_det_trace' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_1' (src/kernel_opt4/HCD.cpp:74:9) in function 'blur_img3' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_1' (src/kernel_opt4/HCD.cpp:74:9) in function 'blur_img' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0][0].M.data._M_elems.V' (src/kernel_opt4/ap_video.h:80:10)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0][0].M.data._M_elems.V' (src/kernel_opt4/ap_video.h:120:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[4][0].M.data._M_elems.V' (src/kernel_opt4/ap_video.h:157:17)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0][0].M.data._M_elems.V' (src/kernel_opt4/ap_video.h:80:10)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0][0].M.data._M_elems.V' (src/kernel_opt4/ap_video.h:120:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[2][0].M.data._M_elems.V' (src/kernel_opt4/ap_video.h:157:17)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[1][0].M.data._M_elems.V' (src/kernel_opt4/ap_video.h:80:10)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[1][0].M.data._M_elems.V' (src/kernel_opt4/ap_video.h:120:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[2][0].M.data._M_elems.V' (src/kernel_opt4/ap_video.h:157:17)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[1][0].M.data._M_elems.V' (src/kernel_opt4/ap_video.h:80:10)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[1][0].M.data._M_elems.V' (src/kernel_opt4/ap_video.h:120:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[2][0].M.data._M_elems.V' (src/kernel_opt4/ap_video.h:157:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 321.019 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HCD' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln1346_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln1346_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_53_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 321.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blur_img3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 322.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 324.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_dif' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'buf_2_0_M_data_M_elems_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'buf_1_1_M_data_M_elems_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'buf_2_1_M_data_M_elems_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'buf_1_0_M_data_M_elems_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 324.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 325.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blur_img' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 326.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 327.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blur_diff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 327.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 327.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_det_trace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_204_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 328.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 328.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_local_maxima' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'buf_4_1_M_data_M_elems_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'buf_2_1_M_data_M_elems_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'buf_3_1_M_data_M_elems_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'buf_1_1_M_data_M_elems_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'buf_0_1_M_data_M_elems_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'buf_4_0_M_data_M_elems_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'buf_3_0_M_data_M_elems_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'buf_2_0_M_data_M_elems_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'buf_1_0_M_data_M_elems_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'buf_0_0_M_data_M_elems_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'loop_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'loop_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 329.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 331.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HCD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 331.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.34 seconds. CPU system time: 0 seconds. Elapsed time: 2.38 seconds; current allocated memory: 332.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_9ns_8ns_12ns_21_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 332.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blur_img3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_28s_10ns_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28s_9ns_28_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'blur_img3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 335.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_dif' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_dif'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 341.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blur_img' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_28s_10ns_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28s_9ns_28_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'blur_img'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 346.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blur_diff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'blur_diff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 350.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_det_trace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7ns_39_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_det_trace'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 351.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_local_maxima' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_local_maxima'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 355.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HCD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'HCD/pstrmInput_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HCD/pstrmOutput_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HCD/row' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HCD/col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HCD' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'row', 'col' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HCD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 362.937 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'HCD_mul_28s_9ns_28_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'HCD_mul_28s_10ns_28_1_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'HCD_blur_img3_buf_1_0_M_data_M_elems_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'HCD_mul_32s_32s_32_2_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'HCD_compute_dif_buf_1_0_M_data_M_elems_V_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'HCD_compute_dif_buf_2_0_M_data_M_elems_V_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'HCD_mul_32s_7ns_39_2_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'HCD_find_local_maxima_buf_0_0_M_data_M_elems_V_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'HCD_find_local_maxima_buf_1_0_M_data_M_elems_V_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_gray_U(HCD_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'row_c_U(HCD_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'col_c_U(HCD_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_blur_U(HCD_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'row_c15_U(HCD_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'col_c16_U(HCD_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Ixx_U(HCD_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Iyy_U(HCD_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Ixy_U(HCD_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'row_c17_U(HCD_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'col_c18_U(HCD_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Sxx_U(HCD_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Syy_U(HCD_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Sxy_U(HCD_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'row_c19_U(HCD_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'col_c20_U(HCD_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_response_U(HCD_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'row_c21_U(HCD_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'col_c22_U(HCD_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_blur_img3_U0_U(HCD_start_for_blur_img3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_dif_U0_U(HCD_start_for_compute_dif_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_blur_diff_U0_U(HCD_start_for_blur_diff_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_det_trace_U0_U(HCD_start_for_compute_det_trace_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_find_local_maxima_U0_U(HCD_start_for_find_local_maxima_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.81 seconds; current allocated memory: 369.973 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for HCD.
INFO: [VLOG 209-307] Generating Verilog RTL for HCD.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 128.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.35 seconds. CPU system time: 0.74 seconds. Elapsed time: 28.38 seconds; current allocated memory: 371.071 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_HCD_util.cpp
   Compiling HCDtest.cpp_pre.cpp.tb.cpp
   Compiling apatb_HCD.cpp
   Compiling HCD.cpp_pre.cpp.tb.cpp
   Compiling apatb_HCD_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
total unmatch number :0
The maximum depth reached by any of the 11 hls::stream() instances in the design is 32768
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_HCD_top glbl -prj HCD.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s HCD -debug wave 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_HCD_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/AESL_axi_s_pstrmInput_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pstrmInput_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/AESL_axi_s_pstrmOutput_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pstrmOutput_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_process_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_process_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_blur_img3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_blur_img3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_compute_dif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_compute_dif
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_blur_img.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_blur_img
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_blur_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_blur_diff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_compute_det_trace.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_compute_det_trace
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_find_local_maxima.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_find_local_maxima
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_regslice_both
INFO: [VRFC 10-311] analyzing module HCD_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_am_addmul_9ns_8ns_12ns_21_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_am_addmul_9ns_8ns_12ns_21_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module HCD_am_addmul_9ns_8ns_12ns_21_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_mul_28s_9ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_mul_28s_9ns_28_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module HCD_mul_28s_9ns_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_mul_28s_10ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_mul_28s_10ns_28_1_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module HCD_mul_28s_10ns_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_blur_img3_buf_1_0_M_data_M_elems_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_blur_img3_buf_1_0_M_data_M_elems_V_ram
INFO: [VRFC 10-311] analyzing module HCD_blur_img3_buf_1_0_M_data_M_elems_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_mul_32s_32s_32_2_1_Multiplier_2
INFO: [VRFC 10-311] analyzing module HCD_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_compute_dif_buf_1_0_M_data_M_elems_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_compute_dif_buf_1_0_M_data_M_elems_V_ram
INFO: [VRFC 10-311] analyzing module HCD_compute_dif_buf_1_0_M_data_M_elems_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_compute_dif_buf_2_0_M_data_M_elems_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_compute_dif_buf_2_0_M_data_M_elems_V_ram
INFO: [VRFC 10-311] analyzing module HCD_compute_dif_buf_2_0_M_data_M_elems_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_mul_32s_7ns_39_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_mul_32s_7ns_39_2_1_Multiplier_3
INFO: [VRFC 10-311] analyzing module HCD_mul_32s_7ns_39_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_find_local_maxima_buf_0_0_M_data_M_elems_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_find_local_maxima_buf_0_0_M_data_M_elems_V_ram
INFO: [VRFC 10-311] analyzing module HCD_find_local_maxima_buf_0_0_M_data_M_elems_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_find_local_maxima_buf_1_0_M_data_M_elems_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_find_local_maxima_buf_1_0_M_data_M_elems_V_ram
INFO: [VRFC 10-311] analyzing module HCD_find_local_maxima_buf_1_0_M_data_M_elems_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_fifo_w64_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_fifo_w64_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module HCD_fifo_w64_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module HCD_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_start_for_blur_img3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_start_for_blur_img3_U0_shiftReg
INFO: [VRFC 10-311] analyzing module HCD_start_for_blur_img3_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_start_for_compute_dif_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_start_for_compute_dif_U0_shiftReg
INFO: [VRFC 10-311] analyzing module HCD_start_for_compute_dif_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_start_for_blur_diff_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_start_for_blur_diff_U0_shiftReg
INFO: [VRFC 10-311] analyzing module HCD_start_for_blur_diff_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_start_for_compute_det_trace_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_start_for_compute_det_trace_U0_shiftReg
INFO: [VRFC 10-311] analyzing module HCD_start_for_compute_det_trace_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_start_for_find_local_maxima_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_start_for_find_local_maxima_U0_shiftReg
INFO: [VRFC 10-311] analyzing module HCD_start_for_find_local_maxima_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCD_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.HCD_control_s_axi
Compiling module xil_defaultlib.HCD_am_addmul_9ns_8ns_12ns_21_4_...
Compiling module xil_defaultlib.HCD_am_addmul_9ns_8ns_12ns_21_4_...
Compiling module xil_defaultlib.HCD_regslice_both(DataWidth=64)
Compiling module xil_defaultlib.HCD_process_input
Compiling module xil_defaultlib.HCD_blur_img3_buf_1_0_M_data_M_e...
Compiling module xil_defaultlib.HCD_blur_img3_buf_1_0_M_data_M_e...
Compiling module xil_defaultlib.HCD_mul_28s_9ns_28_1_1_Multiplie...
Compiling module xil_defaultlib.HCD_mul_28s_9ns_28_1_1(ID=1,NUM_...
Compiling module xil_defaultlib.HCD_mul_28s_10ns_28_1_1_Multipli...
Compiling module xil_defaultlib.HCD_mul_28s_10ns_28_1_1(ID=1,NUM...
Compiling module xil_defaultlib.HCD_blur_img3
Compiling module xil_defaultlib.HCD_compute_dif_buf_1_0_M_data_M...
Compiling module xil_defaultlib.HCD_compute_dif_buf_1_0_M_data_M...
Compiling module xil_defaultlib.HCD_compute_dif_buf_2_0_M_data_M...
Compiling module xil_defaultlib.HCD_compute_dif_buf_2_0_M_data_M...
Compiling module xil_defaultlib.HCD_mul_32s_32s_32_2_1_Multiplie...
Compiling module xil_defaultlib.HCD_mul_32s_32s_32_2_1(ID=1,NUM_...
Compiling module xil_defaultlib.HCD_compute_dif
Compiling module xil_defaultlib.HCD_blur_img
Compiling module xil_defaultlib.HCD_blur_diff
Compiling module xil_defaultlib.HCD_mul_32s_7ns_39_2_1_Multiplie...
Compiling module xil_defaultlib.HCD_mul_32s_7ns_39_2_1(ID=1,NUM_...
Compiling module xil_defaultlib.HCD_compute_det_trace
Compiling module xil_defaultlib.HCD_find_local_maxima_buf_0_0_M_...
Compiling module xil_defaultlib.HCD_find_local_maxima_buf_0_0_M_...
Compiling module xil_defaultlib.HCD_find_local_maxima_buf_1_0_M_...
Compiling module xil_defaultlib.HCD_find_local_maxima_buf_1_0_M_...
Compiling module xil_defaultlib.HCD_find_local_maxima
Compiling module xil_defaultlib.HCD_fifo_w64_d2_S_shiftReg
Compiling module xil_defaultlib.HCD_fifo_w64_d2_S
Compiling module xil_defaultlib.HCD_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.HCD_fifo_w32_d2_S
Compiling module xil_defaultlib.HCD_start_for_blur_img3_U0_shift...
Compiling module xil_defaultlib.HCD_start_for_blur_img3_U0
Compiling module xil_defaultlib.HCD_start_for_compute_dif_U0_shi...
Compiling module xil_defaultlib.HCD_start_for_compute_dif_U0
Compiling module xil_defaultlib.HCD_start_for_blur_diff_U0_shift...
Compiling module xil_defaultlib.HCD_start_for_blur_diff_U0
Compiling module xil_defaultlib.HCD_start_for_compute_det_trace_...
Compiling module xil_defaultlib.HCD_start_for_compute_det_trace_...
Compiling module xil_defaultlib.HCD_start_for_find_local_maxima_...
Compiling module xil_defaultlib.HCD_start_for_find_local_maxima_...
Compiling module xil_defaultlib.HCD
Compiling module xil_defaultlib.fifo(DEPTH=32768,WIDTH=64)
Compiling module xil_defaultlib.AESL_axi_s_pstrmInput_V
Compiling module xil_defaultlib.AESL_axi_s_pstrmOutput_V
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_HCD_top
Compiling module work.glbl
Built simulation snapshot HCD

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/xsim.dir/HCD/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 27 21:24:07 2021...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/HCD/xsim_script.tcl
# xsim {HCD} -view {{HCD_dataflow_ana.wcfg}} -tclbatch {HCD.tcl} -protoinst {HCD.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file HCD.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_HCD_top/AESL_inst_HCD//AESL_inst_HCD_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_HCD_top/AESL_inst_HCD/blur_diff_U0/blur_diff_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_HCD_top/AESL_inst_HCD/blur_diff_U0/grp_blur_img_fu_72/grp_blur_img_fu_72_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_HCD_top/AESL_inst_HCD/blur_diff_U0/grp_blur_img_fu_84/grp_blur_img_fu_84_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_HCD_top/AESL_inst_HCD/blur_diff_U0/grp_blur_img_fu_96/grp_blur_img_fu_96_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_HCD_top/AESL_inst_HCD/blur_img3_U0/blur_img3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_HCD_top/AESL_inst_HCD/compute_det_trace_U0/compute_det_trace_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_HCD_top/AESL_inst_HCD/compute_dif_U0/compute_dif_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_HCD_top/AESL_inst_HCD/find_local_maxima_U0/find_local_maxima_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_HCD_top/AESL_inst_HCD/process_input_U0/process_input_U0_activity
Time resolution is 1 ps
open_wave_config HCD_dataflow_ana.wcfg
source HCD.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set row__col__return_group [add_wave_group row__col__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_HCD_top/AESL_inst_HCD/interrupt -into $row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_BRESP -into $row__col__return_group -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_BREADY -into $row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_BVALID -into $row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_RRESP -into $row__col__return_group -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_RDATA -into $row__col__return_group -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_RREADY -into $row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_RVALID -into $row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_ARREADY -into $row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_ARVALID -into $row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_ARADDR -into $row__col__return_group -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_WSTRB -into $row__col__return_group -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_WDATA -into $row__col__return_group -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_WREADY -into $row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_WVALID -into $row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_AWREADY -into $row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_AWVALID -into $row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/s_axi_control_AWADDR -into $row__col__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set pstrmOutput_group [add_wave_group pstrmOutput(axis) -into $coutputgroup]
## add_wave /apatb_HCD_top/AESL_inst_HCD/pstrmOutput_V_TREADY -into $pstrmOutput_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/pstrmOutput_V_TVALID -into $pstrmOutput_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/pstrmOutput_V_TDATA -into $pstrmOutput_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set pstrmInput_group [add_wave_group pstrmInput(axis) -into $cinputgroup]
## add_wave /apatb_HCD_top/AESL_inst_HCD/pstrmInput_V_TREADY -into $pstrmInput_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/pstrmInput_V_TVALID -into $pstrmInput_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/AESL_inst_HCD/pstrmInput_V_TDATA -into $pstrmInput_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_HCD_top/AESL_inst_HCD/ap_done -into $blocksiggroup
## add_wave /apatb_HCD_top/AESL_inst_HCD/ap_idle -into $blocksiggroup
## add_wave /apatb_HCD_top/AESL_inst_HCD/ap_ready -into $blocksiggroup
## add_wave /apatb_HCD_top/AESL_inst_HCD/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_HCD_top/AESL_inst_HCD/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_HCD_top/AESL_inst_HCD/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_HCD_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_HCD_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_HCD_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_HCD_top/LENGTH_pstrmInput_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_HCD_top/LENGTH_pstrmOutput_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_HCD_top/LENGTH_row -into $tb_portdepth_group -radix hex
## add_wave /apatb_HCD_top/LENGTH_col -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_row__col__return_group [add_wave_group row__col__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_HCD_top/control_INTERRUPT -into $tb_row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/control_BRESP -into $tb_row__col__return_group -radix hex
## add_wave /apatb_HCD_top/control_BREADY -into $tb_row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/control_BVALID -into $tb_row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/control_RRESP -into $tb_row__col__return_group -radix hex
## add_wave /apatb_HCD_top/control_RDATA -into $tb_row__col__return_group -radix hex
## add_wave /apatb_HCD_top/control_RREADY -into $tb_row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/control_RVALID -into $tb_row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/control_ARREADY -into $tb_row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/control_ARVALID -into $tb_row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/control_ARADDR -into $tb_row__col__return_group -radix hex
## add_wave /apatb_HCD_top/control_WSTRB -into $tb_row__col__return_group -radix hex
## add_wave /apatb_HCD_top/control_WDATA -into $tb_row__col__return_group -radix hex
## add_wave /apatb_HCD_top/control_WREADY -into $tb_row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/control_WVALID -into $tb_row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/control_AWREADY -into $tb_row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/control_AWVALID -into $tb_row__col__return_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/control_AWADDR -into $tb_row__col__return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_pstrmOutput_group [add_wave_group pstrmOutput(axis) -into $tbcoutputgroup]
## add_wave /apatb_HCD_top/pstrmOutput_V_TREADY -into $tb_pstrmOutput_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/pstrmOutput_V_TVALID -into $tb_pstrmOutput_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/pstrmOutput_V_TDATA -into $tb_pstrmOutput_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_pstrmInput_group [add_wave_group pstrmInput(axis) -into $tbcinputgroup]
## add_wave /apatb_HCD_top/pstrmInput_V_TREADY -into $tb_pstrmInput_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/pstrmInput_V_TVALID -into $tb_pstrmInput_group -color #ffff00 -radix hex
## add_wave /apatb_HCD_top/pstrmInput_V_TDATA -into $tb_pstrmInput_group -radix hex
## save_wave_config HCD.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "367945000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 367985 ns : File "/nfs/home/tylerchen/Documents/HCD/opt4/solution1/sim/verilog/HCD.autotb.v" Line 365
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 5330.066 ; gain = 0.000 ; free physical = 109094 ; free virtual = 170282
## quit
INFO: [Common 17-206] Exiting xsim at Mon Sep 27 21:24:41 2021...
INFO: [COSIM 212-316] Starting C post checking ...
(2,2) Your output: 0, Golden: 1
(2,8) Your output: 1, Golden: 0
(2,10) Your output: 1, Golden: 0
(2,12) Your output: 1, Golden: 0
(2,14) Your output: 1, Golden: 0
(2,16) Your output: 1, Golden: 0
(2,18) Your output: 1, Golden: 0
(2,20) Your output: 1, Golden: 0
(2,22) Your output: 1, Golden: 0
(2,24) Your output: 1, Golden: 0
(2,28) Your output: 1, Golden: 0
(2,32) Your output: 0, Golden: 1
(2,72) Your output: 1, Golden: 0
(2,74) Your output: 1, Golden: 0
(2,76) Your output: 1, Golden: 0
(2,78) Your output: 1, Golden: 0
(2,80) Your output: 1, Golden: 0
(2,82) Your output: 1, Golden: 0
(2,84) Your output: 1, Golden: 0
(2,86) Your output: 1, Golden: 0
(2,88) Your output: 1, Golden: 0
(2,128) Your output: 0, Golden: 1
(2,129) Your output: 1, Golden: 0
(2,134) Your output: 1, Golden: 0
(2,136) Your output: 1, Golden: 0
(2,138) Your output: 1, Golden: 0
(2,140) Your output: 1, Golden: 0
(2,142) Your output: 1, Golden: 0
(2,144) Your output: 1, Golden: 0
(2,146) Your output: 1, Golden: 0
(2,148) Your output: 1, Golden: 0
(2,150) Your output: 1, Golden: 0
(2,152) Your output: 1, Golden: 0
(2,154) Your output: 1, Golden: 0
(2,158) Your output: 0, Golden: 1
(2,192) Your output: 0, Golden: 1
(2,198) Your output: 1, Golden: 0
(2,200) Your output: 1, Golden: 0
(2,202) Your output: 1, Golden: 0
(2,204) Your output: 1, Golden: 0
(2,206) Your output: 1, Golden: 0
(2,208) Your output: 1, Golden: 0
(2,210) Your output: 1, Golden: 0
(2,212) Your output: 1, Golden: 0
(2,214) Your output: 1, Golden: 0
(3,2) Your output: 1, Golden: 0
(3,32) Your output: 1, Golden: 0
(3,158) Your output: 1, Golden: 0
(3,192) Your output: 1, Golden: 0
(32,2) Your output: 0, Golden: 1
(32,32) Your output: 0, Golden: 1
(32,65) Your output: 0, Golden: 1
(32,128) Your output: 0, Golden: 1
(32,160) Your output: 0, Golden: 1
(32,190) Your output: 0, Golden: 1
(32,223) Your output: 0, Golden: 1
(33,2) Your output: 1, Golden: 0
(33,34) Your output: 1, Golden: 0
(33,66) Your output: 1, Golden: 0
(33,128) Your output: 1, Golden: 0
(33,160) Your output: 1, Golden: 0
(33,192) Your output: 1, Golden: 0
(33,224) Your output: 1, Golden: 0
(33,251) Your output: 1, Golden: 0
(34,6) Your output: 1, Golden: 0
(34,8) Your output: 1, Golden: 0
(34,10) Your output: 1, Golden: 0
(34,12) Your output: 1, Golden: 0
(34,14) Your output: 1, Golden: 0
(34,16) Your output: 1, Golden: 0
(34,18) Your output: 1, Golden: 0
(34,20) Your output: 1, Golden: 0
(34,22) Your output: 1, Golden: 0
(34,24) Your output: 1, Golden: 0
(34,26) Your output: 1, Golden: 0
(34,38) Your output: 1, Golden: 0
(34,40) Your output: 1, Golden: 0
(34,42) Your output: 1, Golden: 0
(34,44) Your output: 1, Golden: 0
(34,46) Your output: 1, Golden: 0
(34,48) Your output: 1, Golden: 0
(34,50) Your output: 1, Golden: 0
(34,52) Your output: 1, Golden: 0
(34,54) Your output: 1, Golden: 0
(34,56) Your output: 1, Golden: 0
(34,58) Your output: 1, Golden: 0
(34,70) Your output: 1, Golden: 0
(34,72) Your output: 1, Golden: 0
(34,74) Your output: 1, Golden: 0
(34,76) Your output: 1, Golden: 0
(34,78) Your output: 1, Golden: 0
(34,80) Your output: 1, Golden: 0
(34,82) Your output: 1, Golden: 0
(34,84) Your output: 1, Golden: 0
(34,86) Your output: 1, Golden: 0
(34,88) Your output: 1, Golden: 0
(34,90) Your output: 1, Golden: 0
(34,102) Your output: 1, Golden: 0
(34,104) Your output: 1, Golden: 0
(34,106) Your output: 1, Golden: 0
(34,108) Your output: 1, Golden: 0
(34,110) Your output: 1, Golden: 0
(34,112) Your output: 1, Golden: 0
(34,114) Your output: 1, Golden: 0
(34,116) Your output: 1, Golden: 0
(34,118) Your output: 1, Golden: 0
(34,120) Your output: 1, Golden: 0
(34,122) Your output: 1, Golden: 0
(34,136) Your output: 1, Golden: 0
(34,138) Your output: 1, Golden: 0
(34,140) Your output: 1, Golden: 0
(34,142) Your output: 1, Golden: 0
(34,144) Your output: 1, Golden: 0
(34,146) Your output: 1, Golden: 0
(34,148) Your output: 1, Golden: 0
(34,150) Your output: 1, Golden: 0
(34,152) Your output: 1, Golden: 0
(34,154) Your output: 1, Golden: 0
(34,164) Your output: 1, Golden: 0
(34,166) Your output: 1, Golden: 0
(34,168) Your output: 1, Golden: 0
(34,170) Your output: 1, Golden: 0
(34,172) Your output: 1, Golden: 0
(34,174) Your output: 1, Golden: 0
(34,176) Your output: 1, Golden: 0
(34,178) Your output: 1, Golden: 0
(34,180) Your output: 1, Golden: 0
(34,182) Your output: 1, Golden: 0
(34,184) Your output: 1, Golden: 0
(34,186) Your output: 1, Golden: 0
(34,196) Your output: 1, Golden: 0
(34,198) Your output: 1, Golden: 0
(34,200) Your output: 1, Golden: 0
(34,202) Your output: 1, Golden: 0
(34,204) Your output: 1, Golden: 0
(34,206) Your output: 1, Golden: 0
(34,208) Your output: 1, Golden: 0
(34,210) Your output: 1, Golden: 0
(34,212) Your output: 1, Golden: 0
(34,214) Your output: 1, Golden: 0
(34,216) Your output: 1, Golden: 0
(34,228) Your output: 1, Golden: 0
(34,230) Your output: 1, Golden: 0
(34,232) Your output: 1, Golden: 0
(34,234) Your output: 1, Golden: 0
(34,236) Your output: 1, Golden: 0
(34,238) Your output: 1, Golden: 0
(34,240) Your output: 1, Golden: 0
(34,242) Your output: 1, Golden: 0
(34,244) Your output: 1, Golden: 0
(34,246) Your output: 1, Golden: 0
(34,248) Your output: 1, Golden: 0
(34,253) Your output: 0, Golden: 1
(63,253) Your output: 0, Golden: 1
(64,95) Your output: 1, Golden: 0
(64,128) Your output: 1, Golden: 0
(65,2) Your output: 0, Golden: 1
(65,3) Your output: 1, Golden: 0
(65,32) Your output: 0, Golden: 1
(65,34) Your output: 1, Golden: 0
(65,63) Your output: 1, Golden: 0
(65,65) Your output: 0, Golden: 1
(65,66) Your output: 1, Golden: 0
(65,95) Your output: 0, Golden: 1
(65,127) Your output: 0, Golden: 1
(65,190) Your output: 0, Golden: 1
(65,192) Your output: 1, Golden: 0
(65,221) Your output: 1, Golden: 0
(65,223) Your output: 0, Golden: 1
(65,224) Your output: 1, Golden: 0
(65,252) Your output: 1, Golden: 0
(66,8) Your output: 1, Golden: 0
(66,10) Your output: 1, Golden: 0
(66,12) Your output: 1, Golden: 0
(66,14) Your output: 1, Golden: 0
(66,16) Your output: 1, Golden: 0
(66,18) Your output: 1, Golden: 0
(66,20) Your output: 1, Golden: 0
(66,22) Your output: 1, Golden: 0
(66,24) Your output: 1, Golden: 0
(66,40) Your output: 1, Golden: 0
(66,42) Your output: 1, Golden: 0
(66,44) Your output: 1, Golden: 0
(66,46) Your output: 1, Golden: 0
(66,48) Your output: 1, Golden: 0
(66,50) Your output: 1, Golden: 0
(66,52) Your output: 1, Golden: 0
(66,54) Your output: 1, Golden: 0
(66,56) Your output: 1, Golden: 0
(66,72) Your output: 1, Golden: 0
(66,74) Your output: 1, Golden: 0
(66,76) Your output: 1, Golden: 0
(66,78) Your output: 1, Golden: 0
(66,80) Your output: 1, Golden: 0
(66,82) Your output: 1, Golden: 0
(66,84) Your output: 1, Golden: 0
(66,86) Your output: 1, Golden: 0
(66,88) Your output: 1, Golden: 0
(66,102) Your output: 1, Golden: 0
(66,104) Your output: 1, Golden: 0
(66,106) Your output: 1, Golden: 0
(66,108) Your output: 1, Golden: 0
(66,110) Your output: 1, Golden: 0
(66,112) Your output: 1, Golden: 0
(66,114) Your output: 1, Golden: 0
(66,116) Your output: 1, Golden: 0
(66,118) Your output: 1, Golden: 0
(66,120) Your output: 1, Golden: 0
(66,122) Your output: 1, Golden: 0
(66,134) Your output: 1, Golden: 0
(66,136) Your output: 1, Golden: 0
(66,138) Your output: 1, Golden: 0
(66,140) Your output: 1, Golden: 0
(66,142) Your output: 1, Golden: 0
(66,144) Your output: 1, Golden: 0
(66,146) Your output: 1, Golden: 0
(66,148) Your output: 1, Golden: 0
(66,150) Your output: 1, Golden: 0
(66,152) Your output: 1, Golden: 0
(66,154) Your output: 1, Golden: 0
(66,166) Your output: 1, Golden: 0
(66,168) Your output: 1, Golden: 0
(66,170) Your output: 1, Golden: 0
(66,172) Your output: 1, Golden: 0
(66,174) Your output: 1, Golden: 0
(66,176) Your output: 1, Golden: 0
(66,178) Your output: 1, Golden: 0
(66,180) Your output: 1, Golden: 0
(66,182) Your output: 1, Golden: 0
(66,198) Your output: 1, Golden: 0
(66,200) Your output: 1, Golden: 0
(66,202) Your output: 1, Golden: 0
(66,204) Your output: 1, Golden: 0
(66,206) Your output: 1, Golden: 0
(66,208) Your output: 1, Golden: 0
(66,210) Your output: 1, Golden: 0
(66,212) Your output: 1, Golden: 0
(66,214) Your output: 1, Golden: 0
(66,230) Your output: 1, Golden: 0
(66,232) Your output: 1, Golden: 0
(66,234) Your output: 1, Golden: 0
(66,236) Your output: 1, Golden: 0
(66,238) Your output: 1, Golden: 0
(66,240) Your output: 1, Golden: 0
(66,242) Your output: 1, Golden: 0
(66,244) Your output: 1, Golden: 0
(66,246) Your output: 1, Golden: 0
(66,248) Your output: 1, Golden: 0
(95,2) Your output: 0, Golden: 1
(95,32) Your output: 0, Golden: 1
(95,128) Your output: 0, Golden: 1
(95,160) Your output: 0, Golden: 1
(95,190) Your output: 0, Golden: 1
(95,223) Your output: 0, Golden: 1
(96,2) Your output: 1, Golden: 0
(96,34) Your output: 1, Golden: 0
(96,128) Your output: 1, Golden: 0
(96,160) Your output: 1, Golden: 0
(96,192) Your output: 1, Golden: 0
(96,224) Your output: 1, Golden: 0
(97,6) Your output: 1, Golden: 0
(97,8) Your output: 1, Golden: 0
(97,10) Your output: 1, Golden: 0
(97,12) Your output: 1, Golden: 0
(97,14) Your output: 1, Golden: 0
(97,16) Your output: 1, Golden: 0
(97,18) Your output: 1, Golden: 0
(97,20) Your output: 1, Golden: 0
(97,22) Your output: 1, Golden: 0
(97,24) Your output: 1, Golden: 0
(97,28) Your output: 1, Golden: 0
(97,38) Your output: 1, Golden: 0
(97,40) Your output: 1, Golden: 0
(97,42) Your output: 1, Golden: 0
(97,44) Your output: 1, Golden: 0
(97,46) Your output: 1, Golden: 0
(97,48) Your output: 1, Golden: 0
(97,50) Your output: 1, Golden: 0
(97,52) Your output: 1, Golden: 0
(97,54) Your output: 1, Golden: 0
(97,56) Your output: 1, Golden: 0
(97,58) Your output: 1, Golden: 0
(97,70) Your output: 1, Golden: 0
(97,72) Your output: 1, Golden: 0
(97,74) Your output: 1, Golden: 0
(97,76) Your output: 1, Golden: 0
(97,78) Your output: 1, Golden: 0
(97,80) Your output: 1, Golden: 0
(97,82) Your output: 1, Golden: 0
(97,84) Your output: 1, Golden: 0
(97,86) Your output: 1, Golden: 0
(97,88) Your output: 1, Golden: 0
(97,102) Your output: 1, Golden: 0
(97,104) Your output: 1, Golden: 0
(97,106) Your output: 1, Golden: 0
(97,108) Your output: 1, Golden: 0
(97,110) Your output: 1, Golden: 0
(97,112) Your output: 1, Golden: 0
(97,114) Your output: 1, Golden: 0
(97,116) Your output: 1, Golden: 0
(97,118) Your output: 1, Golden: 0
(97,120) Your output: 1, Golden: 0
(97,122) Your output: 1, Golden: 0
(97,134) Your output: 1, Golden: 0
(97,136) Your output: 1, Golden: 0
(97,138) Your output: 1, Golden: 0
(97,140) Your output: 1, Golden: 0
(97,142) Your output: 1, Golden: 0
(97,144) Your output: 1, Golden: 0
(97,146) Your output: 1, Golden: 0
(97,148) Your output: 1, Golden: 0
(97,150) Your output: 1, Golden: 0
(97,152) Your output: 1, Golden: 0
(97,154) Your output: 1, Golden: 0
(97,164) Your output: 1, Golden: 0
(97,166) Your output: 1, Golden: 0
(97,168) Your output: 1, Golden: 0
(97,170) Your output: 1, Golden: 0
(97,172) Your output: 1, Golden: 0
(97,174) Your output: 1, Golden: 0
(97,176) Your output: 1, Golden: 0
(97,178) Your output: 1, Golden: 0
(97,180) Your output: 1, Golden: 0
(97,182) Your output: 1, Golden: 0
(97,184) Your output: 1, Golden: 0
(97,196) Your output: 1, Golden: 0
(97,198) Your output: 1, Golden: 0
(97,200) Your output: 1, Golden: 0
(97,202) Your output: 1, Golden: 0
(97,204) Your output: 1, Golden: 0
(97,206) Your output: 1, Golden: 0
(97,208) Your output: 1, Golden: 0
(97,210) Your output: 1, Golden: 0
(97,212) Your output: 1, Golden: 0
(97,214) Your output: 1, Golden: 0
(97,228) Your output: 1, Golden: 0
(97,230) Your output: 1, Golden: 0
(97,232) Your output: 1, Golden: 0
(97,234) Your output: 1, Golden: 0
(97,236) Your output: 1, Golden: 0
(97,238) Your output: 1, Golden: 0
(97,240) Your output: 1, Golden: 0
(97,242) Your output: 1, Golden: 0
(97,244) Your output: 1, Golden: 0
(97,246) Your output: 1, Golden: 0
(97,248) Your output: 1, Golden: 0
(127,63) Your output: 1, Golden: 0
(127,65) Your output: 0, Golden: 1
(127,127) Your output: 0, Golden: 1
(127,128) Your output: 0, Golden: 1
(127,223) Your output: 0, Golden: 1
(128,2) Your output: 0, Golden: 1
(128,3) Your output: 1, Golden: 0
(128,32) Your output: 0, Golden: 1
(128,34) Your output: 1, Golden: 0
(128,66) Your output: 1, Golden: 0
(128,127) Your output: 0, Golden: 1
(128,190) Your output: 0, Golden: 1
(128,192) Your output: 1, Golden: 0
(128,221) Your output: 1, Golden: 0
(128,224) Your output: 1, Golden: 0
(129,8) Your output: 1, Golden: 0
(129,10) Your output: 1, Golden: 0
(129,12) Your output: 1, Golden: 0
(129,14) Your output: 1, Golden: 0
(129,16) Your output: 1, Golden: 0
(129,18) Your output: 1, Golden: 0
(129,20) Your output: 1, Golden: 0
(129,22) Your output: 1, Golden: 0
(129,24) Your output: 1, Golden: 0
(129,26) Your output: 1, Golden: 0
(129,38) Your output: 1, Golden: 0
(129,40) Your output: 1, Golden: 0
(129,42) Your output: 1, Golden: 0
(129,44) Your output: 1, Golden: 0
(129,46) Your output: 1, Golden: 0
(129,48) Your output: 1, Golden: 0
(129,50) Your output: 1, Golden: 0
(129,52) Your output: 1, Golden: 0
(129,54) Your output: 1, Golden: 0
(129,56) Your output: 1, Golden: 0
(129,58) Your output: 1, Golden: 0
(129,70) Your output: 1, Golden: 0
(129,72) Your output: 1, Golden: 0
(129,74) Your output: 1, Golden: 0
(129,76) Your output: 1, Golden: 0
(129,78) Your output: 1, Golden: 0
(129,80) Your output: 1, Golden: 0
(129,82) Your output: 1, Golden: 0
(129,84) Your output: 1, Golden: 0
(129,86) Your output: 1, Golden: 0
(129,88) Your output: 1, Golden: 0
(129,90) Your output: 1, Golden: 0
(129,102) Your output: 1, Golden: 0
(129,104) Your output: 1, Golden: 0
(129,106) Your output: 1, Golden: 0
(129,108) Your output: 1, Golden: 0
(129,110) Your output: 1, Golden: 0
(129,112) Your output: 1, Golden: 0
(129,114) Your output: 1, Golden: 0
(129,116) Your output: 1, Golden: 0
(129,118) Your output: 1, Golden: 0
(129,120) Your output: 1, Golden: 0
(129,122) Your output: 1, Golden: 0
(129,134) Your output: 1, Golden: 0
(129,136) Your output: 1, Golden: 0
(129,138) Your output: 1, Golden: 0
(129,140) Your output: 1, Golden: 0
(129,142) Your output: 1, Golden: 0
(129,144) Your output: 1, Golden: 0
(129,146) Your output: 1, Golden: 0
(129,148) Your output: 1, Golden: 0
(129,150) Your output: 1, Golden: 0
(129,152) Your output: 1, Golden: 0
(129,154) Your output: 1, Golden: 0
(129,164) Your output: 1, Golden: 0
(129,166) Your output: 1, Golden: 0
(129,168) Your output: 1, Golden: 0
(129,170) Your output: 1, Golden: 0
(129,172) Your output: 1, Golden: 0
(129,174) Your output: 1, Golden: 0
(129,176) Your output: 1, Golden: 0
(129,178) Your output: 1, Golden: 0
(129,180) Your output: 1, Golden: 0
(129,182) Your output: 1, Golden: 0
(129,184) Your output: 1, Golden: 0
(129,196) Your output: 1, Golden: 0
(129,198) Your output: 1, Golden: 0
(129,200) Your output: 1, Golden: 0
(129,202) Your output: 1, Golden: 0
(129,204) Your output: 1, Golden: 0
(129,206) Your output: 1, Golden: 0
(129,208) Your output: 1, Golden: 0
(129,210) Your output: 1, Golden: 0
(129,212) Your output: 1, Golden: 0
(129,214) Your output: 1, Golden: 0
(129,216) Your output: 1, Golden: 0
(129,228) Your output: 1, Golden: 0
(129,230) Your output: 1, Golden: 0
(129,232) Your output: 1, Golden: 0
(129,234) Your output: 1, Golden: 0
(129,236) Your output: 1, Golden: 0
(129,238) Your output: 1, Golden: 0
(129,240) Your output: 1, Golden: 0
(129,242) Your output: 1, Golden: 0
(129,244) Your output: 1, Golden: 0
(129,246) Your output: 1, Golden: 0
(129,248) Your output: 1, Golden: 0
(158,2) Your output: 0, Golden: 1
(158,65) Your output: 1, Golden: 0
(158,95) Your output: 1, Golden: 0
(159,2) Your output: 1, Golden: 0
(159,34) Your output: 1, Golden: 0
(159,128) Your output: 1, Golden: 0
(159,160) Your output: 1, Golden: 0
(159,192) Your output: 1, Golden: 0
(160,6) Your output: 1, Golden: 0
(160,8) Your output: 1, Golden: 0
(160,10) Your output: 1, Golden: 0
(160,12) Your output: 1, Golden: 0
(160,14) Your output: 1, Golden: 0
(160,16) Your output: 1, Golden: 0
(160,18) Your output: 1, Golden: 0
(160,20) Your output: 1, Golden: 0
(160,22) Your output: 1, Golden: 0
(160,24) Your output: 1, Golden: 0
(160,26) Your output: 1, Golden: 0
(160,28) Your output: 1, Golden: 0
(160,32) Your output: 0, Golden: 1
(160,38) Your output: 1, Golden: 0
(160,40) Your output: 1, Golden: 0
(160,42) Your output: 1, Golden: 0
(160,44) Your output: 1, Golden: 0
(160,46) Your output: 1, Golden: 0
(160,48) Your output: 1, Golden: 0
(160,50) Your output: 1, Golden: 0
(160,52) Your output: 1, Golden: 0
(160,54) Your output: 1, Golden: 0
(160,56) Your output: 1, Golden: 0
(160,58) Your output: 1, Golden: 0
(160,65) Your output: 0, Golden: 1
(160,70) Your output: 1, Golden: 0
(160,72) Your output: 1, Golden: 0
(160,74) Your output: 1, Golden: 0
(160,76) Your output: 1, Golden: 0
(160,78) Your output: 1, Golden: 0
(160,80) Your output: 1, Golden: 0
(160,82) Your output: 1, Golden: 0
(160,84) Your output: 1, Golden: 0
(160,86) Your output: 1, Golden: 0
(160,88) Your output: 1, Golden: 0
(160,90) Your output: 1, Golden: 0
(160,95) Your output: 0, Golden: 1
(160,102) Your output: 1, Golden: 0
(160,104) Your output: 1, Golden: 0
(160,106) Your output: 1, Golden: 0
(160,108) Your output: 1, Golden: 0
(160,110) Your output: 1, Golden: 0
(160,112) Your output: 1, Golden: 0
(160,114) Your output: 1, Golden: 0
(160,116) Your output: 1, Golden: 0
(160,118) Your output: 1, Golden: 0
(160,120) Your output: 1, Golden: 0
(160,122) Your output: 1, Golden: 0
(160,127) Your output: 0, Golden: 1
(160,134) Your output: 1, Golden: 0
(160,136) Your output: 1, Golden: 0
(160,138) Your output: 1, Golden: 0
(160,140) Your output: 1, Golden: 0
(160,142) Your output: 1, Golden: 0
(160,144) Your output: 1, Golden: 0
(160,146) Your output: 1, Golden: 0
(160,148) Your output: 1, Golden: 0
(160,150) Your output: 1, Golden: 0
(160,152) Your output: 1, Golden: 0
(160,154) Your output: 1, Golden: 0
(160,160) Your output: 0, Golden: 1
(160,164) Your output: 1, Golden: 0
(160,166) Your output: 1, Golden: 0
(160,168) Your output: 1, Golden: 0
(160,170) Your output: 1, Golden: 0
(160,172) Your output: 1, Golden: 0
(160,174) Your output: 1, Golden: 0
(160,176) Your output: 1, Golden: 0
(160,178) Your output: 1, Golden: 0
(160,180) Your output: 1, Golden: 0
(160,182) Your output: 1, Golden: 0
(160,184) Your output: 1, Golden: 0
(160,186) Your output: 1, Golden: 0
(160,190) Your output: 0, Golden: 1
(160,196) Your output: 1, Golden: 0
(160,198) Your output: 1, Golden: 0
(160,200) Your output: 1, Golden: 0
(160,202) Your output: 1, Golden: 0
(160,204) Your output: 1, Golden: 0
(160,206) Your output: 1, Golden: 0
(160,208) Your output: 1, Golden: 0
(160,210) Your output: 1, Golden: 0
(160,212) Your output: 1, Golden: 0
(160,214) Your output: 1, Golden: 0
(160,216) Your output: 1, Golden: 0
(160,223) Your output: 0, Golden: 1
(160,224) Your output: 1, Golden: 0
(160,228) Your output: 1, Golden: 0
(160,230) Your output: 1, Golden: 0
(160,232) Your output: 1, Golden: 0
(160,234) Your output: 1, Golden: 0
(160,236) Your output: 1, Golden: 0
(160,238) Your output: 1, Golden: 0
(160,240) Your output: 1, Golden: 0
(160,242) Your output: 1, Golden: 0
(160,244) Your output: 1, Golden: 0
(160,246) Your output: 1, Golden: 0
(160,248) Your output: 1, Golden: 0
(190,32) Your output: 0, Golden: 1
(190,65) Your output: 0, Golden: 1
(190,128) Your output: 0, Golden: 1
(190,160) Your output: 0, Golden: 1
(190,190) Your output: 0, Golden: 1
(190,223) Your output: 0, Golden: 1
(191,34) Your output: 1, Golden: 0
(191,66) Your output: 1, Golden: 0
(191,128) Your output: 1, Golden: 0
(191,160) Your output: 1, Golden: 0
(191,192) Your output: 1, Golden: 0
(191,224) Your output: 1, Golden: 0
(192,2) Your output: 0, Golden: 1
(192,8) Your output: 1, Golden: 0
(192,10) Your output: 1, Golden: 0
(192,12) Your output: 1, Golden: 0
(192,14) Your output: 1, Golden: 0
(192,16) Your output: 1, Golden: 0
(192,18) Your output: 1, Golden: 0
(192,20) Your output: 1, Golden: 0
(192,22) Your output: 1, Golden: 0
(192,24) Your output: 1, Golden: 0
(192,26) Your output: 1, Golden: 0
(192,38) Your output: 1, Golden: 0
(192,40) Your output: 1, Golden: 0
(192,42) Your output: 1, Golden: 0
(192,44) Your output: 1, Golden: 0
(192,46) Your output: 1, Golden: 0
(192,48) Your output: 1, Golden: 0
(192,50) Your output: 1, Golden: 0
(192,52) Your output: 1, Golden: 0
(192,54) Your output: 1, Golden: 0
(192,56) Your output: 1, Golden: 0
(192,58) Your output: 1, Golden: 0
(192,70) Your output: 1, Golden: 0
(192,72) Your output: 1, Golden: 0
(192,74) Your output: 1, Golden: 0
(192,76) Your output: 1, Golden: 0
(192,78) Your output: 1, Golden: 0
(192,80) Your output: 1, Golden: 0
(192,82) Your output: 1, Golden: 0
(192,84) Your output: 1, Golden: 0
(192,86) Your output: 1, Golden: 0
(192,88) Your output: 1, Golden: 0
(192,90) Your output: 1, Golden: 0
(192,104) Your output: 1, Golden: 0
(192,106) Your output: 1, Golden: 0
(192,108) Your output: 1, Golden: 0
(192,110) Your output: 1, Golden: 0
(192,112) Your output: 1, Golden: 0
(192,114) Your output: 1, Golden: 0
(192,116) Your output: 1, Golden: 0
(192,118) Your output: 1, Golden: 0
(192,120) Your output: 1, Golden: 0
(192,122) Your output: 1, Golden: 0
(192,136) Your output: 1, Golden: 0
(192,138) Your output: 1, Golden: 0
(192,140) Your output: 1, Golden: 0
(192,142) Your output: 1, Golden: 0
(192,144) Your output: 1, Golden: 0
(192,146) Your output: 1, Golden: 0
(192,148) Your output: 1, Golden: 0
(192,150) Your output: 1, Golden: 0
(192,152) Your output: 1, Golden: 0
(192,154) Your output: 1, Golden: 0
(192,164) Your output: 1, Golden: 0
(192,166) Your output: 1, Golden: 0
(192,168) Your output: 1, Golden: 0
(192,170) Your output: 1, Golden: 0
(192,172) Your output: 1, Golden: 0
(192,174) Your output: 1, Golden: 0
(192,176) Your output: 1, Golden: 0
(192,178) Your output: 1, Golden: 0
(192,180) Your output: 1, Golden: 0
(192,182) Your output: 1, Golden: 0
(192,184) Your output: 1, Golden: 0
(192,196) Your output: 1, Golden: 0
(192,198) Your output: 1, Golden: 0
(192,200) Your output: 1, Golden: 0
(192,202) Your output: 1, Golden: 0
(192,204) Your output: 1, Golden: 0
(192,206) Your output: 1, Golden: 0
(192,208) Your output: 1, Golden: 0
(192,210) Your output: 1, Golden: 0
(192,212) Your output: 1, Golden: 0
(192,214) Your output: 1, Golden: 0
(192,228) Your output: 1, Golden: 0
(192,230) Your output: 1, Golden: 0
(192,232) Your output: 1, Golden: 0
(192,234) Your output: 1, Golden: 0
(192,236) Your output: 1, Golden: 0
(192,238) Your output: 1, Golden: 0
(192,240) Your output: 1, Golden: 0
(192,242) Your output: 1, Golden: 0
(192,244) Your output: 1, Golden: 0
(192,246) Your output: 1, Golden: 0
(192,248) Your output: 1, Golden: 0
(193,2) Your output: 1, Golden: 0
(221,2) Your output: 0, Golden: 1
(222,95) Your output: 1, Golden: 0
(223,2) Your output: 1, Golden: 0
(223,32) Your output: 0, Golden: 1
(223,34) Your output: 1, Golden: 0
(223,63) Your output: 1, Golden: 0
(223,65) Your output: 0, Golden: 1
(223,66) Your output: 1, Golden: 0
(223,95) Your output: 0, Golden: 1
(223,126) Your output: 1, Golden: 0
(223,127) Your output: 0, Golden: 1
(223,190) Your output: 0, Golden: 1
(223,192) Your output: 1, Golden: 0
(223,221) Your output: 1, Golden: 0
(223,223) Your output: 0, Golden: 1
(223,224) Your output: 1, Golden: 0
(224,6) Your output: 1, Golden: 0
(224,8) Your output: 1, Golden: 0
(224,10) Your output: 1, Golden: 0
(224,12) Your output: 1, Golden: 0
(224,14) Your output: 1, Golden: 0
(224,16) Your output: 1, Golden: 0
(224,18) Your output: 1, Golden: 0
(224,20) Your output: 1, Golden: 0
(224,22) Your output: 1, Golden: 0
(224,24) Your output: 1, Golden: 0
(224,26) Your output: 1, Golden: 0
(224,40) Your output: 1, Golden: 0
(224,42) Your output: 1, Golden: 0
(224,44) Your output: 1, Golden: 0
(224,46) Your output: 1, Golden: 0
(224,48) Your output: 1, Golden: 0
(224,50) Your output: 1, Golden: 0
(224,52) Your output: 1, Golden: 0
(224,54) Your output: 1, Golden: 0
(224,56) Your output: 1, Golden: 0
(224,70) Your output: 1, Golden: 0
(224,72) Your output: 1, Golden: 0
(224,74) Your output: 1, Golden: 0
(224,76) Your output: 1, Golden: 0
(224,78) Your output: 1, Golden: 0
(224,80) Your output: 1, Golden: 0
(224,82) Your output: 1, Golden: 0
(224,84) Your output: 1, Golden: 0
(224,86) Your output: 1, Golden: 0
(224,88) Your output: 1, Golden: 0
(224,90) Your output: 1, Golden: 0
(224,102) Your output: 1, Golden: 0
(224,104) Your output: 1, Golden: 0
(224,106) Your output: 1, Golden: 0
(224,108) Your output: 1, Golden: 0
(224,110) Your output: 1, Golden: 0
(224,112) Your output: 1, Golden: 0
(224,114) Your output: 1, Golden: 0
(224,116) Your output: 1, Golden: 0
(224,118) Your output: 1, Golden: 0
(224,120) Your output: 1, Golden: 0
(224,122) Your output: 1, Golden: 0
(224,134) Your output: 1, Golden: 0
(224,136) Your output: 1, Golden: 0
(224,138) Your output: 1, Golden: 0
(224,140) Your output: 1, Golden: 0
(224,142) Your output: 1, Golden: 0
(224,144) Your output: 1, Golden: 0
(224,146) Your output: 1, Golden: 0
(224,148) Your output: 1, Golden: 0
(224,150) Your output: 1, Golden: 0
(224,152) Your output: 1, Golden: 0
(224,154) Your output: 1, Golden: 0
(224,166) Your output: 1, Golden: 0
(224,168) Your output: 1, Golden: 0
(224,170) Your output: 1, Golden: 0
(224,172) Your output: 1, Golden: 0
(224,174) Your output: 1, Golden: 0
(224,176) Your output: 1, Golden: 0
(224,178) Your output: 1, Golden: 0
(224,180) Your output: 1, Golden: 0
(224,182) Your output: 1, Golden: 0
(224,196) Your output: 1, Golden: 0
(224,198) Your output: 1, Golden: 0
(224,200) Your output: 1, Golden: 0
(224,202) Your output: 1, Golden: 0
(224,204) Your output: 1, Golden: 0
(224,206) Your output: 1, Golden: 0
(224,208) Your output: 1, Golden: 0
(224,210) Your output: 1, Golden: 0
(224,212) Your output: 1, Golden: 0
(224,214) Your output: 1, Golden: 0
(224,216) Your output: 1, Golden: 0
(224,230) Your output: 1, Golden: 0
(224,232) Your output: 1, Golden: 0
(224,234) Your output: 1, Golden: 0
(224,236) Your output: 1, Golden: 0
(224,238) Your output: 1, Golden: 0
(224,240) Your output: 1, Golden: 0
(224,242) Your output: 1, Golden: 0
(224,244) Your output: 1, Golden: 0
(224,246) Your output: 1, Golden: 0
(253,34) Your output: 0, Golden: 1
(253,160) Your output: 0, Golden: 1
(253,190) Your output: 0, Golden: 1
(253,223) Your output: 0, Golden: 1
total unmatch number :754
The maximum depth reached by any of the 2 hls::stream() instances in the design is 32768
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 66.05 seconds. CPU system time: 2.24 seconds. Elapsed time: 57.03 seconds; current allocated memory: 376.025 MB.
command 'ap_source' returned error code
    while executing
"source build/script_opt4.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [HLS 200-112] Total CPU user time: 98.72 seconds. Total CPU system time: 3.3 seconds. Total elapsed time: 90.93 seconds; peak allocated memory: 369.973 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Sep 27 21:24:41 2021...
