#Build: Synplify Pro L-2016.03L-1, Build 097R, Jul  4 2016
#install: C:\lscc\diamond\3.8_x64\synpbase
#OS: Windows 7 6.1
#Hostname: L-8X3YD72

# Fri Apr 28 10:54:02 2017

#Implementation: impl1

Synopsys HDL Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp3.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\ECP3\impl1\reveal_workspace\tmpreveal\counter_top_la0_trig_gen.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\ECP3\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\ECP3\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v" (library work)
Verilog syntax check successful!
Selecting top level module counter_top
@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp3.v":1202:7:1202:10|Synthesizing module OSCF in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp3.v":1025:7:1025:9|Synthesizing module VHI in library work.







@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP3\impl1\reveal_workspace\tmpreveal\counter_top_la0_trig_gen.v":11:7:11:26|Synthesizing module counter_top_la0_trig in library work.



@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP3\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":12:7:12:21|Synthesizing module counter_top_la0 in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.

@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP3\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":2:7:2:20|Synthesizing module reveal_coretop in library work.

@W: CG360 :"C:\Users\Public\DTS\reveal_ex\ECP3\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":15:29:15:39|Removing wire trigger_out, as there is no assignment to it.
@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP3\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":50:7:50:17|Synthesizing module counter_top in library work.

@N: CL159 :"C:\Users\Public\DTS\reveal_ex\ECP3\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":51:7:51:13|Input reset_n is unused.
@N: CL159 :"C:\Users\Public\DTS\reveal_ex\ECP3\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":62:7:62:16|Input trigger_en is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 84MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 10:54:02 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 10:54:03 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 10:54:03 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 10:54:04 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Public\DTS\reveal_ex\ECP3\impl1\Reveal_ecp3_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\Public\DTS\reveal_ex\ECP3\impl1\Reveal_ecp3_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=72  set on top level netlist counter_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock        Clock                     Clock
Clock                                     Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------
System                                    469.9 MHz     2.128         system       system_clkgroup           0    
counter_top|clk1                          55.0 MHz      18.182        inferred     Autoconstr_clkgroup_0     195  
reveal_coretop|jtck_inferred_clock[0]     283.3 MHz     3.530         inferred     Autoconstr_clkgroup_1     165  
==================================================================================================================


Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 28 10:54:05 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 156MB peak: 158MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -1.73ns		 434 /       344
   2		0h:00m:02s		    -1.73ns		 427 /       344
   3		0h:00m:02s		    -1.37ns		 428 /       344
   4		0h:00m:02s		    -1.67ns		 428 /       344
   5		0h:00m:02s		    -1.57ns		 429 /       344
   6		0h:00m:02s		    -1.57ns		 429 /       344
   7		0h:00m:02s		    -1.57ns		 429 /       344
Timing driven replication report
Added 5 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   8		0h:00m:03s		    -1.89ns		 434 /       349
   9		0h:00m:03s		    -1.49ns		 437 /       349
  10		0h:00m:03s		    -1.49ns		 437 /       349
Added 6 Registers via timing driven replication
Added 0 LUTs via timing driven replication


  11		0h:00m:03s		    -1.51ns		 438 /       355
  12		0h:00m:03s		    -1.28ns		 439 /       355
  13		0h:00m:03s		    -1.25ns		 439 /       355
  14		0h:00m:04s		    -1.14ns		 440 /       355
  15		0h:00m:04s		    -1.11ns		 441 /       355
  16		0h:00m:04s		    -1.41ns		 441 /       355
  17		0h:00m:04s		    -1.10ns		 441 /       355
  18		0h:00m:04s		    -1.17ns		 441 /       355
  19		0h:00m:04s		    -1.43ns		 442 /       355
  20		0h:00m:04s		    -1.10ns		 442 /       355
  21		0h:00m:04s		    -1.10ns		 444 /       355

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 156MB peak: 158MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 157MB peak: 158MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 355 clock pin(s) of sequential element(s)
0 instances converted, 355 sequential instances remain driven by gated/generated clocks

======================================================================================================================================================== Gated/Generated Clocks ========================================================================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                                             Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCinst0                                                  OSCF                   194        counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_precnt_val[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       counter_top_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16             161        counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr_d4         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 123MB peak: 158MB)

Writing Analyst data base C:\Users\Public\DTS\reveal_ex\ECP3\impl1\synwork\Reveal_ecp3_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 157MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Public\DTS\reveal_ex\ECP3\impl1\Reveal_ecp3_impl1.edi
L-2016.03L-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 161MB peak: 163MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 160MB peak: 163MB)

@W: MT246 :"c:\users\public\dts\reveal_ex\ecp3\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":40:15:40:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v":2159:8:2159:13|Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock counter_top|clk1 with period 18.18ns. Please declare a user-defined clock on object "n:clk1"
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 4.94ns. Please declare a user-defined clock on object "n:counter_top_reveal_coretop_instance.jtck[0]"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Apr 28 10:54:12 2017
#


Top view:               counter_top
Requested Frequency:    55.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: -0.871

                                          Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------
counter_top|clk1                          55.0 MHz      174.0 MHz     18.182        5.746         12.436     inferred     Autoconstr_clkgroup_0
reveal_coretop|jtck_inferred_clock[0]     202.5 MHz     172.2 MHz     4.937         5.809         -0.871     inferred     Autoconstr_clkgroup_1
System                                    332.1 MHz     282.2 MHz     3.011         3.543         -0.531     system       system_clkgroup      
===============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  3.012       -0.531  |  No paths    -       |  No paths    -      |  No paths    -    
System                                 counter_top|clk1                       |  18.182      16.457  |  No paths    -       |  No paths    -      |  No paths    -    
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  4.937       0.482  |  No paths    -    
counter_top|clk1                       System                                 |  18.182      14.032  |  No paths    -       |  No paths    -      |  No paths    -    
counter_top|clk1                       counter_top|clk1                       |  18.182      12.436  |  No paths    -       |  No paths    -      |  No paths    -    
counter_top|clk1                       reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -       |  No paths    -       |  No paths    -      |  4.937       0.248
reveal_coretop|jtck_inferred_clock[0]  counter_top|clk1                       |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  4.937       -0.871  |  No paths    -      |  No paths    -    
======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter_top|clk1
====================================



Starting Points with Worst Slack
********************************

                                                                                               Starting                                                         Arrival           
Instance                                                                                       Reference            Type        Pin     Net                     Time        Slack 
                                                                                               Clock                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture                        counter_top|clk1     FD1P3DX     Q       capture                 0.964       12.436
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[0]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[0]       0.856       12.544
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[1]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[1]       0.856       12.544
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[2]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[2]       0.856       12.544
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[3]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[3]       0.856       12.544
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[4]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[4]       0.856       12.544
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[5]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[5]       0.856       12.544
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.input_a_d1[1]           counter_top|clk1     FD1S3DX     Q       gt_1                    0.958       13.128
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.input_a_d1[3]           counter_top|clk1     FD1S3DX     Q       gt_3                    0.958       13.128
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.compare_reg\[0\][1]     counter_top|clk1     FD1P3DX     Q       compare_reg\[0\][1]     0.904       13.182
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                       Starting                                                          Required           
Instance                                                                               Reference            Type        Pin     Net                      Time         Slack 
                                                                                       Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[7]      18.076       12.436
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[7]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[7]       18.076       12.436
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[7]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[7]     18.076       12.436
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[5]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[5]      18.076       12.499
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[6]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[6]      18.076       12.499
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[5]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[5]       18.076       12.499
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[6]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[6]       18.076       12.499
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[5]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[5]     18.076       12.499
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[6]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[6]     18.076       12.499
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[3]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[3]      18.076       12.561
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      18.182
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.076

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.436

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7] / D
    The start point is clocked by            counter_top|clk1 [rising] on pin CK
    The end   point is clocked by            counter_top|clk1 [rising] on pin CK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture                        FD1P3DX      Q        Out     0.964     0.964       -         
capture                                                                                        Net          -        -       -         -           6         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIBBT91[2]     ORCALUT4     A        In      0.000     0.964       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIBBT91[2]     ORCALUT4     Z        Out     0.728     1.692       -         
clear_5_0_312_1_o2_4                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIO1B24[6]     ORCALUT4     A        In      0.000     1.692       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIO1B24[6]     ORCALUT4     Z        Out     0.830     2.522       -         
N_102                                                                                          Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.start_d_RNILCNB4               ORCALUT4     A        In      0.000     2.522       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.start_d_RNILCNB4               ORCALUT4     Z        Out     0.979     3.501       -         
pre_trig_cntr                                                                                  Net          -        -       -         -           27        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]        CCU2C        A1       In      0.000     3.501       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]        CCU2C        COUT     Out     1.049     4.550       -         
post_trig_cntr_cry[0]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[1]        CCU2C        CIN      In      0.000     4.550       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[1]        CCU2C        COUT     Out     0.062     4.613       -         
post_trig_cntr_cry[2]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[3]        CCU2C        CIN      In      0.000     4.613       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[3]        CCU2C        COUT     Out     0.062     4.675       -         
post_trig_cntr_cry[4]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[5]        CCU2C        CIN      In      0.000     4.675       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[5]        CCU2C        COUT     Out     0.062     4.738       -         
post_trig_cntr_cry[6]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_s_0[7]          CCU2C        CIN      In      0.000     4.738       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_s_0[7]          CCU2C        S0       Out     0.902     5.640       -         
post_trig_cntr_s[7]                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7]              FD1P3DX      D        In      0.000     5.640       -         
=============================================================================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                                             Starting                                                                             Arrival           
Instance                                                                                     Reference                                 Type        Pin     Net                    Time        Slack 
                                                                                             Clock                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]                1.076       -0.871
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[17]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[1]                1.073       -0.871
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[18]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]                1.045       -0.843
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[29]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[13]               1.024       -0.691
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[28]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[12]               1.018       -0.685
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[8]                1.018       -0.664
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[19]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[3]                1.015       -0.661
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast[28]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[28]     0.934       -0.580
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[26]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[10]               0.904       -0.550
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[27]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[11]               0.904       -0.550
====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                              Starting                                                                                              Required           
Instance                                                                                      Reference                                 Type           Pin         Net                              Time         Slack 
                                                                                              Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc             reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           parity_calc_5                    4.880        -0.871
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX        D           tm_crc_7[0]                      4.880        -0.664
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[1]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           N_26_i                           4.880        0.195 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[2]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           N_24_i                           4.880        0.195 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[4]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           N_22_i                           4.880        0.195 
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                         reveal_coretop|jtck_inferred_clock[0]     jtagconn16     er2_tdo     er2_tdo[0]                       4.937        0.248 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[0]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        SP          tt_wr_addr_cntr_1_sqmuxa_i_0     4.466        0.711 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[0]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           N_54                             5.258        0.798 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[3]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           shift_reg_14[3]                  5.258        0.798 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX        SP          un1_jtdo_4_i                     4.466        0.909 
=======================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.937
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      5.751
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.871

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16]              FD1P3DX      Q        Out     1.076     1.076       -         
addr[0]                                                                                          Net          -        -       -         -           40        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     A        In      0.000     1.076       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     Z        Out     0.728     1.804       -         
N_91                                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     A        In      0.000     1.804       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     Z        Out     0.302     2.107       -         
rd_dout_tcnt[0]                                                                                  Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig_N_2L1             ORCALUT4     A        In      0.000     2.107       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig_N_2L1             ORCALUT4     Z        Out     0.728     2.835       -         
rd_dout_trig_N_2L1                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     B        In      0.000     2.835       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     Z        Out     0.302     3.137       -         
rd_dout_trig[0]                                                                                  Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2     ORCALUT4     B        In      0.000     3.137       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2     ORCALUT4     Z        Out     0.728     3.866       -         
parity_calc_5_iv_RNO_2                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1     ORCALUT4     C        In      0.000     3.866       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1     ORCALUT4     Z        Out     0.728     4.594       -         
parity_calc_5_iv_RNO_1                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO       ORCALUT4     C        In      0.000     4.594       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO       ORCALUT4     Z        Out     0.728     5.323       -         
parity_calc_4_m                                                                                  Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4     C        In      0.000     5.323       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4     Z        Out     0.428     5.751       -         
parity_calc_5                                                                                    Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX      D        In      0.000     5.751       -         
===============================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      4.937
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      5.751
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.871

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[17] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[17]                          FD1P3DX      Q        Out     1.073     1.073       -         
addr[1]                                                                                                      Net          -        -       -         -           38        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a2[0]                ORCALUT4     A        In      0.000     1.073       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a2[0]                ORCALUT4     Z        Out     0.830     1.903       -         
N_70                                                                                                         Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_event_cnt_cntg_reg_RNIDJ331[0]     ORCALUT4     A        In      0.000     1.903       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_event_cnt_cntg_reg_RNIDJ331[0]     ORCALUT4     Z        Out     0.728     2.632       -         
te_event_cnt_cntg_reg_RNIDJ331[0]                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                      PFUMX        ALUT     In      0.000     2.632       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                      PFUMX        Z        Out     0.203     2.835       -         
rd_dout_te[0]                                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                            ORCALUT4     A        In      0.000     2.835       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                            ORCALUT4     Z        Out     0.302     3.137       -         
rd_dout_trig[0]                                                                                              Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2                 ORCALUT4     B        In      0.000     3.137       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2                 ORCALUT4     Z        Out     0.728     3.866       -         
parity_calc_5_iv_RNO_2                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1                 ORCALUT4     C        In      0.000     3.866       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1                 ORCALUT4     Z        Out     0.728     4.594       -         
parity_calc_5_iv_RNO_1                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                   ORCALUT4     C        In      0.000     4.594       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                   ORCALUT4     Z        Out     0.728     5.323       -         
parity_calc_4_m                                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                       ORCALUT4     C        In      0.000     5.323       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                       ORCALUT4     Z        Out     0.428     5.751       -         
parity_calc_5                                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                            FD1P3DX      D        In      0.000     5.751       -         
===========================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.937
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      5.723
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.843

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[18] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[18]                          FD1P3DX      Q        Out     1.045     1.045       -         
addr[2]                                                                                                      Net          -        -       -         -           24        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a2[0]                ORCALUT4     B        In      0.000     1.045       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a2[0]                ORCALUT4     Z        Out     0.830     1.875       -         
N_70                                                                                                         Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_event_cnt_cntg_reg_RNIDJ331[0]     ORCALUT4     A        In      0.000     1.875       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_event_cnt_cntg_reg_RNIDJ331[0]     ORCALUT4     Z        Out     0.728     2.603       -         
te_event_cnt_cntg_reg_RNIDJ331[0]                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                      PFUMX        ALUT     In      0.000     2.603       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                      PFUMX        Z        Out     0.203     2.807       -         
rd_dout_te[0]                                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                            ORCALUT4     A        In      0.000     2.807       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                            ORCALUT4     Z        Out     0.302     3.109       -         
rd_dout_trig[0]                                                                                              Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2                 ORCALUT4     B        In      0.000     3.109       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2                 ORCALUT4     Z        Out     0.728     3.838       -         
parity_calc_5_iv_RNO_2                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1                 ORCALUT4     C        In      0.000     3.838       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1                 ORCALUT4     Z        Out     0.728     4.566       -         
parity_calc_5_iv_RNO_1                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                   ORCALUT4     C        In      0.000     4.566       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                   ORCALUT4     Z        Out     0.728     5.294       -         
parity_calc_4_m                                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                       ORCALUT4     C        In      0.000     5.294       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                       ORCALUT4     Z        Out     0.428     5.723       -         
parity_calc_5                                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                            FD1P3DX      D        In      0.000     5.723       -         
===========================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.937
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      5.706
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.826

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16]                        FD1P3DX      Q        Out     1.076     1.076       -         
addr[0]                                                                                                    Net          -        -       -         -           40        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a3[0]              ORCALUT4     A        In      0.000     1.076       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a3[0]              ORCALUT4     Z        Out     0.782     1.858       -         
N_56                                                                                                       Net          -        -       -         -           2         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a3_RNIS1QO1[0]     ORCALUT4     A        In      0.000     1.858       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a3_RNIS1QO1[0]     ORCALUT4     Z        Out     0.728     2.587       -         
rd_dout_te_1_u_i_a3_RNIS1QO1[0]                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                    PFUMX        BLUT     In      0.000     2.587       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                    PFUMX        Z        Out     0.203     2.790       -         
rd_dout_te[0]                                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                          ORCALUT4     A        In      0.000     2.790       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                          ORCALUT4     Z        Out     0.302     3.092       -         
rd_dout_trig[0]                                                                                            Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2               ORCALUT4     B        In      0.000     3.092       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2               ORCALUT4     Z        Out     0.728     3.821       -         
parity_calc_5_iv_RNO_2                                                                                     Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1               ORCALUT4     C        In      0.000     3.821       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1               ORCALUT4     Z        Out     0.728     4.549       -         
parity_calc_5_iv_RNO_1                                                                                     Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                 ORCALUT4     C        In      0.000     4.549       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                 ORCALUT4     Z        Out     0.728     5.278       -         
parity_calc_4_m                                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                     ORCALUT4     C        In      0.000     5.278       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                     ORCALUT4     Z        Out     0.428     5.706       -         
parity_calc_5                                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                          FD1P3DX      D        In      0.000     5.706       -         
=========================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.937
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      5.706
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.826

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16]                          FD1P3DX      Q        Out     1.076     1.076       -         
addr[0]                                                                                                      Net          -        -       -         -           40        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a3[0]                ORCALUT4     A        In      0.000     1.076       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a3[0]                ORCALUT4     Z        Out     0.782     1.858       -         
N_56                                                                                                         Net          -        -       -         -           2         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_event_cnt_cntg_reg_RNIDJ331[0]     ORCALUT4     B        In      0.000     1.858       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_event_cnt_cntg_reg_RNIDJ331[0]     ORCALUT4     Z        Out     0.728     2.587       -         
te_event_cnt_cntg_reg_RNIDJ331[0]                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                      PFUMX        ALUT     In      0.000     2.587       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                      PFUMX        Z        Out     0.203     2.790       -         
rd_dout_te[0]                                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                            ORCALUT4     A        In      0.000     2.790       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                            ORCALUT4     Z        Out     0.302     3.092       -         
rd_dout_trig[0]                                                                                              Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2                 ORCALUT4     B        In      0.000     3.092       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2                 ORCALUT4     Z        Out     0.728     3.821       -         
parity_calc_5_iv_RNO_2                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1                 ORCALUT4     C        In      0.000     3.821       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1                 ORCALUT4     Z        Out     0.728     4.549       -         
parity_calc_5_iv_RNO_1                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                   ORCALUT4     C        In      0.000     4.549       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                   ORCALUT4     Z        Out     0.728     5.278       -         
parity_calc_4_m                                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                       ORCALUT4     C        In      0.000     5.278       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                       ORCALUT4     Z        Out     0.428     5.706       -         
parity_calc_5                                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                            FD1P3DX      D        In      0.000     5.706       -         
===========================================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                    Starting                                                            Arrival           
Instance                                                                            Reference     Type              Pin           Net                   Time        Slack 
                                                                                    Clock                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        ip_enable     ip_enable[0]          0.000       -0.531
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jce2          jce2[0]               0.000       -0.531
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jshift        jshift[0]             0.000       -0.531
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jrstn         jrstn[0]              0.000       2.283 
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jtdi          jtdi[0]               0.000       3.723 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[0]          trace_dout_int[0]     0.000       4.832 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[1]          trace_dout_int[1]     0.000       4.832 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[2]          trace_dout_int[2]     0.000       4.832 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[3]          trace_dout_int[3]     0.000       4.832 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[4]          trace_dout_int[4]     0.000       4.832 
==========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                       Starting                                                   Required           
Instance                                                                               Reference     Type           Pin         Net               Time         Slack 
                                                                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                  System        jtagconn16     er2_tdo     er2_tdo[0]        3.011        -0.531
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc      System        FD1P3DX        D           parity_calc_5     4.880        0.482 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]        System        FD1P3BX        D           tm_crc_7[0]       4.880        0.482 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_rd_addr_cntr[0]     System        FD1P3DX        SP          N_9_i             4.466        1.872 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_rd_addr_cntr[1]     System        FD1P3DX        SP          N_9_i             4.466        1.872 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_rd_addr_cntr[2]     System        FD1P3DX        SP          N_9_i             4.466        1.872 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_rd_addr_cntr[3]     System        FD1P3DX        SP          N_9_i             4.466        1.872 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_rd_addr_cntr[4]     System        FD1P3DX        SP          N_9_i             4.466        1.872 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_rd_addr_cntr[5]     System        FD1P3DX        SP          N_9_i             4.466        1.872 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_rd_addr_cntr[6]     System        FD1P3DX        SP          N_9_i             4.466        1.872 
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.011
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.011

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.532

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                                    Type           Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                                            Net            -             -       -         -           59        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       A             In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z             Out     0.923     0.923       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -             -       -         -           10        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_2_1                  ORCALUT4       B             In      0.000     0.923       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_2_1                  ORCALUT4       Z             Out     0.728     1.652       -         
jtdo_iv_m2_e_2_1                                                                                        Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       A             In      0.000     1.652       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       Z             Out     0.728     2.380       -         
jtdo_iv_m2_e_4_x1                                                                                       Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       A             In      0.000     2.380       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       Z             Out     0.860     3.241       -         
jtdo_iv_m2_e_4                                                                                          Net            -             -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       C             In      0.000     3.241       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       Z             Out     0.302     3.543       -         
jtdo                                                                                                    Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo       In      0.000     3.543       -         
=============================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.011
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.011

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.532

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                                    Type           Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     jce2        Out     0.000     0.000       -         
jce2[0]                                                                                                 Net            -           -       -         -           15        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       B           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z           Out     0.923     0.923       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -           -       -         -           10        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_2_1                  ORCALUT4       B           In      0.000     0.923       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_2_1                  ORCALUT4       Z           Out     0.728     1.652       -         
jtdo_iv_m2_e_2_1                                                                                        Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       A           In      0.000     1.652       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       Z           Out     0.728     2.380       -         
jtdo_iv_m2_e_4_x1                                                                                       Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       A           In      0.000     2.380       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       Z           Out     0.860     3.241       -         
jtdo_iv_m2_e_4                                                                                          Net            -           -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       C           In      0.000     3.241       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       Z           Out     0.302     3.543       -         
jtdo                                                                                                    Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo     In      0.000     3.543       -         
===========================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.011
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.011

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.532

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                                    Type           Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     jshift      Out     0.000     0.000       -         
jshift[0]                                                                                               Net            -           -       -         -           37        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       C           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z           Out     0.923     0.923       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -           -       -         -           10        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_2_1                  ORCALUT4       B           In      0.000     0.923       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_2_1                  ORCALUT4       Z           Out     0.728     1.652       -         
jtdo_iv_m2_e_2_1                                                                                        Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       A           In      0.000     1.652       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       Z           Out     0.728     2.380       -         
jtdo_iv_m2_e_4_x1                                                                                       Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       A           In      0.000     2.380       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       Z           Out     0.860     3.241       -         
jtdo_iv_m2_e_4                                                                                          Net            -           -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       C           In      0.000     3.241       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       Z           Out     0.302     3.543       -         
jtdo                                                                                                    Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo     In      0.000     3.543       -         
===========================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.011
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.011

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.532

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                                    Type           Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                                            Net            -             -       -         -           59        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       A             In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z             Out     0.923     0.923       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -             -       -         -           10        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNO             ORCALUT4       D             In      0.000     0.923       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNO             ORCALUT4       Z             Out     0.728     1.652       -         
rd_dout_tm_m_2[0]                                                                                       Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       B             In      0.000     1.652       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       Z             Out     0.728     2.380       -         
jtdo_iv_m2_e_4_x1                                                                                       Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       A             In      0.000     2.380       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       Z             Out     0.860     3.241       -         
jtdo_iv_m2_e_4                                                                                          Net            -             -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       C             In      0.000     3.241       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       Z             Out     0.302     3.543       -         
jtdo                                                                                                    Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo       In      0.000     3.543       -         
=============================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.011
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.011

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.532

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                                    Type           Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     jce2        Out     0.000     0.000       -         
jce2[0]                                                                                                 Net            -           -       -         -           15        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       B           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z           Out     0.923     0.923       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -           -       -         -           10        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNO             ORCALUT4       D           In      0.000     0.923       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNO             ORCALUT4       Z           Out     0.728     1.652       -         
rd_dout_tm_m_2[0]                                                                                       Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       B           In      0.000     1.652       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       Z           Out     0.728     2.380       -         
jtdo_iv_m2_e_4_x1                                                                                       Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       A           In      0.000     2.380       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       Z           Out     0.860     3.241       -         
jtdo_iv_m2_e_4                                                                                          Net            -           -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       C           In      0.000     3.241       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       Z           Out     0.302     3.543       -         
jtdo                                                                                                    Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo     In      0.000     3.543       -         
===========================================================================================================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 160MB peak: 163MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 160MB peak: 163MB)

---------------------------------------
Resource Usage Report
Part: lfe3_35ea-6

Register bits: 355 of 33264 (1%)
PIC Latch:       0
I/O cells:       5


Details:
CCU2C:          54
FD1P3AX:        18
FD1P3BX:        33
FD1P3DX:        225
FD1S3BX:        1
FD1S3DX:        78
GSR:            1
IB:             1
INV:            13
L6MUX21:        1
OB:             4
ORCALUT4:       430
OSCF:           1
PFUMX:          7
PUR:            1
VHI:            10
VLO:            10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 34MB peak: 163MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Fri Apr 28 10:54:12 2017

###########################################################]
