{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 16:44:37 2024 " "Info: Processing started: Sat Dec 21 16:44:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off myComputer -c myComputer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off myComputer -c myComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "myComputer EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"myComputer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkout " "Info: Destination node clkout" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clkout } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkout" } } } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1216 856 1032 1232 "clkout" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkout } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter4:inst2\|inst3  " "Info: Automatically promoted node counter4:inst2\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../scan_led3/counter4.bdf" "" { Schematic "E:/FPGA/scan_led3/counter4.bdf" { { 240 440 504 320 "inst3" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst2|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7 register reg_group:inst9\|R2\[2\] 1.843 ns " "Info: Slack time is 1.843 ns between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7\" and destination register \"reg_group:inst9\|R2\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.111 ns + Largest memory register " "Info: + Largest memory to register requirement is 12.111 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 141 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 141; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst9\|R2\[2\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst9\|R2\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst9|R2[2] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 141 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 141; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst9\|R2\[2\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst9\|R2\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst9|R2[2] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.663 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 141 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 141; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.835 ns) 2.663 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.835 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 63.42 % ) " "Info: Total cell delay = 1.689 ns ( 63.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.58 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.663 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 141 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 141; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.835 ns) 2.663 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.835 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 63.42 % ) " "Info: Total cell delay = 1.689 ns ( 63.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.58 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 76 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.268 ns - Longest memory register " "Info: - Longest memory to register delay is 10.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[2\] 2 MEM Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.624 ns) 5.215 ns inst20\[2\]~16 3 COMB Unassigned 1 " "Info: 3: + IC(0.830 ns) + CELL(0.624 ns) = 5.215 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst20\[2\]~16'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|q_a[2] inst20[2]~16 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 6.026 ns inst20\[2\]~18 4 COMB Unassigned 2 " "Info: 4: + IC(0.160 ns) + CELL(0.651 ns) = 6.026 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'inst20\[2\]~18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst20[2]~16 inst20[2]~18 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 6.837 ns inst20\[2\]~19 5 COMB Unassigned 4 " "Info: 5: + IC(0.160 ns) + CELL(0.651 ns) = 6.837 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'inst20\[2\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst20[2]~18 inst20[2]~19 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.624 ns) 8.729 ns mux2_1:inst10\|y\[2\]~13 6 COMB Unassigned 4 " "Info: 6: + IC(1.268 ns) + CELL(0.624 ns) = 8.729 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'mux2_1:inst10\|y\[2\]~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { inst20[2]~19 mux2_1:inst10|y[2]~13 } "NODE_NAME" } } { "../mux2_1/mux2_1.v" "" { Text "E:/FPGA/mux2_1/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.108 ns) 10.268 ns reg_group:inst9\|R2\[2\] 7 REG Unassigned 2 " "Info: 7: + IC(1.431 ns) + CELL(0.108 ns) = 10.268 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst9\|R2\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { mux2_1:inst10|y[2]~13 reg_group:inst9|R2[2] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.419 ns ( 62.51 % ) " "Info: Total cell delay = 6.419 ns ( 62.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.849 ns ( 37.49 % ) " "Info: Total interconnect delay = 3.849 ns ( 37.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.268 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|q_a[2] inst20[2]~16 inst20[2]~18 inst20[2]~19 mux2_1:inst10|y[2]~13 reg_group:inst9|R2[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.268 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|q_a[2] inst20[2]~16 inst20[2]~18 inst20[2]~19 mux2_1:inst10|y[2]~13 reg_group:inst9|R2[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.268 ns memory register " "Info: Estimated most critical path is memory to register delay of 10.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7 1 MEM M4K_X23_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[2\] 2 MEM M4K_X23_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.624 ns) 5.215 ns inst20\[2\]~16 3 COMB LAB_X21_Y5 1 " "Info: 3: + IC(0.830 ns) + CELL(0.624 ns) = 5.215 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'inst20\[2\]~16'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|q_a[2] inst20[2]~16 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 6.026 ns inst20\[2\]~18 4 COMB LAB_X21_Y5 2 " "Info: 4: + IC(0.160 ns) + CELL(0.651 ns) = 6.026 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'inst20\[2\]~18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst20[2]~16 inst20[2]~18 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 6.837 ns inst20\[2\]~19 5 COMB LAB_X21_Y5 4 " "Info: 5: + IC(0.160 ns) + CELL(0.651 ns) = 6.837 ns; Loc. = LAB_X21_Y5; Fanout = 4; COMB Node = 'inst20\[2\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst20[2]~18 inst20[2]~19 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.624 ns) 8.729 ns mux2_1:inst10\|y\[2\]~13 6 COMB LAB_X19_Y6 4 " "Info: 6: + IC(1.268 ns) + CELL(0.624 ns) = 8.729 ns; Loc. = LAB_X19_Y6; Fanout = 4; COMB Node = 'mux2_1:inst10\|y\[2\]~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { inst20[2]~19 mux2_1:inst10|y[2]~13 } "NODE_NAME" } } { "../mux2_1/mux2_1.v" "" { Text "E:/FPGA/mux2_1/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.108 ns) 10.268 ns reg_group:inst9\|R2\[2\] 7 REG LAB_X20_Y5 2 " "Info: 7: + IC(1.431 ns) + CELL(0.108 ns) = 10.268 ns; Loc. = LAB_X20_Y5; Fanout = 2; REG Node = 'reg_group:inst9\|R2\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { mux2_1:inst10|y[2]~13 reg_group:inst9|R2[2] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.419 ns ( 62.51 % ) " "Info: Total cell delay = 6.419 ns ( 62.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.849 ns ( 37.49 % ) " "Info: Total interconnect delay = 3.849 ns ( 37.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.268 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|q_a[2] inst20[2]~16 inst20[2]~18 inst20[2]~19 mux2_1:inst10|y[2]~13 reg_group:inst9|R2[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 16:44:39 2024 " "Info: Processing ended: Sat Dec 21 16:44:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
