Info: Generated by version: 23.4 build 79
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/sam-admin/fgh/basic hps/ip/qsys_top/agilex_hps.ip" --block-symbol-file --output-directory="/home/sam-admin/fgh/basic hps/ip/qsys_top/agilex_hps" --family="Agilex 7" --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/sam-admin/fgh/basic hps/ip/qsys_top/agilex_hps.ip" --synthesis=VERILOG --output-directory="/home/sam-admin/fgh/basic hps/ip/qsys_top/agilex_hps" --family="Agilex 7" --part=AGFB014R24B2E2V
Info: agilex_hps: "Transforming system: agilex_hps"
Info: agilex_hps: "Naming system components in system: agilex_hps"
Info: agilex_hps: "Processing generation queue"
Info: agilex_hps: "Generating: agilex_hps"
Info: agilex_hps: "Generating: agilex_hps_intel_agilex_hps_2400_3m4775i"
Info: agilex_hps: "Generating: agilex_hps_intel_agilex_interface_generator_191_c2ijifa"
Info: fpga_interfaces: hps_ip_handoff_option_dump setting disabled
Info: agilex_hps: Done "agilex_hps" with 3 modules, 14 files
Info: Finished: Create HDL design files for synthesis
