Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 21 11:33:37 2022
| Host         : Martim running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wrapper_4_control_sets_placed.rpt
| Design       : wrapper_4
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              76 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | pulse_1Hz/E[0]                          | s_reset                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | debouncerD/s_debounceCnt[23]_i_2__0_n_0 | debouncerD/s_debounceCnt[23]_i_1__0_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | debouncerR/s_debounceCnt[23]_i_2__1_n_0 | debouncerR/s_debounceCnt[23]_i_1__1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | debouncerU/s_debounceCnt[23]_i_2_n_0    | debouncerU/p_1_in0                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                         |                                         |                7 |             11 |         1.57 |
|  clk_IBUF_BUFG | debouncerD/s_debounceCnt[22]_i_2__0_n_0 | debouncerD/s_debounceCnt[22]_i_1__0_n_0 |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | debouncerR/s_debounceCnt[22]_i_2__1_n_0 | debouncerR/s_debounceCnt[22]_i_1__1_n_0 |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | debouncerU/p_2_in                       | debouncerU/s_debounceCnt[22]_i_1_n_0    |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG |                                         | s_reset                                 |                9 |             28 |         3.11 |
+----------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+


