{"context": " More than 1 year has passed since last update.\u5f15\u6570\u3067\u6307\u5b9a\u3057\u305f\u30af\u30ed\u30c3\u30af\u6570\u3060\u3051wait\u3059\u308b\u30bf\u30b9\u30af\u3002\ntask clock_wait;\n  input integer no_of_clocks;\n  begin\n    repeat (no_of_clocks) @(posedge CLK_I) ;\n  end\nendtask\n\n\n\u5f15\u6570\u3067\u6307\u5b9a\u3057\u305f\u30af\u30ed\u30c3\u30af\u6570\u3060\u3051wait\u3059\u308b\u30bf\u30b9\u30af\u3002\n\n```verilog\ntask clock_wait;\n  input integer no_of_clocks;\n  begin\n    repeat (no_of_clocks) @(posedge CLK_I) ;\n  end\nendtask\n \n```\n", "tags": ["Verilog"]}