---
title: "Digital System Circuits Week 9"
author: "Siyun Min"
date: "2021-11-06"
categories: [SSU]
---
# Digital System Circuits week 9

## Storing one bit-flip-flop example requiring bit storage

![image-20211106052440812](./image-20211106052440812.png)

## First attempt at bit storage

![image-20211106053105389](./image-20211106053105389.png)

feedback은 안정하거나, 진동하는 결과 2개를 가진다.

![image-20211106053518574](./image-20211106053518574.png)

짝수 inverter - 중간에서 일정한 값을 계속 추출 할 수 있음 / 홀수 inverter - 오실레이터, 진동

or gate는 1 bit storage를 만들 수 있음 / and gate는 1회용 bit storage를 만들 수 있음

## Bit storage using an SR latch

![image-20211106054204566](./image-20211106054204566.png)

cross coupled NOR gates

둘 다 1인 상태만 피하면 됨

![image-20211106054213870](./image-20211106054213870.png)

## Verilog module

![image-20211106063404373](./image-20211106063404373.png)

## Declaring a module

![image-20211106063346175](./image-20211106063346175.png)

## Good HDL "self comments"

![image-20211106063510324](./image-20211106063510324.png)

## Declaring ports

![image-20211106063703927](./image-20211106063703927.png)

## Module styles

![image-20211106064317364](./image-20211106064317364.png)

Dataflow - RTL

## Structural

![image-20211106064327637](./image-20211106064327637.png)

## Structural example

![image-20211106064338310](./image-20211106064338310.png)

시간제한이 있다거나 하는 특별한 상황에서 사용

## RTL example

![image-20211106064350967](./image-20211106064350967.png)

논리식

## Behavioral example

![image-20211106064400540](./image-20211106064400540.png)

## FSM Review

![image-20211106064413101](./image-20211106064413101.png)

