<module name="COMPUTE_CLUSTER0_CTL_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DDRSS_CTL_0" acronym="DDRSS_CTL_0" offset="0x0" width="32" description="">
    <bitfield id="CONTROLLER_ID" width="16" begin="31" end="16" resetval="0x1046" description="Holds the controller product id number." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRAM_CLASS" width="4" begin="11" end="8" resetval="0x0" description="Defines the class of DRAM memory which is connected to the controller.7h - LPDDR3Bh - LPDDR4All other values reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="START" width="1" begin="0" end="0" resetval="0x0" description="Initiate command processing in the controller." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_1" acronym="DDRSS_CTL_1" offset="0x4" width="32" description="">
    <bitfield id="CONTROLLER_VERSION_0" width="32" begin="31" end="0" resetval="0x67433A40" description="Holds the controller version id." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_2" acronym="DDRSS_CTL_2" offset="0x8" width="32" description="">
    <bitfield id="CONTROLLER_VERSION_1" width="32" begin="31" end="0" resetval="0x22117A20" description="Holds the controller version id." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_3" acronym="DDRSS_CTL_3" offset="0xC" width="32" description="">
    <bitfield id="READ_DATA_FIFO_DEPTH" width="8" begin="31" end="24" resetval="0x40" description="Reports the depth of the controller core read data queue." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MAX_CS_REG" width="2" begin="17" end="16" resetval="0x2" description="Holds the maximum number of chip selects available." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MAX_COL_REG" width="4" begin="11" end="8" resetval="0xC" description="Holds the maximum width of column address in DRAMs." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MAX_ROW_REG" width="5" begin="4" end="0" resetval="0x11" description="Holds the maximum width of memory address bus." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_4" acronym="DDRSS_CTL_4" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="WRITE_DATA_FIFO_PTR_WIDTH" width="8" begin="23" end="16" resetval="0x5" description="Reports the width of the controller core write data latency queue pointer." range="" rwaccess="R"/>
    <bitfield id="WRITE_DATA_FIFO_DEPTH" width="8" begin="15" end="8" resetval="0x20" description="Reports the depth of the controller core write data latency queue." range="" rwaccess="R"/>
    <bitfield id="READ_DATA_FIFO_PTR_WIDTH" width="8" begin="7" end="0" resetval="0x6" description="Reports the width of the controller core read data queue pointer." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_5" acronym="DDRSS_CTL_5" offset="0x14" width="32" description="">
    <bitfield id="ASYNC_CDC_STAGES" width="8" begin="31" end="24" resetval="0x2" description="Reports the number of synchronizer delays specified for the asynchronous boundary crossings." range="" rwaccess="R"/>
    <bitfield id="MEMCD_RMODW_FIFO_PTR_WIDTH" width="8" begin="23" end="16" resetval="0x5" description="Reports the width of the controller core read/modify/write FIFO pointer." range="" rwaccess="R"/>
    <bitfield id="MEMCD_RMODW_FIFO_DEPTH" width="16" begin="15" end="0" resetval="0x20" description="Reports the depth of the controller core read/modify/write FIFO." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_6" acronym="DDRSS_CTL_6" offset="0x18" width="32" description="">
    <bitfield id="AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH" width="8" begin="31" end="24" resetval="0x3" description="Reports the depth of the AXI port 0 write command processing FIFO." range="" rwaccess="R"/>
    <bitfield id="AXI0_WR_ARRAY_LOG2_DEPTH" width="8" begin="23" end="16" resetval="0x7" description="Reports the depth of the AXI port 0 write data array." range="" rwaccess="R"/>
    <bitfield id="AXI0_RDFIFO_LOG2_DEPTH" width="8" begin="15" end="8" resetval="0x1" description="Reports the depth of the AXI port 0 read data FIFO." range="" rwaccess="R"/>
    <bitfield id="AXI0_CMDFIFO_LOG2_DEPTH" width="8" begin="7" end="0" resetval="0x1" description="Reports the depth of the AXI port 0 command FIFO." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_7" acronym="DDRSS_CTL_7" offset="0x1C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TINIT_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_8" acronym="DDRSS_CTL_8" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TINIT3_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT3 value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_9" acronym="DDRSS_CTL_9" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TINIT4_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT4 value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_10" acronym="DDRSS_CTL_10" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TINIT5_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT5 value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_11" acronym="DDRSS_CTL_11" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TINIT_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_12" acronym="DDRSS_CTL_12" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TINIT3_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT3 value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_13" acronym="DDRSS_CTL_13" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TINIT4_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT4 value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_14" acronym="DDRSS_CTL_14" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TINIT5_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT5 value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_15" acronym="DDRSS_CTL_15" offset="0x3C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TINIT_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_16" acronym="DDRSS_CTL_16" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TINIT3_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT3 value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_17" acronym="DDRSS_CTL_17" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TINIT4_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT4 value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_18" acronym="DDRSS_CTL_18" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NO_AUTO_MRR_INIT" width="1" begin="24" end="24" resetval="0x0" description="Disable MRR commands during initialization." range="" rwaccess="RW"/>
    <bitfield id="TINIT5_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT5 value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_19" acronym="DDRSS_CTL_19" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ODT_VALUE" width="1" begin="24" end="24" resetval="0x0" description="When using LPDDR4, this value will be driven out on the dfi_odt signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NO_MRW_INIT" width="1" begin="16" end="16" resetval="0x0" description="Disable MRW commands during initialization." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_INV_DATA_CS" width="1" begin="8" end="8" resetval="0x0" description="Forces the inversion of the dfi_rddata_cs_n_X and dfi_wrdata_cs_n_X signals." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MRR_ERROR_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Indicates that an MRR was issued while in self-refresh." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_20" acronym="DDRSS_CTL_20" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFIBUS_FREQ_INIT" width="2" begin="25" end="24" resetval="0x0" description="Defines the initial DFI bus frequency." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_INDEP_INIT_MODE" width="1" begin="16" end="16" resetval="0x0" description="Enable PHY independent initailization mode commands during initialization." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSREF2PHYMSTR" width="6" begin="13" end="8" resetval="0x0" description="Specifies the minimum time after a self-refresh exit command on the DFI bus that the Controller will wait for the PHY to assert the dfi_phymstr_req signal, before completing other commands." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_INDEP_TRAIN_MODE" width="1" begin="0" end="0" resetval="0x0" description="Enable PHY independent training mode commands during initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_21" acronym="DDRSS_CTL_21" offset="0x54" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFIBUS_FREQ_F2" width="5" begin="28" end="24" resetval="0x0" description="Defines the DFI bus frequency for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFIBUS_FREQ_F1" width="5" begin="20" end="16" resetval="0x0" description="Defines the DFI bus frequency for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFIBUS_FREQ_F0" width="5" begin="12" end="8" resetval="0x0" description="Defines the DFI bus frequency for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFIBUS_BOOT_FREQ" width="2" begin="1" end="0" resetval="0x0" description="Defines the DFI bus boot frequency." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_22" acronym="DDRSS_CTL_22" offset="0x58" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FREQ_CHANGE_TYPE_F2" width="2" begin="17" end="16" resetval="0x0" description="Defines the encoded frequency driven out on the cntrl_freq_change_req_type signal during a frequency change operation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FREQ_CHANGE_TYPE_F1" width="2" begin="9" end="8" resetval="0x0" description="Defines the encoded frequency driven out on the cntrl_freq_change_req_type signal during a frequency change operation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FREQ_CHANGE_TYPE_F0" width="2" begin="1" end="0" resetval="0x0" description="Defines the encoded frequency driven out on the cntrl_freq_change_req_type signal during a frequency change operation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_23" acronym="DDRSS_CTL_23" offset="0x5C" width="32" description="">
    <bitfield id="TRST_PWRON" width="32" begin="31" end="0" resetval="0x0" description="Duration of memory reset during power-on initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_24" acronym="DDRSS_CTL_24" offset="0x60" width="32" description="">
    <bitfield id="CKE_INACTIVE" width="32" begin="31" end="0" resetval="0x0" description="Number of cycles after reset before CKE will be active." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_26" acronym="DDRSS_CTL_26" offset="0x68" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DQS_OSC_ENABLE" width="1" begin="16" end="16" resetval="0x0" description="Enable DQS oscillator measurement function in DRAM." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_27" acronym="DDRSS_CTL_27" offset="0x6C" width="32" description="">
    <bitfield id="TOSCO_F0" width="8" begin="31" end="24" resetval="0x0" description="Number of cycles for tOSCO timing parameter for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FUNC_VALID_CYCLES" width="4" begin="19" end="16" resetval="0x0" description="Number of cycles to hold dfi_function_valid asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DQS_OSC_PERIOD" width="15" begin="14" end="0" resetval="0x0" description="Number of cycles to run the oscillator measurement." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_28" acronym="DDRSS_CTL_28" offset="0x70" width="32" description="">
    <bitfield id="DQS_OSC_HIGH_THRESHOLD" width="8" begin="31" end="24" resetval="0x0" description="Number of long counts until the high priority request is asserted for DQS Oscillator." range="" rwaccess="RW"/>
    <bitfield id="DQS_OSC_NORM_THRESHOLD" width="8" begin="23" end="16" resetval="0x0" description="Number of long counts until the normal priority request is asserted for DQS Oscillator." range="" rwaccess="RW"/>
    <bitfield id="TOSCO_F2" width="8" begin="15" end="8" resetval="0x0" description="Number of cycles for tOSCO timing parameter for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="TOSCO_F1" width="8" begin="7" end="0" resetval="0x0" description="Number of cycles for tOSCO timing parameter for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_29" acronym="DDRSS_CTL_29" offset="0x74" width="32" description="">
    <bitfield id="OSC_VARIANCE_LIMIT" width="16" begin="31" end="16" resetval="0x0" description="Allowed difference between base value and DQS Oscillator measurement." range="" rwaccess="RW"/>
    <bitfield id="DQS_OSC_PROMOTE_THRESHOLD" width="8" begin="15" end="8" resetval="0x0" description="Number of long counts until a software request for the DQS Oscillator is promoted to high priority." range="" rwaccess="RW"/>
    <bitfield id="DQS_OSC_TIMEOUT" width="8" begin="7" end="0" resetval="0x0" description="Number of long counts until the timeout is asserted for DQS Oscillator." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_30" acronym="DDRSS_CTL_30" offset="0x78" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OSC_BASE_VALUE_0_CS0" width="16" begin="23" end="8" resetval="0x0" description="Base value for device 0 on chip 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DQS_OSC_REQUEST" width="1" begin="0" end="0" resetval="0x0" description="Software request for DQS Oscillator measurement function in DRAM." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_CTL_31" acronym="DDRSS_CTL_31" offset="0x7C" width="32" description="">
    <bitfield id="OSC_BASE_VALUE_2_CS0" width="16" begin="31" end="16" resetval="0x0" description="Base value for device 2 on chip 0." range="" rwaccess="R"/>
    <bitfield id="OSC_BASE_VALUE_1_CS0" width="16" begin="15" end="0" resetval="0x0" description="Base value for device 1 on chip 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_32" acronym="DDRSS_CTL_32" offset="0x80" width="32" description="">
    <bitfield id="OSC_BASE_VALUE_0_CS1" width="16" begin="31" end="16" resetval="0x0" description="Base value for device 0 on chip 1." range="" rwaccess="R"/>
    <bitfield id="OSC_BASE_VALUE_3_CS0" width="16" begin="15" end="0" resetval="0x0" description="Base value for device 3 on chip 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_33" acronym="DDRSS_CTL_33" offset="0x84" width="32" description="">
    <bitfield id="OSC_BASE_VALUE_2_CS1" width="16" begin="31" end="16" resetval="0x0" description="Base value for device 2 on chip 1." range="" rwaccess="R"/>
    <bitfield id="OSC_BASE_VALUE_1_CS1" width="16" begin="15" end="0" resetval="0x0" description="Base value for device 1 on chip 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_34" acronym="DDRSS_CTL_34" offset="0x88" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLAT_F0" width="7" begin="30" end="24" resetval="0x0" description="DRAM WRLAT value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CASLAT_LIN_F0" width="7" begin="22" end="16" resetval="0x0" description="Sets latency from read command send to data receive from/to controller for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="OSC_BASE_VALUE_3_CS1" width="16" begin="15" end="0" resetval="0x0" description="Base value for device 3 on chip 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_35" acronym="DDRSS_CTL_35" offset="0x8C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLAT_F2" width="7" begin="30" end="24" resetval="0x0" description="DRAM WRLAT value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CASLAT_LIN_F2" width="7" begin="22" end="16" resetval="0x0" description="Sets latency from read command send to data receive from/to controller for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLAT_F1" width="7" begin="14" end="8" resetval="0x0" description="DRAM WRLAT value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CASLAT_LIN_F1" width="7" begin="6" end="0" resetval="0x0" description="Sets latency from read command send to data receive from/to controller for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_36" acronym="DDRSS_CTL_36" offset="0x90" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRRD_F0" width="8" begin="23" end="16" resetval="0x0" description="DRAM TRRD value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCCD" width="5" begin="12" end="8" resetval="0x0" description="DRAM CAS-to-CAS value in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TBST_INT_INTERVAL" width="3" begin="2" end="0" resetval="0x0" description="DRAM burst interrupt interval value in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_37" acronym="DDRSS_CTL_37" offset="0x94" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TWTR_F0" width="6" begin="29" end="24" resetval="0x0" description="DRAM TWTR value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TRAS_MIN_F0" width="8" begin="23" end="16" resetval="0x0" description="DRAM TRAS_MIN value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRC_F0" width="9" begin="8" end="0" resetval="0x0" description="DRAM TRC value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_38" acronym="DDRSS_CTL_38" offset="0x98" width="32" description="">
    <bitfield id="TRRD_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM TRRD value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TFAW_F0" width="9" begin="16" end="8" resetval="0x0" description="DRAM TFAW value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TRP_F0" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRP value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_39" acronym="DDRSS_CTL_39" offset="0x9C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TWTR_F1" width="6" begin="29" end="24" resetval="0x0" description="DRAM TWTR value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TRAS_MIN_F1" width="8" begin="23" end="16" resetval="0x0" description="DRAM TRAS_MIN value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRC_F1" width="9" begin="8" end="0" resetval="0x0" description="DRAM TRC value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_40" acronym="DDRSS_CTL_40" offset="0xA0" width="32" description="">
    <bitfield id="TRRD_F2" width="8" begin="31" end="24" resetval="0x0" description="DRAM TRRD value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TFAW_F1" width="9" begin="16" end="8" resetval="0x0" description="DRAM TFAW value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TRP_F1" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRP value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_41" acronym="DDRSS_CTL_41" offset="0xA4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TWTR_F2" width="6" begin="29" end="24" resetval="0x0" description="DRAM TWTR value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TRAS_MIN_F2" width="8" begin="23" end="16" resetval="0x0" description="DRAM TRAS_MIN value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRC_F2" width="9" begin="8" end="0" resetval="0x0" description="DRAM TRC value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_42" acronym="DDRSS_CTL_42" offset="0xA8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCCDMW" width="6" begin="29" end="24" resetval="0x20" description="DRAM CAS-to-CAS masked write value in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TFAW_F2" width="9" begin="16" end="8" resetval="0x0" description="DRAM TFAW value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TRP_F2" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRP value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_43" acronym="DDRSS_CTL_43" offset="0xAC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TMOD_F0" width="8" begin="23" end="16" resetval="0x0" description="DRAM TMOD value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TMRD_F0" width="8" begin="15" end="8" resetval="0x0" description="DRAM TMRD value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TRTP_F0" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRTP value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_44" acronym="DDRSS_CTL_44" offset="0xB0" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKE_F0" width="5" begin="28" end="24" resetval="0x0" description="Minimum CKE pulse width for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRAS_MAX_F0" width="17" begin="16" end="0" resetval="0x0" description="DRAM TRAS_MAX value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_45" acronym="DDRSS_CTL_45" offset="0xB4" width="32" description="">
    <bitfield id="TMOD_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM TMOD value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TMRD_F1" width="8" begin="23" end="16" resetval="0x0" description="DRAM TMRD value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TRTP_F1" width="8" begin="15" end="8" resetval="0x0" description="DRAM TRTP value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TCKESR_F0" width="8" begin="7" end="0" resetval="0x0" description="Minimum CKE low pulse width during a self-refresh for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_46" acronym="DDRSS_CTL_46" offset="0xB8" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKE_F1" width="5" begin="28" end="24" resetval="0x0" description="Minimum CKE pulse width for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRAS_MAX_F1" width="17" begin="16" end="0" resetval="0x0" description="DRAM TRAS_MAX value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_47" acronym="DDRSS_CTL_47" offset="0xBC" width="32" description="">
    <bitfield id="TMOD_F2" width="8" begin="31" end="24" resetval="0x0" description="DRAM TMOD value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TMRD_F2" width="8" begin="23" end="16" resetval="0x0" description="DRAM TMRD value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TRTP_F2" width="8" begin="15" end="8" resetval="0x0" description="DRAM TRTP value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TCKESR_F1" width="8" begin="7" end="0" resetval="0x0" description="Minimum CKE low pulse width during a self-refresh for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_48" acronym="DDRSS_CTL_48" offset="0xC0" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKE_F2" width="5" begin="28" end="24" resetval="0x0" description="Minimum CKE pulse width for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRAS_MAX_F2" width="17" begin="16" end="0" resetval="0x0" description="DRAM TRAS_MAX value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_49" acronym="DDRSS_CTL_49" offset="0xC4" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TPPD" width="3" begin="10" end="8" resetval="0x4" description="DRAM TPPD value in cycles." range="" rwaccess="RW"/>
    <bitfield id="TCKESR_F2" width="8" begin="7" end="0" resetval="0x0" description="Minimum CKE low pulse width during a self-refresh for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_50" acronym="DDRSS_CTL_50" offset="0xC8" width="32" description="">
    <bitfield id="TRCD_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM TRCD value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TWR_F0" width="8" begin="23" end="16" resetval="0x0" description="DRAM TWR value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TRCD_F0" width="8" begin="15" end="8" resetval="0x0" description="DRAM TRCD value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRITEINTERP" width="1" begin="0" end="0" resetval="0x0" description="Allow controller to interrupt a write burst to the DRAMs with a read command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_51" acronym="DDRSS_CTL_51" offset="0xCC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TMRR" width="4" begin="27" end="24" resetval="0x0" description="DRAM TMRR value in cycles." range="" rwaccess="RW"/>
    <bitfield id="TWR_F2" width="8" begin="23" end="16" resetval="0x0" description="DRAM TWR value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TRCD_F2" width="8" begin="15" end="8" resetval="0x0" description="DRAM TRCD value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TWR_F1" width="8" begin="7" end="0" resetval="0x0" description="DRAM TWR value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_52" acronym="DDRSS_CTL_52" offset="0xD0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCAMRD" width="6" begin="29" end="24" resetval="0x0" description="DRAM TCAMRD value in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCAENT" width="10" begin="17" end="8" resetval="0x0" description="DRAM TCAENT value in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCACKEL" width="5" begin="4" end="0" resetval="0x0" description="DRAM TCACKEL value in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_53" acronym="DDRSS_CTL_53" offset="0xD4" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TMRZ_F1" width="5" begin="28" end="24" resetval="0x0" description="DRAM TMRZ value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TMRZ_F0" width="5" begin="20" end="16" resetval="0x0" description="DRAM TMRZ value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCACKEH" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCACKEH value in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCAEXT" width="5" begin="4" end="0" resetval="0x0" description="DRAM TCAEXT value in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_54" acronym="DDRSS_CTL_54" offset="0xD8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRAS_LOCKOUT" width="1" begin="24" end="24" resetval="0x0" description="IF the DRAM supports it, this allows the controller to execute auto pre-charge commands before the TRAS_MIN parameter expires." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONCURRENTAP" width="1" begin="16" end="16" resetval="0x0" description="IF the DRAM supports it, this allows the controller to issue commands to other banks while a bank is in auto pre-charge." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AP" width="1" begin="8" end="8" resetval="0x0" description="Enable auto pre-charge mode of controller." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TMRZ_F2" width="5" begin="4" end="0" resetval="0x0" description="DRAM TMRZ value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_55" acronym="DDRSS_CTL_55" offset="0xDC" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BSTLEN" width="5" begin="28" end="24" resetval="0x2" description="Encoded burst length sent to DRAMs during initialization." range="" rwaccess="RW"/>
    <bitfield id="TDAL_F2" width="8" begin="23" end="16" resetval="0x0" description="DRAM TDAL value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TDAL_F1" width="8" begin="15" end="8" resetval="0x0" description="DRAM TDAL value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TDAL_F0" width="8" begin="7" end="0" resetval="0x0" description="DRAM TDAL value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_56" acronym="DDRSS_CTL_56" offset="0xE0" width="32" description="">
    <bitfield id="TRP_AB_F0_1" width="8" begin="31" end="24" resetval="0x0" description="DRAM TRP all bank value for frequency copy 0 in cycles for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="TRP_AB_F2_0" width="8" begin="23" end="16" resetval="0x0" description="DRAM TRP all bank value for frequency copy 2 in cycles for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="TRP_AB_F1_0" width="8" begin="15" end="8" resetval="0x0" description="DRAM TRP all bank value for frequency copy 1 in cycles for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="TRP_AB_F0_0" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRP all bank value for frequency copy 0 in cycles for chip select 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_57" acronym="DDRSS_CTL_57" offset="0xE4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="25" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REG_DIMM_ENABLE" width="1" begin="16" end="16" resetval="0x0" description="Enable registered DIMM operation of the controller." range="" rwaccess="RW"/>
    <bitfield id="TRP_AB_F2_1" width="8" begin="15" end="8" resetval="0x0" description="DRAM TRP all bank value for frequency copy 2 in cycles for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="TRP_AB_F1_1" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRP all bank value for frequency copy 1 in cycles for chip select 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_58" acronym="DDRSS_CTL_58" offset="0xE8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NO_MEMORY_DM" width="1" begin="24" end="24" resetval="0x0" description="Indicates that the external DRAM does not support DM masking." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OPTIMAL_RMODW_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables optimized RMODW logic in the controller." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_59" acronym="DDRSS_CTL_59" offset="0xEC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TREF_ENABLE" width="1" begin="16" end="16" resetval="0x0" description="Issue auto-refresh commands to the DRAMs at the interval defined in the TREF parameter." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AREF_STATUS" width="1" begin="8" end="8" resetval="0x0" description="Indicates a SR error associated with the AREF interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AREFRESH" width="1" begin="0" end="0" resetval="0x0" description="Initiate auto-refresh at the end of the current burst boundary." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_CTL_60" acronym="DDRSS_CTL_60" offset="0xF0" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRFC_F0" width="10" begin="17" end="8" resetval="0x0" description="DRAM TRFC value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CS_COMPARISON_FOR_REFRESH_DEPTH" width="6" begin="5" end="0" resetval="0x0" description="Defines the number of entries of the command queue that the refresh logic will consider for sending a refresh command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_61" acronym="DDRSS_CTL_61" offset="0xF4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TREF_F0" width="20" begin="19" end="0" resetval="0x0" description="DRAM TREF value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_62" acronym="DDRSS_CTL_62" offset="0xF8" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRFC_F1" width="10" begin="9" end="0" resetval="0x0" description="DRAM TRFC value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_63" acronym="DDRSS_CTL_63" offset="0xFC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TREF_F1" width="20" begin="19" end="0" resetval="0x0" description="DRAM TREF value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_64" acronym="DDRSS_CTL_64" offset="0x100" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRFC_F2" width="10" begin="9" end="0" resetval="0x0" description="DRAM TRFC value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_65" acronym="DDRSS_CTL_65" offset="0x104" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TREF_F2" width="20" begin="19" end="0" resetval="0x0" description="DRAM TREF value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_66" acronym="DDRSS_CTL_66" offset="0x108" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TREF_INTERVAL" width="20" begin="19" end="0" resetval="0x0" description="Defines the cycles between refreshes to different chip selects." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_67" acronym="DDRSS_CTL_67" offset="0x10C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRFC_PB_F0" width="10" begin="25" end="16" resetval="0x0" description="DRAM TRFC_PB value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PBR_NUMERIC_ORDER" width="1" begin="8" end="8" resetval="0x0" description="Enables the PBR to run REFpb commands in numeric bank order (0,1,2,3, etc.) When disabled, the order may be modified if supported by the memory type." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PBR_EN" width="1" begin="0" end="0" resetval="0x0" description="Enables the per-bank refresh feature." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_68" acronym="DDRSS_CTL_68" offset="0x110" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRFC_PB_F1" width="10" begin="25" end="16" resetval="0x0" description="DRAM TRFC_PB value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TREFI_PB_F0" width="16" begin="15" end="0" resetval="0x0" description="DRAM TREFI_PB value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_69" acronym="DDRSS_CTL_69" offset="0x114" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRFC_PB_F2" width="10" begin="25" end="16" resetval="0x0" description="DRAM TRFC_PB value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TREFI_PB_F1" width="16" begin="15" end="0" resetval="0x0" description="DRAM TREFI_PB value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_70" acronym="DDRSS_CTL_70" offset="0x118" width="32" description="">
    <bitfield id="PBR_MAX_BANK_WAIT" width="16" begin="31" end="16" resetval="0x0" description="Defines the maximum number of cycles that the PBR module will wait for Strategy to release the target bank until the PBR will assert the inhibit and close the target bank." range="" rwaccess="RW"/>
    <bitfield id="TREFI_PB_F2" width="16" begin="15" end="0" resetval="0x0" description="DRAM TREFI_PB value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_71" acronym="DDRSS_CTL_71" offset="0x11C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AREF_PBR_CONT_DIS_THRESHOLD" width="5" begin="28" end="24" resetval="0x0" description="Sets the auto-refresh request count threshold when the PBR continuous refresh request enable will be deasserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AREF_PBR_CONT_EN_THRESHOLD" width="5" begin="20" end="16" resetval="0x0" description="Sets the auto-refresh request count threshold when the PBR continuous refresh request enable will be asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PBR_CONT_REQ_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables the per-bank refresh continuous request feature." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PBR_BANK_SELECT_DELAY" width="4" begin="3" end="0" resetval="0x0" description="Defines the PBR bank select to command delay, the time from bank selection to when the command queue bank selection logic is guaranteed to have blocked the bank." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_72" acronym="DDRSS_CTL_72" offset="0x120" width="32" description="">
    <bitfield id="TPDEX_F1" width="16" begin="31" end="16" resetval="0x0" description="DRAM TPDEX value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TPDEX_F0" width="16" begin="15" end="0" resetval="0x0" description="DRAM TPDEX value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_73" acronym="DDRSS_CTL_73" offset="0x124" width="32" description="">
    <bitfield id="TMRRI_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM TMRRI value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TMRRI_F0" width="8" begin="23" end="16" resetval="0x0" description="DRAM TMRRI value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TPDEX_F2" width="16" begin="15" end="0" resetval="0x0" description="DRAM TPDEX value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_74" acronym="DDRSS_CTL_74" offset="0x128" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKEHCS_F0" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCKEHCS value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKELCS_F0" width="5" begin="20" end="16" resetval="0x0" description="DRAM TCKELCS value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCSCKE_F0" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCSCKE value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TMRRI_F2" width="8" begin="7" end="0" resetval="0x0" description="DRAM TMRRI value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_75" acronym="DDRSS_CTL_75" offset="0x12C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCSCKE_F1" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCSCKE value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CA_DEFAULT_VAL_F0" width="1" begin="16" end="16" resetval="0x0" description="Defines how unused address/command bits are driven for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TZQCKE_F0" width="4" begin="11" end="8" resetval="0x0" description="DRAM TZQCKE value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TMRWCKEL_F0" width="5" begin="4" end="0" resetval="0x0" description="DRAM TMRWCKEL value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_76" acronym="DDRSS_CTL_76" offset="0x130" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TZQCKE_F1" width="4" begin="27" end="24" resetval="0x0" description="DRAM TZQCKE value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TMRWCKEL_F1" width="5" begin="20" end="16" resetval="0x0" description="DRAM TMRWCKEL value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKEHCS_F1" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCKEHCS value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKELCS_F1" width="5" begin="4" end="0" resetval="0x0" description="DRAM TCKELCS value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_77" acronym="DDRSS_CTL_77" offset="0x134" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKEHCS_F2" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCKEHCS value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKELCS_F2" width="5" begin="20" end="16" resetval="0x0" description="DRAM TCKELCS value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCSCKE_F2" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCSCKE value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CA_DEFAULT_VAL_F1" width="1" begin="0" end="0" resetval="0x0" description="Defines how unused address/command bits are driven for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_78" acronym="DDRSS_CTL_78" offset="0x138" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CA_DEFAULT_VAL_F2" width="1" begin="16" end="16" resetval="0x0" description="Defines how unused address/command bits are driven for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TZQCKE_F2" width="4" begin="11" end="8" resetval="0x0" description="DRAM TZQCKE value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TMRWCKEL_F2" width="5" begin="4" end="0" resetval="0x0" description="DRAM TMRWCKEL value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_79" acronym="DDRSS_CTL_79" offset="0x13C" width="32" description="">
    <bitfield id="TXSNR_F0" width="16" begin="31" end="16" resetval="0x0" description="DRAM TXSNR value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TXSR_F0" width="16" begin="15" end="0" resetval="0x0" description="DRAM TXSR value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_80" acronym="DDRSS_CTL_80" offset="0x140" width="32" description="">
    <bitfield id="TXSNR_F1" width="16" begin="31" end="16" resetval="0x0" description="DRAM TXSNR value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TXSR_F1" width="16" begin="15" end="0" resetval="0x0" description="DRAM TXSR value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_81" acronym="DDRSS_CTL_81" offset="0x144" width="32" description="">
    <bitfield id="TXSNR_F2" width="16" begin="31" end="16" resetval="0x0" description="DRAM TXSNR value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="TXSR_F2" width="16" begin="15" end="0" resetval="0x0" description="DRAM TXSR value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_82" acronym="DDRSS_CTL_82" offset="0x148" width="32" description="">
    <bitfield id="TSR_F0" width="8" begin="31" end="24" resetval="0x0" description="DRAM TSR value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKCKEL_F0" width="5" begin="20" end="16" resetval="0x0" description="DRAM TCKCKEL value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKEHCMD_F0" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCKEHCMD value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKELCMD_F0" width="5" begin="4" end="0" resetval="0x0" description="DRAM TCKELCMD value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_83" acronym="DDRSS_CTL_83" offset="0x14C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCMDCKE_F0" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCMDCKE value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCSCKEH_F0" width="5" begin="20" end="16" resetval="0x0" description="DRAM TCSCKEH value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKELPD_F0" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCKELPD value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TESCKE_F0" width="3" begin="2" end="0" resetval="0x0" description="DRAM TESCKE value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_84" acronym="DDRSS_CTL_84" offset="0x150" width="32" description="">
    <bitfield id="TSR_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM TSR value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKCKEL_F1" width="5" begin="20" end="16" resetval="0x0" description="DRAM TCKCKEL value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKEHCMD_F1" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCKEHCMD value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKELCMD_F1" width="5" begin="4" end="0" resetval="0x0" description="DRAM TCKELCMD value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_85" acronym="DDRSS_CTL_85" offset="0x154" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCMDCKE_F1" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCMDCKE value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCSCKEH_F1" width="5" begin="20" end="16" resetval="0x0" description="DRAM TCSCKEH value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKELPD_F1" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCKELPD value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TESCKE_F1" width="3" begin="2" end="0" resetval="0x0" description="DRAM TESCKE value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_86" acronym="DDRSS_CTL_86" offset="0x158" width="32" description="">
    <bitfield id="TSR_F2" width="8" begin="31" end="24" resetval="0x0" description="DRAM TSR value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKCKEL_F2" width="5" begin="20" end="16" resetval="0x0" description="DRAM TCKCKEL value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKEHCMD_F2" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCKEHCMD value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKELCMD_F2" width="5" begin="4" end="0" resetval="0x0" description="DRAM TCKELCMD value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_87" acronym="DDRSS_CTL_87" offset="0x15C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCMDCKE_F2" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCMDCKE value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCSCKEH_F2" width="5" begin="20" end="16" resetval="0x0" description="DRAM TCSCKEH value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKELPD_F2" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCKELPD value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TESCKE_F2" width="3" begin="2" end="0" resetval="0x0" description="DRAM TESCKE value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_88" acronym="DDRSS_CTL_88" offset="0x160" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CKE_DELAY" width="3" begin="26" end="24" resetval="0x0" description="Additional cycles to delay CKE for status reporting." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_QUICK_SREFRESH" width="1" begin="16" end="16" resetval="0x0" description="Allow user to interrupt memory initialization to enter self-refresh mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PWRUP_SREFRESH_EXIT" width="1" begin="0" end="0" resetval="0x0" description="Allow powerup via self-refresh instead of full memory initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_89" acronym="DDRSS_CTL_89" offset="0x164" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFS_CALVL_EN" width="1" begin="24" end="24" resetval="0x0" description="Enables CA training during a DFS exit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFS_ZQ_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables ZQ calibration during a DFS exit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFS_STATUS" width="2" begin="9" end="8" resetval="0x0" description="Holds the error associated with the DFS interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_CTL_90" acronym="DDRSS_CTL_90" offset="0x168" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFS_RDLVL_GATE_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables read gate training during a DFS exit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFS_RDLVL_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables read data eye training during a DFS exit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFS_WRLVL_EN" width="1" begin="0" end="0" resetval="0x0" description="Enables write leveling during a DFS exit." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_91" acronym="DDRSS_CTL_91" offset="0x16C" width="32" description="">
    <bitfield id="DFS_PROMOTE_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="DFS promotion number of long counts until the high priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="DFS_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="DFS promotion number of long counts until the high priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_92" acronym="DDRSS_CTL_92" offset="0x170" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQ_STATUS_LOG" width="3" begin="18" end="16" resetval="0x0" description="Indicates what kind of ZQ command was terminated without execution that caused the ZQ status interrupt to assert." range="" rwaccess="R"/>
    <bitfield id="DFS_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="DFS promotion number of long counts until the high priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_94" acronym="DDRSS_CTL_94" offset="0x178" width="32" description="">
    <bitfield id="UPD_CTRLUPD_HIGH_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="DFI control update number of long counts until the high priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="UPD_CTRLUPD_NORM_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="DFI control update number of long counts until the normal priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_95" acronym="DDRSS_CTL_95" offset="0x17C" width="32" description="">
    <bitfield id="UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="DFI control update SW promotion number of long counts until the high priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="UPD_CTRLUPD_TIMEOUT_F0" width="16" begin="15" end="0" resetval="0x0" description="DFI control update number of long counts until the timeout is asserted for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_96" acronym="DDRSS_CTL_96" offset="0x180" width="32" description="">
    <bitfield id="UPD_CTRLUPD_NORM_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="DFI control update number of long counts until the normal priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="DFI PHY update DFI promotion number of long counts until the high priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_97" acronym="DDRSS_CTL_97" offset="0x184" width="32" description="">
    <bitfield id="UPD_CTRLUPD_TIMEOUT_F1" width="16" begin="31" end="16" resetval="0x0" description="DFI control update number of long counts until the timeout is asserted for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="UPD_CTRLUPD_HIGH_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="DFI control update number of long counts until the high priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_98" acronym="DDRSS_CTL_98" offset="0x188" width="32" description="">
    <bitfield id="UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="DFI PHY update DFI promotion number of long counts until the high priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="DFI control update SW promotion number of long counts until the high priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_99" acronym="DDRSS_CTL_99" offset="0x18C" width="32" description="">
    <bitfield id="UPD_CTRLUPD_HIGH_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="DFI control update number of long counts until the high priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="UPD_CTRLUPD_NORM_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="DFI control update number of long counts until the normal priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_100" acronym="DDRSS_CTL_100" offset="0x190" width="32" description="">
    <bitfield id="UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="DFI control update SW promotion number of long counts until the high priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="UPD_CTRLUPD_TIMEOUT_F2" width="16" begin="15" end="0" resetval="0x0" description="DFI control update number of long counts until the timeout is asserted for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_101" acronym="DDRSS_CTL_101" offset="0x194" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="DFI PHY update DFI promotion number of long counts until the high priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_102" acronym="DDRSS_CTL_102" offset="0x198" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYMSTR_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack, for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_103" acronym="DDRSS_CTL_103" offset="0x19C" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_TYPE0_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE0 timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=0, for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_104" acronym="DDRSS_CTL_104" offset="0x1A0" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_TYPE1_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE1 timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=1, for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_105" acronym="DDRSS_CTL_105" offset="0x1A4" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_TYPE2_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE2 timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=2, for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_106" acronym="DDRSS_CTL_106" offset="0x1A8" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_TYPE3_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE3 timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=3, for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_107" acronym="DDRSS_CTL_107" offset="0x1AC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="Defines the DFI(4.0 and 4.0v2) PHY master request promotion number of regular (not long) counts until the high priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_108" acronym="DDRSS_CTL_108" offset="0x1B0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_PHYMSTR_RESP_F0" width="20" begin="19" end="0" resetval="0x0" description="Defines the DFI tPHYMSTR_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phymstr_req assertion and a dfi_phymstr_ack assertion, for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_109" acronym="DDRSS_CTL_109" offset="0x1B4" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYMSTR_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack, for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_110" acronym="DDRSS_CTL_110" offset="0x1B8" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_TYPE0_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE0 timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=0, for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_111" acronym="DDRSS_CTL_111" offset="0x1BC" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_TYPE1_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE1 timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=1, for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_112" acronym="DDRSS_CTL_112" offset="0x1C0" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_TYPE2_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE2 timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=2, for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_113" acronym="DDRSS_CTL_113" offset="0x1C4" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_TYPE3_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE3 timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=3, for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_114" acronym="DDRSS_CTL_114" offset="0x1C8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="Defines the DFI(4.0 and 4.0v2) PHY master request promotion number of regular (not long) counts until the high priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_115" acronym="DDRSS_CTL_115" offset="0x1CC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_PHYMSTR_RESP_F1" width="20" begin="19" end="0" resetval="0x0" description="Defines the DFI tPHYMSTR_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phymstr_req assertion and a dfi_phymstr_ack assertion, for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_116" acronym="DDRSS_CTL_116" offset="0x1D0" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYMSTR_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack, for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_117" acronym="DDRSS_CTL_117" offset="0x1D4" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_TYPE0_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE0 timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=0, for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_118" acronym="DDRSS_CTL_118" offset="0x1D8" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_TYPE1_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE1 timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=1, for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_119" acronym="DDRSS_CTL_119" offset="0x1DC" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_TYPE2_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE2 timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=2, for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_120" acronym="DDRSS_CTL_120" offset="0x1E0" width="32" description="">
    <bitfield id="TDFI_PHYMSTR_MAX_TYPE3_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE3 timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=3, for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_121" acronym="DDRSS_CTL_121" offset="0x1E4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="Defines the DFI(4.0 and 4.0v2) PHY master request promotion number of regular (not long) counts until the high priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_122" acronym="DDRSS_CTL_122" offset="0x1E8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHYMSTR_NO_AREF" width="1" begin="24" end="24" resetval="0x0" description="Disables refreshes during the PHY master interface sequence." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_PHYMSTR_RESP_F2" width="20" begin="19" end="0" resetval="0x0" description="Defines the DFI tPHYMSTR_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phymstr_req assertion and a dfi_phymstr_ack assertion, for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_123" acronym="DDRSS_CTL_123" offset="0x1EC" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHYMSTR_TRAIN_AFTER_INIT_COMPLETE" width="1" begin="16" end="16" resetval="0x0" description="Defines how the PHY will use the PHY Master Interface for training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHYMSTR_DFI_VERSION_4P0V1" width="1" begin="8" end="8" resetval="0x0" description="Defines the version of the DFI 4.0 specification supported." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHYMSTR_ERROR_STATUS" width="2" begin="1" end="0" resetval="0x0" description="Identifies the source of any DFI PHY Master Interface errors." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_124" acronym="DDRSS_CTL_124" offset="0x1F0" width="32" description="">
    <bitfield id="MRR_TEMPCHK_HIGH_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="MRR temp check number of long counts until the high priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="MRR_TEMPCHK_NORM_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="MRR temp check number of long counts until the normal priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_125" acronym="DDRSS_CTL_125" offset="0x1F4" width="32" description="">
    <bitfield id="MRR_TEMPCHK_NORM_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="MRR temp check number of long counts until the normal priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="MRR_TEMPCHK_TIMEOUT_F0" width="16" begin="15" end="0" resetval="0x0" description="MRR temp check number of long counts until the timeout is asserted for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_126" acronym="DDRSS_CTL_126" offset="0x1F8" width="32" description="">
    <bitfield id="MRR_TEMPCHK_TIMEOUT_F1" width="16" begin="31" end="16" resetval="0x0" description="MRR temp check number of long counts until the timeout is asserted for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="MRR_TEMPCHK_HIGH_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="MRR temp check number of long counts until the high priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_127" acronym="DDRSS_CTL_127" offset="0x1FC" width="32" description="">
    <bitfield id="MRR_TEMPCHK_HIGH_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="MRR temp check number of long counts until the high priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="MRR_TEMPCHK_NORM_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="MRR temp check number of long counts until the normal priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_128" acronym="DDRSS_CTL_128" offset="0x200" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PPR_COMMAND" width="3" begin="26" end="24" resetval="0x0" description="Specifies the type of PPR command." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PPR_CONTROL" width="1" begin="16" end="16" resetval="0x0" description="Enables the post-package repair feature." range="" rwaccess="RW"/>
    <bitfield id="MRR_TEMPCHK_TIMEOUT_F2" width="16" begin="15" end="0" resetval="0x0" description="MRR temp check number of long counts until the timeout is asserted for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_129" acronym="DDRSS_CTL_129" offset="0x204" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PPR_ROW_ADDRESS" width="17" begin="24" end="8" resetval="0x0" description="Specifies the encoded row address to be repaired." range="" rwaccess="RW"/>
    <bitfield id="PPR_COMMAND_MRW" width="8" begin="7" end="0" resetval="0x0" description="Specifies the mode register to be used." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_130" acronym="DDRSS_CTL_130" offset="0x208" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FM_OVRIDE_CONTROL" width="1" begin="24" end="24" resetval="0x0" description="Enables the FM Override feature." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PPR_STATUS" width="2" begin="17" end="16" resetval="0x0" description="Reports the status of the PPR operation." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PPR_CS_ADDRESS" width="1" begin="8" end="8" resetval="0x0" description="Specifies the chip select for the row to be repaired." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PPR_BANK_ADDRESS" width="3" begin="2" end="0" resetval="0x0" description="Specifies the bank for the row to be repaired." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_131" acronym="DDRSS_CTL_131" offset="0x20C" width="32" description="">
    <bitfield id="CKSRE_F1" width="8" begin="31" end="24" resetval="0x0" description="Clock hold delay on self-refresh entry for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="CKSRX_F0" width="8" begin="23" end="16" resetval="0x0" description="Clock stable delay on self-refresh exit for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="CKSRE_F0" width="8" begin="15" end="8" resetval="0x0" description="Clock hold delay on self-refresh entry for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LOWPOWER_REFRESH_ENABLE" width="2" begin="1" end="0" resetval="0x0" description="Enable refreshes while in low power mode." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_132" acronym="DDRSS_CTL_132" offset="0x210" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LP_CMD" width="7" begin="30" end="24" resetval="0x0" description="Low power software command request interface." range="" rwaccess="W"/>
    <bitfield id="CKSRX_F2" width="8" begin="23" end="16" resetval="0x0" description="Clock stable delay on self-refresh exit for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="CKSRE_F2" width="8" begin="15" end="8" resetval="0x0" description="Clock hold delay on self-refresh entry for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="CKSRX_F1" width="8" begin="7" end="0" resetval="0x0" description="Clock stable delay on self-refresh exit for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_133" acronym="DDRSS_CTL_133" offset="0x214" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0" width="4" begin="27" end="24" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh long with memory and controller clock gating state, for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SR_LONG_WAKEUP_F0" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh long state (with or without memory clock gating) for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SR_SHORT_WAKEUP_F0" width="4" begin="11" end="8" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when LPDDR4 memory is in the self-refresh short state (with or without memory clock gating) for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_CTRL_IDLE_WAKEUP_F0" width="4" begin="3" end="0" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when controller is idle for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_134" acronym="DDRSS_CTL_134" offset="0x218" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0" width="4" begin="27" end="24" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh power-down long with memory and controller clock gating state, for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SRPD_LONG_WAKEUP_F0" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh power-down long state (with or without memory clock gating), for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SRPD_SHORT_WAKEUP_F0" width="4" begin="11" end="8" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh power-down short state (with or without memory clock gating), for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_PD_WAKEUP_F0" width="4" begin="3" end="0" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in any of the power-down states (with or without memory clock gating) for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_135" acronym="DDRSS_CTL_135" offset="0x21C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SR_LONG_WAKEUP_F1" width="4" begin="27" end="24" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh long state (with or without memory clock gating) for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SR_SHORT_WAKEUP_F1" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when LPDDR4 memory is in the self-refresh short state (with or without memory clock gating) for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_CTRL_IDLE_WAKEUP_F1" width="4" begin="11" end="8" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when controller is idle for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_TIMER_WAKEUP_F0" width="4" begin="3" end="0" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when the LPI timer expires for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_136" acronym="DDRSS_CTL_136" offset="0x220" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SRPD_LONG_WAKEUP_F1" width="4" begin="27" end="24" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh power-down long state (with or without memory clock gating), for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SRPD_SHORT_WAKEUP_F1" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh power-down short state (with or without memory clock gating), for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_PD_WAKEUP_F1" width="4" begin="11" end="8" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in any of the power-down states (with or without memory clock gating) for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1" width="4" begin="3" end="0" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh long with memory and controller clock gating state, for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_137" acronym="DDRSS_CTL_137" offset="0x224" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SR_SHORT_WAKEUP_F2" width="4" begin="27" end="24" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when LPDDR4 memory is in the self-refresh short state (with or without memory clock gating) for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_CTRL_IDLE_WAKEUP_F2" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when controller is idle for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_TIMER_WAKEUP_F1" width="4" begin="11" end="8" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when the LPI timer expires for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1" width="4" begin="3" end="0" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh power-down long with memory and controller clock gating state, for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_138" acronym="DDRSS_CTL_138" offset="0x228" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SRPD_SHORT_WAKEUP_F2" width="4" begin="27" end="24" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh power-down short state (with or without memory clock gating), for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_PD_WAKEUP_F2" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in any of the power-down states (with or without memory clock gating) for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2" width="4" begin="11" end="8" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh long with memory and controller clock gating state, for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SR_LONG_WAKEUP_F2" width="4" begin="3" end="0" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh long state (with or without memory clock gating) for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_139" acronym="DDRSS_CTL_139" offset="0x22C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_WAKEUP_EN" width="6" begin="29" end="24" resetval="0x0" description="Enables the various low power state wakeup parameters for LPI request uses." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_TIMER_WAKEUP_F2" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when the LPI timer expires for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2" width="4" begin="11" end="8" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh power-down long with memory and controller clock gating state, for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_SRPD_LONG_WAKEUP_F2" width="4" begin="3" end="0" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh power-down long state (with or without memory clock gating), for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_140" acronym="DDRSS_CTL_140" offset="0x230" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_LP_RESP" width="3" begin="26" end="24" resetval="0x0" description="Defines the DFI tLP_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_lp_req assertion and a dfi_lp_ack assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_WAKEUP_TIMEOUT" width="12" begin="19" end="8" resetval="0x0" description="Defines the LPI timeout time, the maximum cycles between a dfi_lp_req de-assertion and a dfi_lp_ack de-assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPI_CTRL_REQ_EN" width="1" begin="0" end="0" resetval="0x0" description="Enables the dfi_lpi_ctrl_req signal for the LPI." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_141" acronym="DDRSS_CTL_141" offset="0x234" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LP_AUTO_EXIT_EN" width="4" begin="27" end="24" resetval="0x0" description="Enable auto exit from each of the low power states when a read or write command enters the command queue." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LP_AUTO_ENTRY_EN" width="4" begin="19" end="16" resetval="0x0" description="Enable auto entry into each of the low power states when the associated idle timer expires." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LP_STATE_CS1" width="7" begin="14" end="8" resetval="0x40" description="Low power state status parameter for chip select 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LP_STATE_CS0" width="7" begin="6" end="0" resetval="0x40" description="Low power state status parameter for chip select 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_142" acronym="DDRSS_CTL_142" offset="0x238" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LP_AUTO_PD_IDLE" width="12" begin="19" end="8" resetval="0x0" description="Defines the idle time (in controller clocks) until the controller will automatically issue an entry into one of the power-down low power states." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LP_AUTO_MEM_GATE_EN" width="3" begin="2" end="0" resetval="0x0" description="Enable memory clock gating when entering a low power state via the auto low power counters." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_143" acronym="DDRSS_CTL_143" offset="0x23C" width="32" description="">
    <bitfield id="LP_AUTO_SR_LONG_MC_GATE_IDLE" width="8" begin="31" end="24" resetval="0x0" description="Defines the idle time (in long counts) until the controller will automatically issue an entry into the self-refresh long with memory and controller clock gating or self-refresh power-down long with memory and controller clock gating low power states." range="" rwaccess="RW"/>
    <bitfield id="LP_AUTO_SR_LONG_IDLE" width="8" begin="23" end="16" resetval="0x0" description="Defines the idle time (in long counts) until the controller will automatically issue an entry into the self-refresh long or self-refresh power-down long (with or without memory clock gating) low power states." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LP_AUTO_SR_SHORT_IDLE" width="12" begin="11" end="0" resetval="0x0" description="Defines the idle time (in controller clocks) until the controller will automatically issue an entry into the self-refresh short or self-refresh power-down short (with or without memory clock gating) low power states." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_144" acronym="DDRSS_CTL_144" offset="0x240" width="32" description="">
    <bitfield id="HW_PROMOTE_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="HW interface promotion number of long counts until the high priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="HW_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="HW interface promotion number of long counts until the high priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_145" acronym="DDRSS_CTL_145" offset="0x244" width="32" description="">
    <bitfield id="LPC_PROMOTE_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="LPC promotion number of long counts until the high priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="HW_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="HW interface promotion number of long counts until the high priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_146" acronym="DDRSS_CTL_146" offset="0x248" width="32" description="">
    <bitfield id="LPC_PROMOTE_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="LPC promotion number of long counts until the high priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="LPC_PROMOTE_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="LPC promotion number of long counts until the high priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_147" acronym="DDRSS_CTL_147" offset="0x24C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPC_SR_PHYMSTR_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable LPC to execute a DFI PHY Master request on a self-refresh exit sequence." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPC_SR_PHYUPD_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable LPC to execute a DFI PHY update on a self-refresh exit sequence." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPC_SR_CTRLUPD_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable LPC to execute a DFI control update on a self-refresh exit sequence." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_148" acronym="DDRSS_CTL_148" offset="0x250" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PCPCS_PD_EXIT_DEPTH" width="6" begin="29" end="24" resetval="0x0" description="Defines the number of entries of the command queue that the PCPCS logic will consider for dynamic power-down exit decode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PCPCS_PD_ENTER_DEPTH" width="6" begin="21" end="16" resetval="0x0" description="Defines the number of entries of the command queue that the PCPCS logic will consider for dynamic power-down entry decode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PCPCS_PD_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable dynamic PCPCS to allow chip selects to dynamically enter and exit power-down." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPC_SR_ZQ_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable LPC to execute a ZQ calibration on a self-refresh exit sequence." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_149" acronym="DDRSS_CTL_149" offset="0x254" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFS_ENABLE" width="1" begin="24" end="24" resetval="0x0" description="Enable hardware dynamic frequency scaling." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PCPCS_PD_MASK" width="2" begin="9" end="8" resetval="0x0" description="Disables dynamic PCPCS power-down entry/exit for particular chip selects if the PCPCS_PD_EN parameter is set." range="" rwaccess="RW"/>
    <bitfield id="PCPCS_PD_ENTER_TIMER" width="8" begin="7" end="0" resetval="0x0" description="Sets the delay used by dynamic PCPCS from when the decode logic determines that a chip select has no outstanding transactions to when the power-down entry command is issued." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_150" acronym="DDRSS_CTL_150" offset="0x258" width="32" description="">
    <bitfield id="TDFI_INIT_COMPLETE_F0" width="16" begin="31" end="16" resetval="0x0" description="Defines the DFI tINIT_COMPLETE timing parameter (in DFI clocks) for frequency copy 0, the maximum cycles between a dfi_init_start de-assertion and a dfi_init_complete assertion from the PHY." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_INIT_START_F0" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tINIT_START timing parameter (in DFI clocks) for frequency copy 0, the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_151" acronym="DDRSS_CTL_151" offset="0x25C" width="32" description="">
    <bitfield id="TDFI_INIT_COMPLETE_F1" width="16" begin="31" end="16" resetval="0x0" description="Defines the DFI tINIT_COMPLETE timing parameter (in DFI clocks) for frequency copy 1, the maximum cycles between a dfi_init_start de-assertion and a dfi_init_complete assertion from the PHY." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_INIT_START_F1" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tINIT_START timing parameter (in DFI clocks) for frequency copy 1, the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_152" acronym="DDRSS_CTL_152" offset="0x260" width="32" description="">
    <bitfield id="TDFI_INIT_COMPLETE_F2" width="16" begin="31" end="16" resetval="0x0" description="Defines the DFI tINIT_COMPLETE timing parameter (in DFI clocks) for frequency copy 2, the maximum cycles between a dfi_init_start de-assertion and a dfi_init_complete assertion from the PHY." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_INIT_START_F2" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tINIT_START timing parameter (in DFI clocks) for frequency copy 2, the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_153" acronym="DDRSS_CTL_153" offset="0x264" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFS_PHY_REG_WRITE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable a register write to the PHY during a frequency change." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_REG_COPY" width="2" begin="1" end="0" resetval="0x0" description="Indicates the current copy of timing parameters that is in use by the controller." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_154" acronym="DDRSS_CTL_154" offset="0x268" width="32" description="">
    <bitfield id="DFS_PHY_REG_WRITE_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Register address which will be written during a frequency change." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_155" acronym="DDRSS_CTL_155" offset="0x26C" width="32" description="">
    <bitfield id="DFS_PHY_REG_WRITE_DATA_F0" width="32" begin="31" end="0" resetval="0x0" description="Register data which will be written during a frequency change for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_156" acronym="DDRSS_CTL_156" offset="0x270" width="32" description="">
    <bitfield id="DFS_PHY_REG_WRITE_DATA_F1" width="32" begin="31" end="0" resetval="0x0" description="Register data which will be written during a frequency change for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_157" acronym="DDRSS_CTL_157" offset="0x274" width="32" description="">
    <bitfield id="DFS_PHY_REG_WRITE_DATA_F2" width="32" begin="31" end="0" resetval="0x0" description="Register data which will be written during a frequency change for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_158" acronym="DDRSS_CTL_158" offset="0x278" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFS_PHY_REG_WRITE_WAIT" width="16" begin="23" end="8" resetval="0x0" description="Defines the number of DFI PHY clocks that the controller will wait after issuing the register write to the PHY during a frequency change." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFS_PHY_REG_WRITE_MASK" width="4" begin="3" end="0" resetval="0x0" description="Register mask which will be written during a frequency change." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_159" acronym="DDRSS_CTL_159" offset="0x27C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRITE_MODEREG" width="27" begin="26" end="0" resetval="0x0" description="Write memory mode register data to the DRAMs." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_160" acronym="DDRSS_CTL_160" offset="0x280" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="READ_MODEREG" width="17" begin="24" end="8" resetval="0x0" description="Read the specified memory mode register from specified chip when start bit set." range="" rwaccess="RW"/>
    <bitfield id="MRW_STATUS" width="8" begin="7" end="0" resetval="0x0" description="Write memory mode register status." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_161" acronym="DDRSS_CTL_161" offset="0x284" width="32" description="">
    <bitfield id="PERIPHERAL_MRR_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="Data and chip returned from memory mode register read requested by the READ_MODEREG parameter." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_162" acronym="DDRSS_CTL_162" offset="0x288" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="AUTO_TEMPCHK_VAL_0" width="16" begin="23" end="8" resetval="0x0" description="MR4 data for all devices on chip 0 accessed by automatic MRR commands." range="" rwaccess="R"/>
    <bitfield id="PERIPHERAL_MRR_DATA_1" width="8" begin="7" end="0" resetval="0x0" description="Data and chip returned from memory mode register read requested by the READ_MODEREG parameter." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_163" acronym="DDRSS_CTL_163" offset="0x28C" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_UPDATE_TVRCG" width="1" begin="16" end="16" resetval="0x0" description="Bypass changing for TVRCG during a DFS operation." range="" rwaccess="RW"/>
    <bitfield id="AUTO_TEMPCHK_VAL_1" width="16" begin="15" end="0" resetval="0x0" description="MR4 data for all devices on chip 1 accessed by automatic MRR commands." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_164" acronym="DDRSS_CTL_164" offset="0x290" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TVRCG_ENABLE_F0" width="10" begin="25" end="16" resetval="0x0" description="JEDEC TVRCG_ENABLE time." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MRW_DFS_UPDATE_FRC" width="2" begin="1" end="0" resetval="0x0" description="Defines the frequency register set to use when doing a software MRW with WRITE_MODEREG bit (26)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_165" acronym="DDRSS_CTL_165" offset="0x294" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TFC_F0" width="10" begin="25" end="16" resetval="0x0" description="JEDEC TFC, the frequency set point switching time." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TVRCG_DISABLE_F0" width="10" begin="9" end="0" resetval="0x0" description="JEDEC TVRCG_DISABLE time." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_166" acronym="DDRSS_CTL_166" offset="0x298" width="32" description="">
    <bitfield id="TVREF_LONG_F0" width="16" begin="31" end="16" resetval="0x0" description="JEDEC TVREF, design will always use the long value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKFSPX_F0" width="5" begin="12" end="8" resetval="0x0" description="JEDEC TCKFSPX, the valid clock requirement before 1st valid command after FSP change." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKFSPE_F0" width="5" begin="4" end="0" resetval="0x0" description="JEDEC TCKFSPE, the valid clock requirement after entering SDP change." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_167" acronym="DDRSS_CTL_167" offset="0x29C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TVRCG_DISABLE_F1" width="10" begin="25" end="16" resetval="0x0" description="JEDEC TVRCG_DISABLE time." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TVRCG_ENABLE_F1" width="10" begin="9" end="0" resetval="0x0" description="JEDEC TVRCG_ENABLE time." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_168" acronym="DDRSS_CTL_168" offset="0x2A0" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKFSPX_F1" width="5" begin="28" end="24" resetval="0x0" description="JEDEC TCKFSPX, the valid clock requirement before 1st valid command after FSP change." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKFSPE_F1" width="5" begin="20" end="16" resetval="0x0" description="JEDEC TCKFSPE, the valid clock requirement after entering SDP change." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TFC_F1" width="10" begin="9" end="0" resetval="0x0" description="JEDEC TFC, the frequency set point switching time." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_169" acronym="DDRSS_CTL_169" offset="0x2A4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TVRCG_ENABLE_F2" width="10" begin="25" end="16" resetval="0x0" description="JEDEC TVRCG_ENABLE time." range="" rwaccess="RW"/>
    <bitfield id="TVREF_LONG_F1" width="16" begin="15" end="0" resetval="0x0" description="JEDEC TVREF, design will always use the long value." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_170" acronym="DDRSS_CTL_170" offset="0x2A8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TFC_F2" width="10" begin="25" end="16" resetval="0x0" description="JEDEC TFC, the frequency set point switching time." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TVRCG_DISABLE_F2" width="10" begin="9" end="0" resetval="0x0" description="JEDEC TVRCG_DISABLE time." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_171" acronym="DDRSS_CTL_171" offset="0x2AC" width="32" description="">
    <bitfield id="TVREF_LONG_F2" width="16" begin="31" end="16" resetval="0x0" description="JEDEC TVREF, design will always use the long value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKFSPX_F2" width="5" begin="12" end="8" resetval="0x0" description="JEDEC TCKFSPX, the valid clock requirement before 1st valid command after FSP change." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TCKFSPE_F2" width="5" begin="4" end="0" resetval="0x0" description="JEDEC TCKFSPE, the valid clock requirement after entering SDP change." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_172" acronym="DDRSS_CTL_172" offset="0x2B0" width="32" description="">
    <bitfield id="MRR_PROMOTE_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="MRR promotion number of long counts until the high priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="MRR_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="MRR promotion number of long counts until the high priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_173" acronym="DDRSS_CTL_173" offset="0x2B4" width="32" description="">
    <bitfield id="MRW_PROMOTE_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="MRW promotion number of long counts until the high priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="MRR_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="MRR promotion number of long counts until the high priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_174" acronym="DDRSS_CTL_174" offset="0x2B8" width="32" description="">
    <bitfield id="MRW_PROMOTE_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="MRW promotion number of long counts until the high priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="MRW_PROMOTE_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="MRW promotion number of long counts until the high priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_175" acronym="DDRSS_CTL_175" offset="0x2BC" width="32" description="">
    <bitfield id="MR2_DATA_F1_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 2 for chip select 0 for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="MR1_DATA_F1_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 1 for chip select 0 for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="MR2_DATA_F0_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 0 for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="MR1_DATA_F0_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 0 for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_176" acronym="DDRSS_CTL_176" offset="0x2C0" width="32" description="">
    <bitfield id="MR3_DATA_F0_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 3 for chip select 0 for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="MRSINGLE_DATA_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register single write to chip select 0." range="" rwaccess="RW"/>
    <bitfield id="MR2_DATA_F2_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 0 for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="MR1_DATA_F2_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 0 for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_177" acronym="DDRSS_CTL_177" offset="0x2C4" width="32" description="">
    <bitfield id="MR4_DATA_F1_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 4 for chip select 0 for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="MR4_DATA_F0_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 4 for chip select 0 for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="MR3_DATA_F2_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 3 for chip select 0 for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="MR3_DATA_F1_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 3 for chip select 0 for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_178" acronym="DDRSS_CTL_178" offset="0x2C8" width="32" description="">
    <bitfield id="MR11_DATA_F1_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 0 for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="MR11_DATA_F0_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 11 for chip select 0 for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="MR8_DATA_0" width="8" begin="15" end="8" resetval="0x0" description="Data read from MR8 for chip select 0." range="" rwaccess="R"/>
    <bitfield id="MR4_DATA_F2_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 4 for chip select 0 for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_179" acronym="DDRSS_CTL_179" offset="0x2CC" width="32" description="">
    <bitfield id="MR12_DATA_F2_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 12 for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="MR12_DATA_F1_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 12 for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="MR12_DATA_F0_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 12 for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="MR11_DATA_F2_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 11 for chip select 0 for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_180" acronym="DDRSS_CTL_180" offset="0x2D0" width="32" description="">
    <bitfield id="MR14_DATA_F2_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 14 for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="MR14_DATA_F1_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 14 for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="MR14_DATA_F0_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="MR13_DATA_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 13 for chip select 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_181" acronym="DDRSS_CTL_181" offset="0x2D4" width="32" description="">
    <bitfield id="MR22_DATA_F0_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 22 for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="MR20_DATA_0" width="8" begin="23" end="16" resetval="0x0" description="Data read from MR20 for chip select 0." range="" rwaccess="R"/>
    <bitfield id="MR17_DATA_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 17 for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="MR16_DATA_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 16 for chip select 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_182" acronym="DDRSS_CTL_182" offset="0x2D8" width="32" description="">
    <bitfield id="MR2_DATA_F0_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 2 for chip select 1 for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="MR1_DATA_F0_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 1 for chip select 1 for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="MR22_DATA_F2_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 22 for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="MR22_DATA_F1_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 22 for chip select 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_183" acronym="DDRSS_CTL_183" offset="0x2DC" width="32" description="">
    <bitfield id="MR2_DATA_F2_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 2 for chip select 1 for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="MR1_DATA_F2_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 1 for chip select 1 for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="MR2_DATA_F1_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 2 for chip select 1 for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="MR1_DATA_F1_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 1 for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_184" acronym="DDRSS_CTL_184" offset="0x2E0" width="32" description="">
    <bitfield id="MR3_DATA_F2_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 3 for chip select 1 for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="MR3_DATA_F1_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 3 for chip select 1 for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="MR3_DATA_F0_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 3 for chip select 1 for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="MRSINGLE_DATA_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register single write to chip select 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_185" acronym="DDRSS_CTL_185" offset="0x2E4" width="32" description="">
    <bitfield id="MR8_DATA_1" width="8" begin="31" end="24" resetval="0x0" description="Data read from MR8 for chip select 1." range="" rwaccess="R"/>
    <bitfield id="MR4_DATA_F2_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 4 for chip select 1 for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="MR4_DATA_F1_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 4 for chip select 1 for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="MR4_DATA_F0_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 4 for chip select 1 for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_186" acronym="DDRSS_CTL_186" offset="0x2E8" width="32" description="">
    <bitfield id="MR12_DATA_F0_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 12 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="MR11_DATA_F2_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 11 for chip select 1 for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="MR11_DATA_F1_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 11 for chip select 1 for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="MR11_DATA_F0_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 11 for chip select 1 for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_187" acronym="DDRSS_CTL_187" offset="0x2EC" width="32" description="">
    <bitfield id="MR14_DATA_F0_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 14 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="MR13_DATA_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 13 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="MR12_DATA_F2_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 12 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="MR12_DATA_F1_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_188" acronym="DDRSS_CTL_188" offset="0x2F0" width="32" description="">
    <bitfield id="MR17_DATA_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 17 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="MR16_DATA_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 16 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="MR14_DATA_F2_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="MR14_DATA_F1_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 14 for chip select 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_189" acronym="DDRSS_CTL_189" offset="0x2F4" width="32" description="">
    <bitfield id="MR22_DATA_F2_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 22 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="MR22_DATA_F1_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="MR22_DATA_F0_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 22 for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="MR20_DATA_1" width="8" begin="7" end="0" resetval="0x0" description="Data read from MR20 for chip select 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_190" acronym="DDRSS_CTL_190" offset="0x2F8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MR_FSP_DATA_VALID_F2" width="1" begin="24" end="24" resetval="0x0" description="Indicates that, at this frequency, memory was trained and the associated data has been loaded into the MRx_DATA parameter(s)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MR_FSP_DATA_VALID_F1" width="1" begin="16" end="16" resetval="0x0" description="Indicates that, at this frequency, memory was trained and the associated data has been loaded into the MRx_DATA parameter(s)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MR_FSP_DATA_VALID_F0" width="1" begin="8" end="8" resetval="0x0" description="Indicates that, at this frequency, memory was trained and the associated data has been loaded into the MRx_DATA parameter(s)." range="" rwaccess="RW"/>
    <bitfield id="MR23_DATA" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 23." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_191" acronym="DDRSS_CTL_191" offset="0x2FC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FSP_PHY_UPDATE_MRW" width="1" begin="24" end="24" resetval="0x0" description="Identifies the logic responsible for updating MR12 and MR14 in memory." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RL3_SUPPORT_EN" width="2" begin="1" end="0" resetval="0x0" description="Indicates if RL3 is supported by a connected LPDDR3 memory." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_192" acronym="DDRSS_CTL_192" offset="0x300" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FSP_WR_CURRENT" width="1" begin="24" end="24" resetval="0x0" description="Reports which FSP set the memory will target with write commands." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FSP_OP_CURRENT" width="1" begin="16" end="16" resetval="0x0" description="Reports which FSP set the memory is currently using." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FSP_STATUS" width="1" begin="8" end="8" resetval="0x0" description="Indicates that a DFS event caused the FSP mode registers to be updated." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFS_ALWAYS_WRITE_FSP" width="1" begin="0" end="0" resetval="0x0" description="Forces all FSP mode registers to be written by the controller during a DFS event." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_193" acronym="DDRSS_CTL_193" offset="0x304" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FSP1_FRC" width="2" begin="25" end="24" resetval="0x0" description="Identifies which of the controller's frequency copy is associated with FSP1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FSP0_FRC" width="2" begin="17" end="16" resetval="0x0" description="Identifies which of the controller's frequency copy is associated with FSP0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FSP1_FRC_VALID" width="1" begin="8" end="8" resetval="0x0" description="Specifies whether the FSP set defined in the FSP1_FRC parameter reflects the frequency used to program the FSP1 registers." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FSP0_FRC_VALID" width="1" begin="0" end="0" resetval="0x0" description="Specifies whether the FSP set defined in the FSP0_FRC parameter reflects the frequency used to program the FSP0 registers." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_194" acronym="DDRSS_CTL_194" offset="0x308" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BIST_DATA_CHECK" width="1" begin="24" end="24" resetval="0x0" description="Enable data checking with BIST operation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDR_SPACE" width="6" begin="21" end="16" resetval="0x0" description="Sets the number of address bits to check during BIST operation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BIST_RESULT" width="2" begin="9" end="8" resetval="0x0" description="BIST operation status (pass/fail)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BIST_GO" width="1" begin="0" end="0" resetval="0x0" description="Initiate a BIST operation." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_CTL_195" acronym="DDRSS_CTL_195" offset="0x30C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BIST_ADDR_CHECK" width="1" begin="0" end="0" resetval="0x0" description="Enable address checking with BIST operation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_196" acronym="DDRSS_CTL_196" offset="0x310" width="32" description="">
    <bitfield id="BIST_START_ADDRESS_0" width="32" begin="31" end="0" resetval="0x0" description="Start BIST checking at this address." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_197" acronym="DDRSS_CTL_197" offset="0x314" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BIST_START_ADDRESS_1" width="3" begin="2" end="0" resetval="0x0" description="Start BIST checking at this address." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_198" acronym="DDRSS_CTL_198" offset="0x318" width="32" description="">
    <bitfield id="BIST_DATA_MASK_0" width="32" begin="31" end="0" resetval="0x0" description="Mask applied to data for BIST error checking." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_199" acronym="DDRSS_CTL_199" offset="0x31C" width="32" description="">
    <bitfield id="BIST_DATA_MASK_1" width="32" begin="31" end="0" resetval="0x0" description="Mask applied to data for BIST error checking." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_200" acronym="DDRSS_CTL_200" offset="0x320" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BIST_TEST_MODE" width="3" begin="2" end="0" resetval="0x0" description="Sets the BIST test mode." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_201" acronym="DDRSS_CTL_201" offset="0x324" width="32" description="">
    <bitfield id="BIST_DATA_PATTERN_0" width="32" begin="31" end="0" resetval="0x0" description="Data pattern to be used when the BIST_TEST_MODE parameter is programmed to 1, 2, 3 or 4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_202" acronym="DDRSS_CTL_202" offset="0x328" width="32" description="">
    <bitfield id="BIST_DATA_PATTERN_1" width="32" begin="31" end="0" resetval="0x0" description="Data pattern to be used when the BIST_TEST_MODE parameter is programmed to 1, 2, 3 or 4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_203" acronym="DDRSS_CTL_203" offset="0x32C" width="32" description="">
    <bitfield id="BIST_DATA_PATTERN_2" width="32" begin="31" end="0" resetval="0x0" description="Data pattern to be used when the BIST_TEST_MODE parameter is programmed to 1, 2, 3 or 4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_204" acronym="DDRSS_CTL_204" offset="0x330" width="32" description="">
    <bitfield id="BIST_DATA_PATTERN_3" width="32" begin="31" end="0" resetval="0x0" description="Data pattern to be used when the BIST_TEST_MODE parameter is programmed to 1, 2, 3 or 4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_205" acronym="DDRSS_CTL_205" offset="0x334" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BIST_ERR_STOP" width="12" begin="27" end="16" resetval="0x0" description="Defines the maximum number of error occurrences allowed prior to quitting when the BIST_TEST_MODE parameter is programmed to 1, 2 or 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BIST_RET_STATE" width="1" begin="8" end="8" resetval="0x0" description="Indicates if BIST is in a retention wait state, used when the BIST_TEST_MODE parameter is programmed to 2 or 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BIST_RET_STATE_EXIT" width="1" begin="0" end="0" resetval="0x0" description="Exit self-refresh or idle retention state, used when the BIST_TEST_MODE parameter is programmed to 2 or 3." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_CTL_206" acronym="DDRSS_CTL_206" offset="0x338" width="32" description="The ECC Engine block of the DDR controller is not supported.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INLINE_ECC_BANK_OFFSET" width="3" begin="26" end="24" resetval="0x0" description="Inline ECC Bank Offset defines the bank shift between data and ECC commands associated with the same sequence" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_ENABLE" width="2" begin="17" end="16" resetval="0x0" description="ECC error checking and correcting control register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BIST_ERR_COUNT" width="12" begin="11" end="0" resetval="0x0" description="Indicates the number of BIST errors found when the BIST_TEST_MODE parameter is programmed to 1, 2 or 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_207" acronym="DDRSS_CTL_207" offset="0x33C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_WRITE_COMBINING_EN" width="1" begin="8" end="8" resetval="0x0" description="Allows ECC write data within a given ECC buffer to be combined across commands so that in certain cases where we see multiple ECC writes to the same ECC address, the controller may end up only issuing one final ECC write command to memory." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_READ_CACHING_EN" width="1" begin="0" end="0" resetval="0x0" description="Allows ECC read data already in one of the ECC buffers to be used when possible in place of issuing an ECC read command to memory." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_208" acronym="DDRSS_CTL_208" offset="0x340" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_WRITEBACK_EN" width="1" begin="24" end="24" resetval="0x0" description="ECC writeback will occur on detection of single bit errors for reads." range="" rwaccess="RW"/>
    <bitfield id="XOR_CHECK_BITS" width="16" begin="23" end="8" resetval="0x0" description="Value to xor with generated ECC codes for forced write check." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FWC" width="1" begin="0" end="0" resetval="0x0" description="Force a write check." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_209" acronym="DDRSS_CTL_209" offset="0x344" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_DISABLE_W_UC_ERR" width="1" begin="0" end="0" resetval="0x0" description="Controls auto-corruption of ECC when un-correctable errors occur in R/M/W operations." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_210" acronym="DDRSS_CTL_210" offset="0x348" width="32" description="">
    <bitfield id="ECC_U_ADDR_0" width="32" begin="31" end="0" resetval="0x0" description="Address of uncorrectable ECC event." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_211" acronym="DDRSS_CTL_211" offset="0x34C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_U_SYND" width="8" begin="15" end="8" resetval="0x0" description="Syndrome for uncorrectable ECC event." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_U_ADDR_1" width="3" begin="2" end="0" resetval="0x0" description="Address of uncorrectable ECC event." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_212" acronym="DDRSS_CTL_212" offset="0x350" width="32" description="">
    <bitfield id="ECC_U_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="Data associated with uncorrectable ECC event." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_213" acronym="DDRSS_CTL_213" offset="0x354" width="32" description="">
    <bitfield id="ECC_U_DATA_1" width="32" begin="31" end="0" resetval="0x0" description="Data associated with uncorrectable ECC event." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_214" acronym="DDRSS_CTL_214" offset="0x358" width="32" description="">
    <bitfield id="ECC_C_ADDR_0" width="32" begin="31" end="0" resetval="0x0" description="Address of correctable ECC event." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_215" acronym="DDRSS_CTL_215" offset="0x35C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_C_SYND" width="8" begin="15" end="8" resetval="0x0" description="Syndrome for correctable ECC event." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_C_ADDR_1" width="3" begin="2" end="0" resetval="0x0" description="Address of correctable ECC event." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_216" acronym="DDRSS_CTL_216" offset="0x360" width="32" description="">
    <bitfield id="ECC_C_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="Data associated with correctable ECC event." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_217" acronym="DDRSS_CTL_217" offset="0x364" width="32" description="">
    <bitfield id="ECC_C_DATA_1" width="32" begin="31" end="0" resetval="0x0" description="Data associated with correctable ECC event." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_218" acronym="DDRSS_CTL_218" offset="0x368" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NON_ECC_REGION_START_ADDR_0" width="15" begin="30" end="16" resetval="0x0" description="Set the base address of the soft-designated non-ECC region 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_C_ID" width="6" begin="13" end="8" resetval="0x0" description="Source ID associated with correctable ECC event." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_U_ID" width="6" begin="5" end="0" resetval="0x0" description="Source ID associated with the uncorrectable ECC event." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_219" acronym="DDRSS_CTL_219" offset="0x36C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NON_ECC_REGION_START_ADDR_1" width="15" begin="30" end="16" resetval="0x0" description="Set the base address of the soft-designated non-ECC region 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NON_ECC_REGION_END_ADDR_0" width="15" begin="14" end="0" resetval="0x0" description="Set the base address of the soft-designated non-ECC region 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_220" acronym="DDRSS_CTL_220" offset="0x370" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NON_ECC_REGION_START_ADDR_2" width="15" begin="30" end="16" resetval="0x0" description="Set the base address of the soft-designated non-ECC region 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NON_ECC_REGION_END_ADDR_1" width="15" begin="14" end="0" resetval="0x0" description="Set the base address of the soft-designated non-ECC region 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_221" acronym="DDRSS_CTL_221" offset="0x374" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_SCRUB_START" width="1" begin="24" end="24" resetval="0x0" description="ECC scrubbing control." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NON_ECC_REGION_ENABLE" width="3" begin="18" end="16" resetval="0x0" description="Enables each soft-designated non-ECC region." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NON_ECC_REGION_END_ADDR_2" width="15" begin="14" end="0" resetval="0x0" description="Set the base address of the soft-designated non-ECC region 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_222" acronym="DDRSS_CTL_222" offset="0x378" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_SCRUB_MODE" width="1" begin="24" end="24" resetval="0x0" description="Defines how often ECC scrubbing operations will occur." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_SCRUB_LEN" width="12" begin="19" end="8" resetval="0x0" description="Defines the length of the ECC scrubbing read command that the controller will issue." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_SCRUB_IN_PROGRESS" width="1" begin="0" end="0" resetval="0x0" description="Reports the scrubbing operation status." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_223" acronym="DDRSS_CTL_223" offset="0x37C" width="32" description="">
    <bitfield id="ECC_SCRUB_IDLE_CNT" width="16" begin="31" end="16" resetval="0x0" description="The number of controller clock cycles that the scrubbing engine will wait in controller idle state before starting scrubbing operations." range="" rwaccess="RW"/>
    <bitfield id="ECC_SCRUB_INTERVAL" width="16" begin="15" end="0" resetval="0x0" description="The minimum interval between two ECC scrubbing commands in number of controller clock cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_224" acronym="DDRSS_CTL_224" offset="0x380" width="32" description="">
    <bitfield id="ECC_SCRUB_START_ADDR_0" width="32" begin="31" end="0" resetval="0x0" description="The starting address from where scrubbing operations will begin." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_225" acronym="DDRSS_CTL_225" offset="0x384" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_SCRUB_START_ADDR_1" width="3" begin="2" end="0" resetval="0x0" description="The starting address from where scrubbing operations will begin." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_226" acronym="DDRSS_CTL_226" offset="0x388" width="32" description="">
    <bitfield id="ECC_SCRUB_END_ADDR_0" width="32" begin="31" end="0" resetval="0x0" description="The end address where scrubbing operations will wrap around to the start address." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_227" acronym="DDRSS_CTL_227" offset="0x38C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AREF_HIGH_THRESHOLD" width="5" begin="28" end="24" resetval="0x0" description="AREF number of pending refreshes until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AREF_NORM_THRESHOLD" width="5" begin="20" end="16" resetval="0x0" description="AREF number of pending refreshes until the normal priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LONG_COUNT_MASK" width="5" begin="12" end="8" resetval="0x0" description="Reduces the length of the long counter from 1024 cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_SCRUB_END_ADDR_1" width="3" begin="2" end="0" resetval="0x0" description="The end address where scrubbing operations will wrap around to the start address." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_228" acronym="DDRSS_CTL_228" offset="0x390" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AREF_CMD_MAX_PER_TREFI" width="4" begin="19" end="16" resetval="0x0" description="Sets the maximum number of auto-refreshes that will be executed in a TREFI period - both normal and high priority." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AREF_MAX_CREDIT" width="5" begin="12" end="8" resetval="0x0" description="AREF number of posted refreshes until the maximum number of refresh credits has been reached." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AREF_MAX_DEFICIT" width="5" begin="4" end="0" resetval="0x0" description="AREF number of pending refreshes until the maximum number of refreshes has been exceeded." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_229" acronym="DDRSS_CTL_229" offset="0x394" width="32" description="">
    <bitfield id="ZQ_CALSTART_HIGH_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="ZQ START number of long counts until the high priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="ZQ_CALSTART_NORM_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="ZQ START number of long counts until the normal priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_230" acronym="DDRSS_CTL_230" offset="0x398" width="32" description="">
    <bitfield id="ZQ_CS_NORM_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="ZQ CS number of long counts until the normal priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="ZQ_CALLATCH_HIGH_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="ZQ LATCH number of long counts until the high priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_231" acronym="DDRSS_CTL_231" offset="0x39C" width="32" description="">
    <bitfield id="ZQ_CALSTART_TIMEOUT_F0" width="16" begin="31" end="16" resetval="0x0" description="ZQ START number of long counts until the timeout is asserted for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="ZQ_CS_HIGH_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="ZQ CS number of long counts until the high priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_232" acronym="DDRSS_CTL_232" offset="0x3A0" width="32" description="">
    <bitfield id="ZQ_CS_TIMEOUT_F0" width="16" begin="31" end="16" resetval="0x0" description="ZQ CS number of long counts until the timeout is asserted for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="ZQ_CALLATCH_TIMEOUT_F0" width="16" begin="15" end="0" resetval="0x0" description="ZQ LATCH number of long counts until the timeout is asserted for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_233" acronym="DDRSS_CTL_233" offset="0x3A4" width="32" description="">
    <bitfield id="ZQ_CALSTART_NORM_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="ZQ START number of long counts until the normal priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="ZQ_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="ZQ SW promotion number of long counts until the high priority request is asserted for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_234" acronym="DDRSS_CTL_234" offset="0x3A8" width="32" description="">
    <bitfield id="ZQ_CALLATCH_HIGH_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="ZQ LATCH number of long counts until the high priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="ZQ_CALSTART_HIGH_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="ZQ START number of long counts until the high priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_235" acronym="DDRSS_CTL_235" offset="0x3AC" width="32" description="">
    <bitfield id="ZQ_CS_HIGH_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="ZQ CS number of long counts until the high priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="ZQ_CS_NORM_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="ZQ CS number of long counts until the normal priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_236" acronym="DDRSS_CTL_236" offset="0x3B0" width="32" description="">
    <bitfield id="ZQ_CALLATCH_TIMEOUT_F1" width="16" begin="31" end="16" resetval="0x0" description="ZQ LATCH number of long counts until the timeout is asserted for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="ZQ_CALSTART_TIMEOUT_F1" width="16" begin="15" end="0" resetval="0x0" description="ZQ START number of long counts until the timeout is asserted for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_237" acronym="DDRSS_CTL_237" offset="0x3B4" width="32" description="">
    <bitfield id="ZQ_PROMOTE_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="ZQ SW promotion number of long counts until the high priority request is asserted for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="ZQ_CS_TIMEOUT_F1" width="16" begin="15" end="0" resetval="0x0" description="ZQ CS number of long counts until the timeout is asserted for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_238" acronym="DDRSS_CTL_238" offset="0x3B8" width="32" description="">
    <bitfield id="ZQ_CALSTART_HIGH_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="ZQ START number of long counts until the high priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="ZQ_CALSTART_NORM_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="ZQ START number of long counts until the normal priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_239" acronym="DDRSS_CTL_239" offset="0x3BC" width="32" description="">
    <bitfield id="ZQ_CS_NORM_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="ZQ CS number of long counts until the normal priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="ZQ_CALLATCH_HIGH_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="ZQ LATCH number of long counts until the high priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_240" acronym="DDRSS_CTL_240" offset="0x3C0" width="32" description="">
    <bitfield id="ZQ_CALSTART_TIMEOUT_F2" width="16" begin="31" end="16" resetval="0x0" description="ZQ START number of long counts until the timeout is asserted for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="ZQ_CS_HIGH_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="ZQ CS number of long counts until the high priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_241" acronym="DDRSS_CTL_241" offset="0x3C4" width="32" description="">
    <bitfield id="ZQ_CS_TIMEOUT_F2" width="16" begin="31" end="16" resetval="0x0" description="ZQ CS number of long counts until the timeout is asserted for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="ZQ_CALLATCH_TIMEOUT_F2" width="16" begin="15" end="0" resetval="0x0" description="ZQ LATCH number of long counts until the timeout is asserted for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_242" acronym="DDRSS_CTL_242" offset="0x3C8" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="ZQ_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="ZQ SW promotion number of long counts until the high priority request is asserted for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_243" acronym="DDRSS_CTL_243" offset="0x3CC" width="32" description="">
    <bitfield id="WATCHDOG_THRESHOLD_BUS_ARB_F0" width="16" begin="31" end="16" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="WATCHDOG_THRESHOLD_TASK_ARB_F0" width="16" begin="15" end="0" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_244" acronym="DDRSS_CTL_244" offset="0x3D0" width="32" description="">
    <bitfield id="WATCHDOG_THRESHOLD_SPLIT_F0" width="16" begin="31" end="16" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F0" width="16" begin="15" end="0" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_245" acronym="DDRSS_CTL_245" offset="0x3D4" width="32" description="">
    <bitfield id="WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F0" width="16" begin="31" end="16" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="WATCHDOG_THRESHOLD_STRATEGY_F0" width="16" begin="15" end="0" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_246" acronym="DDRSS_CTL_246" offset="0x3D8" width="32" description="">
    <bitfield id="WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F0" width="16" begin="31" end="16" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F0" width="16" begin="15" end="0" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_247" acronym="DDRSS_CTL_247" offset="0x3DC" width="32" description="">
    <bitfield id="WATCHDOG_THRESHOLD_BUS_ARB_F1" width="16" begin="31" end="16" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="WATCHDOG_THRESHOLD_TASK_ARB_F1" width="16" begin="15" end="0" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_248" acronym="DDRSS_CTL_248" offset="0x3E0" width="32" description="">
    <bitfield id="WATCHDOG_THRESHOLD_SPLIT_F1" width="16" begin="31" end="16" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F1" width="16" begin="15" end="0" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_249" acronym="DDRSS_CTL_249" offset="0x3E4" width="32" description="">
    <bitfield id="WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F1" width="16" begin="31" end="16" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="WATCHDOG_THRESHOLD_STRATEGY_F1" width="16" begin="15" end="0" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_250" acronym="DDRSS_CTL_250" offset="0x3E8" width="32" description="">
    <bitfield id="WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F1" width="16" begin="31" end="16" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F1" width="16" begin="15" end="0" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_251" acronym="DDRSS_CTL_251" offset="0x3EC" width="32" description="">
    <bitfield id="WATCHDOG_THRESHOLD_BUS_ARB_F2" width="16" begin="31" end="16" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="WATCHDOG_THRESHOLD_TASK_ARB_F2" width="16" begin="15" end="0" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_252" acronym="DDRSS_CTL_252" offset="0x3F0" width="32" description="">
    <bitfield id="WATCHDOG_THRESHOLD_SPLIT_F2" width="16" begin="31" end="16" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F2" width="16" begin="15" end="0" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_253" acronym="DDRSS_CTL_253" offset="0x3F4" width="32" description="">
    <bitfield id="WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F2" width="16" begin="31" end="16" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="WATCHDOG_THRESHOLD_STRATEGY_F2" width="16" begin="15" end="0" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_254" acronym="DDRSS_CTL_254" offset="0x3F8" width="32" description="">
    <bitfield id="WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F2" width="16" begin="31" end="16" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F2" width="16" begin="15" end="0" resetval="0x0" description="When watchdog's counter reaches this threshold, it will assert an error when using frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_255" acronym="DDRSS_CTL_255" offset="0x3FC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WATCHDOG_DIAGNOSTIC_MODE" width="8" begin="15" end="8" resetval="0x0" description="Used to test watchdog timers or to force a failure." range="" rwaccess="RW"/>
    <bitfield id="WATCHDOG_RELOAD" width="8" begin="7" end="0" resetval="0x0" description="Forces reload to assert on all watchdog timers, effectively restarting all watchdog counters and clearing any existing watchdog error assertions." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_CTL_256" acronym="DDRSS_CTL_256" offset="0x400" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_TIMER_LOG" width="20" begin="19" end="0" resetval="0x0" description="Reflects which timers experienced a timeout error (or had an uncleared error) when the timeout interrupt fired." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_257" acronym="DDRSS_CTL_257" offset="0x404" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQCL_F0" width="12" begin="27" end="16" resetval="0x0" description="Number of cycles needed for a ZQCL command for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQINIT_F0" width="12" begin="11" end="0" resetval="0x0" description="Number of cycles needed for a ZQINIT command for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_258" acronym="DDRSS_CTL_258" offset="0x408" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TZQCAL_F0" width="12" begin="27" end="16" resetval="0x0" description="Holds the DRAM ZQCAL value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQCS_F0" width="12" begin="11" end="0" resetval="0x0" description="Number of cycles needed for a ZQCS command for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_259" acronym="DDRSS_CTL_259" offset="0x40C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQINIT_F1" width="12" begin="19" end="8" resetval="0x0" description="Number of cycles needed for a ZQINIT command for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TZQLAT_F0" width="7" begin="6" end="0" resetval="0x0" description="Holds the DRAM ZQLAT value for frequency copy 0 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_260" acronym="DDRSS_CTL_260" offset="0x410" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQCS_F1" width="12" begin="27" end="16" resetval="0x0" description="Number of cycles needed for a ZQCS command for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQCL_F1" width="12" begin="11" end="0" resetval="0x0" description="Number of cycles needed for a ZQCL command for frequency copy 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_261" acronym="DDRSS_CTL_261" offset="0x414" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TZQLAT_F1" width="7" begin="22" end="16" resetval="0x0" description="Holds the DRAM ZQLAT value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TZQCAL_F1" width="12" begin="11" end="0" resetval="0x0" description="Holds the DRAM ZQCAL value for frequency copy 1 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_262" acronym="DDRSS_CTL_262" offset="0x418" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQCL_F2" width="12" begin="27" end="16" resetval="0x0" description="Number of cycles needed for a ZQCL command for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQINIT_F2" width="12" begin="11" end="0" resetval="0x0" description="Number of cycles needed for a ZQINIT command for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_263" acronym="DDRSS_CTL_263" offset="0x41C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TZQCAL_F2" width="12" begin="27" end="16" resetval="0x0" description="Holds the DRAM ZQCAL value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQCS_F2" width="12" begin="11" end="0" resetval="0x0" description="Number of cycles needed for a ZQCS command for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_264" acronym="DDRSS_CTL_264" offset="0x420" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQ_REQ_PENDING" width="1" begin="24" end="24" resetval="0x0" description="Indicates that a ZQ command is currently in progress or waiting to run." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQ_REQ" width="4" begin="19" end="16" resetval="0x0" description="User request to initiate a ZQ calibration." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQ_SW_REQ_START_LATCH_MAP" width="2" begin="9" end="8" resetval="0x0" description="Specifies which chip selects will simultaneously receive a ZQ start or latch command once the ZQ_REQ parameter is written with a ZQ Start or ZQ Latch command." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TZQLAT_F2" width="7" begin="6" end="0" resetval="0x0" description="Holds the DRAM ZQLAT value for frequency copy 2 in cycles." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_265" acronym="DDRSS_CTL_265" offset="0x424" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQRESET_F1" width="12" begin="27" end="16" resetval="0x0" description="Number of cycles needed for a ZQRESET command for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQRESET_F0" width="12" begin="11" end="0" resetval="0x0" description="Number of cycles needed for a ZQRESET command for frequency copy 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_266" acronym="DDRSS_CTL_266" offset="0x428" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQCS_ROTATE" width="1" begin="24" end="24" resetval="0x0" description="For non-LPDDR4 memories, selects whether a ZQCS command will calibrate just one chip select or all chip selects." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NO_ZQ_INIT" width="1" begin="16" end="16" resetval="0x0" description="Disable ZQ operations during initialization." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQRESET_F2" width="12" begin="11" end="0" resetval="0x0" description="Number of cycles needed for a ZQRESET command for frequency copy 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_267" acronym="DDRSS_CTL_267" offset="0x42C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQ_CAL_LATCH_MAP_1" width="2" begin="25" end="24" resetval="0x0" description="Defines which chip select(s) will receive ZQ calibration latch commands simultaneously on iteration 1 of the ZQ LATCH initialization and periodic command sequences." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQ_CAL_START_MAP_1" width="2" begin="17" end="16" resetval="0x0" description="Defines which chip select(s) will receive ZQ calibration start commands simultaneously on iteration 1 of the ZQ START initialization and periodic command sequences." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQ_CAL_LATCH_MAP_0" width="2" begin="9" end="8" resetval="0x0" description="Defines which chip select(s) will receive ZQ calibration latch commands simultaneously on iteration 0 of the ZQ LATCH initialization and periodic command sequences." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQ_CAL_START_MAP_0" width="2" begin="1" end="0" resetval="0x0" description="Defines which chip select(s) will receive ZQ calibration start commands simultaneously on iteration 0 of the ZQ START initialization and periodic command sequences." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_268" acronym="DDRSS_CTL_268" offset="0x430" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ROW_DIFF_1" width="3" begin="26" end="24" resetval="0x0" description="Difference between number of address pins available and number being used for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ROW_DIFF_0" width="3" begin="18" end="16" resetval="0x0" description="Difference between number of address pins available and number being used for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BANK_DIFF_1" width="2" begin="9" end="8" resetval="0x0" description="Encoded number of banks on the DRAM for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BANK_DIFF_0" width="2" begin="1" end="0" resetval="0x0" description="Encoded number of banks on the DRAM for chip select 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_269" acronym="DDRSS_CTL_269" offset="0x434" width="32" description="">
    <bitfield id="CS_VAL_LOWER_0" width="16" begin="31" end="16" resetval="0x0" description="Lower bound address for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COL_DIFF_1" width="4" begin="11" end="8" resetval="0x0" description="Difference between number of column pins available and number being used for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COL_DIFF_0" width="4" begin="3" end="0" resetval="0x0" description="Difference between number of column pins available and number being used for chip select 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_270" acronym="DDRSS_CTL_270" offset="0x438" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ROW_START_VAL_0" width="3" begin="18" end="16" resetval="0x0" description="Row start value for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="CS_VAL_UPPER_0" width="16" begin="15" end="0" resetval="0x0" description="Upper bound address for chip select 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_271" acronym="DDRSS_CTL_271" offset="0x43C" width="32" description="">
    <bitfield id="CS_VAL_UPPER_1" width="16" begin="31" end="16" resetval="0x0" description="Upper bound address for chip select 1." range="" rwaccess="RW"/>
    <bitfield id="CS_VAL_LOWER_1" width="16" begin="15" end="0" resetval="0x0" description="Lower bound address for chip select 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_272" acronym="DDRSS_CTL_272" offset="0x440" width="32" description="">
    <bitfield id="CS_MSK_0" width="16" begin="31" end="16" resetval="0x0" description="Mask applied to the address decode for chip select 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CS_MAP_NON_POW2" width="2" begin="9" end="8" resetval="0x0" description="Defines which chip selects are non-power-of-2 memory sizes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ROW_START_VAL_1" width="3" begin="2" end="0" resetval="0x0" description="Row start value for chip select 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_273" acronym="DDRSS_CTL_273" offset="0x444" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="28" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CS_LOWER_ADDR_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables moving the CS field to lower in the address map." range="" rwaccess="RW"/>
    <bitfield id="CS_MSK_1" width="16" begin="15" end="0" resetval="0x0" description="Mask applied to the address decode for chip select 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_274" acronym="DDRSS_CTL_274" offset="0x448" width="32" description="">
    <bitfield id="COMMAND_AGE_COUNT" width="8" begin="31" end="24" resetval="0x0" description="Initial value of individual command aging counters for command aging." range="" rwaccess="RW"/>
    <bitfield id="AGE_COUNT" width="8" begin="23" end="16" resetval="0x0" description="Initial value of master aging-rate counter for command aging." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="APREBIT" width="5" begin="12" end="8" resetval="0xA" description="Location of the auto pre-charge bit in the DRAM address." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_275" acronym="DDRSS_CTL_275" offset="0x44C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLACEMENT_EN" width="1" begin="24" end="24" resetval="0x0" description="Enable placement logic for command queue." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BANK_SPLIT_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable bank splitting as a rule for command queue placement." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDR_COLLISION_MPM_DIS" width="1" begin="8" end="8" resetval="0x0" description="Disable address collision detection extension using micro page mask for command queue placement and selection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDR_CMP_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable address collision detection as a rule for command queue placement." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_276" acronym="DDRSS_CTL_276" offset="0x450" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CS_SAME_EN" width="1" begin="24" end="24" resetval="0x0" description="Enable chip select grouping when read/write grouping as a rule for command queue placement." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RW_SAME_PAGE_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable page grouping when read/write grouping as a rule for command queue placement." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RW_SAME_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable read/write grouping as a rule for command queue placement." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRIORITY_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable priority as a rule for command queue placement." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_277" acronym="DDRSS_CTL_277" offset="0x454" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SWAP_EN" width="1" begin="24" end="24" resetval="0x0" description="Enable command swapping logic in execution unit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NUM_Q_ENTRIES_ACT_DISABLE" width="5" begin="20" end="16" resetval="0x0" description="Number of queue entries in which ACT requests will be disabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_RW_GROUP_W_BNK_CONFLICT" width="2" begin="9" end="8" resetval="0x0" description="Disables placement to read/write group when grouping creates a bank collision." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="W2R_SPLIT_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable splitting of commands to the same chip select from a write to a read command as a rule for command queue placement." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_278" acronym="DDRSS_CTL_278" offset="0x458" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REDUC" width="1" begin="24" end="24" resetval="0x0" description="Enable the half datapath feature of the controller." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CS_MAP" width="2" begin="17" end="16" resetval="0x0" description="Defines which chip selects are active." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INHIBIT_DRAM_CMD" width="2" begin="9" end="8" resetval="0x0" description="Inhibit command types from being executed from the command queue." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_RD_INTERLEAVE" width="1" begin="0" end="0" resetval="0x0" description="Disable read data interleaving for commands from the same port, regardless of the requestor ID." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_279" acronym="DDRSS_CTL_279" offset="0x45C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FAULT_FIFO_PROTECTION_EN" width="18" begin="17" end="0" resetval="0x0" description="Enables fault fifo protection features." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_280" acronym="DDRSS_CTL_280" offset="0x460" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FAULT_FIFO_PROTECTION_STATUS" width="18" begin="17" end="0" resetval="0x0" description="Status of fault fifo protection modules." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_281" acronym="DDRSS_CTL_281" offset="0x464" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRITE_ADDR_CHAN_PARITY_EN" width="1" begin="24" end="24" resetval="0x0" description="Enables parity checking on the AXI write command (address) channel." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FAULT_FIFO_PROTECTION_INJECTION_EN" width="18" begin="17" end="0" resetval="0x0" description="Triggers error injection for fault fifo protection modules." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_282" acronym="DDRSS_CTL_282" offset="0x468" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="READ_DATA_CHAN_PARITY_EN" width="1" begin="24" end="24" resetval="0x0" description="Enables parity checking on the AXI read data channel." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="READ_ADDR_CHAN_PARITY_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables parity checking on the AXI read command (address) channel." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRITE_RESP_CHAN_PARITY_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables parity checking on the AXI write response channel." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRITE_DATA_CHAN_PARITY_EN" width="2" begin="1" end="0" resetval="0x0" description="Enables parity checking on the AXI write data channel." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_283" acronym="DDRSS_CTL_283" offset="0x46C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="READ_PARITY_ERR_RRESP_EN" width="1" begin="24" end="24" resetval="0x0" description="Enables AXI ERROR responses on the AXI read data channel for any parity errors that occurred on the read command (address) channel." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PARITY_ERR_BRESP_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables AXI ERROR responses on the AXI write response channel for any parity errors that occured on either the write command (address) or write data channels." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_284" acronym="DDRSS_CTL_284" offset="0x470" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="READ_ADDR_CHAN_TRIGGER_PARITY_EN" width="1" begin="24" end="24" resetval="0x0" description="Triggers a parity error on the AXI read command (address) channel." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRITE_RESP_CHAN_CORRUPT_PARITY_EN" width="1" begin="16" end="16" resetval="0x0" description="Corrupts the parity on the AXI write response channel." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRITE_DATA_CHAN_TRIGGER_PARITY_EN" width="1" begin="8" end="8" resetval="0x0" description="Triggers a parity error on the AXI write data channel." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRITE_ADDR_CHAN_TRIGGER_PARITY_EN" width="1" begin="0" end="0" resetval="0x0" description="Triggers a parity error on the AXI write command (address) channel." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_285" acronym="DDRSS_CTL_285" offset="0x474" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENHANCED_PARITY_PROTECTION_EN" width="1" begin="24" end="24" resetval="0x0" description="Enable byte parity implementation on addr/data channels." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PARITY_ERR_CORRUPT_ECC_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables corruption of ECC code if an AXI parity error is detected." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_AXI_ERROR_RESPONSE_INHIBIT" width="1" begin="8" end="8" resetval="0x0" description="Inhibits AXI ERROR responses when an ECC error occurs on the AXI read data channel." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="READ_DATA_CHAN_CORRUPT_PARITY_EN" width="1" begin="0" end="0" resetval="0x0" description="Corrupts the parity on the AXI read data channel." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_286" acronym="DDRSS_CTL_286" offset="0x478" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEVICE2_BYTE0_CS0" width="4" begin="27" end="24" resetval="0x0" description="Defines the byte location of byte0 in the memory datapath for device 2 on chip 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEVICE1_BYTE0_CS0" width="4" begin="19" end="16" resetval="0x0" description="Defines the byte location of byte0 in the memory datapath for device 1 on chip 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEVICE0_BYTE0_CS0" width="4" begin="11" end="8" resetval="0x0" description="Defines the byte location of byte0 in the memory datapath for device 0 on chip 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MEMDATA_RATIO_0" width="3" begin="2" end="0" resetval="0x0" description="Defines the ratio of the DRAM device size on chip select 0 to the memory data width." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_287" acronym="DDRSS_CTL_287" offset="0x47C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEVICE1_BYTE0_CS1" width="4" begin="27" end="24" resetval="0x0" description="Defines the byte location of byte0 in the memory datapath for device 1 on chip 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEVICE0_BYTE0_CS1" width="4" begin="19" end="16" resetval="0x0" description="Defines the byte location of byte0 in the memory datapath for device 0 on chip 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MEMDATA_RATIO_1" width="3" begin="10" end="8" resetval="0x0" description="Defines the ratio of the DRAM device size on chip select 1 to the memory data width." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEVICE3_BYTE0_CS0" width="4" begin="3" end="0" resetval="0x0" description="Defines the byte location of byte0 in the memory datapath for device 3 on chip 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_288" acronym="DDRSS_CTL_288" offset="0x480" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IN_ORDER_ACCEPT" width="1" begin="24" end="24" resetval="0x0" description="Forces the controller to accept commands in the order in which they are placed in the command queue." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="Q_FULLNESS" width="5" begin="20" end="16" resetval="0x0" description="Quantity that determines command queue almost full assertion(q_almost_full)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEVICE3_BYTE0_CS1" width="4" begin="11" end="8" resetval="0x0" description="Defines the byte location of byte0 in the memory datapath for device 3 on chip 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEVICE2_BYTE0_CS1" width="4" begin="3" end="0" resetval="0x0" description="Defines the byte location of byte0 in the memory datapath for device 2 on chip 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_289" acronym="DDRSS_CTL_289" offset="0x484" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTRLUPD_REQ_PER_AREF_EN" width="1" begin="24" end="24" resetval="0x0" description="Enable an automatic controller-initiated update (dfi_ctrlupd_req) after every refresh." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTRLUPD_REQ" width="1" begin="16" end="16" resetval="0x0" description="Assert the DFI controller-initiated update request signal dfi_ctrlupd_req." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONTROLLER_BUSY" width="1" begin="8" end="8" resetval="0x0" description="Indicator that the controller is processing a command." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR_ORDER_REQ" width="2" begin="1" end="0" resetval="0x0" description="Determines if the controller can re-order write commands from the same source ID and/or the same port." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_290" acronym="DDRSS_CTL_290" offset="0x488" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PREAMBLE_SUPPORT_F2" width="2" begin="25" end="24" resetval="0x0" description="Selection of one or two cycle preamble for read and write burst transfers for frequency copy 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PREAMBLE_SUPPORT_F1" width="2" begin="17" end="16" resetval="0x0" description="Selection of one or two cycle preamble for read and write burst transfers for frequency copy 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PREAMBLE_SUPPORT_F0" width="2" begin="9" end="8" resetval="0x0" description="Selection of one or two cycle preamble for read and write burst transfers for frequency copy 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTRLUPD_AREF_HP_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable an automatic controller-initiated update (dfi_ctrlupd_req) after every high priority refresh when executing as a subtask request." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_291" acronym="DDRSS_CTL_291" offset="0x48C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_ERROR" width="5" begin="28" end="24" resetval="0x0" description="Indicates that the DFI error flag has been asserted." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_DBI_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables controller support of DRAM DBI feature for read data with DDR4 devices." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR_DBI_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables controller support of DRAM DBI feature for write data with DDR4 devices." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_PREAMBLE_TRAINING_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable read preamble training during gate training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_292" acronym="DDRSS_CTL_292" offset="0x490" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_ERROR_INFO" width="20" begin="19" end="0" resetval="0x0" description="Holds the encoded DFI error type associated with the DFI_ERROR parameter assertion." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_293" acronym="DDRSS_CTL_293" offset="0x494" width="32" description="">
    <bitfield id="INT_STATUS_0" width="32" begin="31" end="0" resetval="0x0" description="Status of interrupt features in the controller." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_294" acronym="DDRSS_CTL_294" offset="0x498" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="INT_STATUS_1" width="13" begin="12" end="0" resetval="0x0" description="Status of interrupt features in the controller." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_295" acronym="DDRSS_CTL_295" offset="0x49C" width="32" description="">
    <bitfield id="INT_ACK_0" width="32" begin="31" end="0" resetval="0x0" description="Clear mask of the INT_STATUS parameter." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_CTL_296" acronym="DDRSS_CTL_296" offset="0x4A0" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="INT_ACK_1" width="12" begin="11" end="0" resetval="0x0" description="Clear mask of the INT_STATUS parameter." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_CTL_297" acronym="DDRSS_CTL_297" offset="0x4A4" width="32" description="">
    <bitfield id="INT_MASK_0" width="32" begin="31" end="0" resetval="0x0" description="Mask for the controller_int signal from the INT_STATUS parameter." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_298" acronym="DDRSS_CTL_298" offset="0x4A8" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_MASK_1" width="13" begin="12" end="0" resetval="0x0" description="Mask for the controller_int signal from the INT_STATUS parameter." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_299" acronym="DDRSS_CTL_299" offset="0x4AC" width="32" description="">
    <bitfield id="OUT_OF_RANGE_ADDR_0" width="32" begin="31" end="0" resetval="0x0" description="Address of command that caused an out-of-range interrupt." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_300" acronym="DDRSS_CTL_300" offset="0x4B0" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="OUT_OF_RANGE_TYPE" width="7" begin="30" end="24" resetval="0x0" description="Type of command that caused an out-of-range interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="OUT_OF_RANGE_LENGTH" width="12" begin="19" end="8" resetval="0x0" description="Length of command that caused an out-of-range interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="OUT_OF_RANGE_ADDR_1" width="3" begin="2" end="0" resetval="0x0" description="Address of command that caused an out-of-range interrupt." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_301" acronym="DDRSS_CTL_301" offset="0x4B4" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="OUT_OF_RANGE_SOURCE_ID" width="6" begin="5" end="0" resetval="0x0" description="Source ID of command that caused an out-of-range interrupt." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_302" acronym="DDRSS_CTL_302" offset="0x4B8" width="32" description="">
    <bitfield id="BIST_EXP_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="Expected data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_303" acronym="DDRSS_CTL_303" offset="0x4BC" width="32" description="">
    <bitfield id="BIST_EXP_DATA_1" width="32" begin="31" end="0" resetval="0x0" description="Expected data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_304" acronym="DDRSS_CTL_304" offset="0x4C0" width="32" description="">
    <bitfield id="BIST_EXP_DATA_2" width="32" begin="31" end="0" resetval="0x0" description="Expected data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_305" acronym="DDRSS_CTL_305" offset="0x4C4" width="32" description="">
    <bitfield id="BIST_EXP_DATA_3" width="32" begin="31" end="0" resetval="0x0" description="Expected data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_306" acronym="DDRSS_CTL_306" offset="0x4C8" width="32" description="">
    <bitfield id="BIST_FAIL_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="Actual data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_307" acronym="DDRSS_CTL_307" offset="0x4CC" width="32" description="">
    <bitfield id="BIST_FAIL_DATA_1" width="32" begin="31" end="0" resetval="0x0" description="Actual data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_308" acronym="DDRSS_CTL_308" offset="0x4D0" width="32" description="">
    <bitfield id="BIST_FAIL_DATA_2" width="32" begin="31" end="0" resetval="0x0" description="Actual data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_309" acronym="DDRSS_CTL_309" offset="0x4D4" width="32" description="">
    <bitfield id="BIST_FAIL_DATA_3" width="32" begin="31" end="0" resetval="0x0" description="Actual data on BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_310" acronym="DDRSS_CTL_310" offset="0x4D8" width="32" description="">
    <bitfield id="BIST_FAIL_ADDR_0" width="32" begin="31" end="0" resetval="0x0" description="Address of BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_311" acronym="DDRSS_CTL_311" offset="0x4DC" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="BIST_FAIL_ADDR_1" width="3" begin="2" end="0" resetval="0x0" description="Address of BIST error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_312" acronym="DDRSS_CTL_312" offset="0x4E0" width="32" description="">
    <bitfield id="PORT_CMD_ERROR_ADDR_0" width="32" begin="31" end="0" resetval="0x0" description="Address of command that caused the PORT command error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_313" acronym="DDRSS_CTL_313" offset="0x4E4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ODT_RD_MAP_CS0" width="2" begin="25" end="24" resetval="0x0" description="Determines which chip(s) will have termination when a read occurs on chip select 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_CMD_ERROR_TYPE" width="2" begin="17" end="16" resetval="0x0" description="Type of error and access type that caused the PORT command error." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_CMD_ERROR_ID" width="6" begin="13" end="8" resetval="0x0" description="Source ID of command that caused the PORT command error." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_CMD_ERROR_ADDR_1" width="3" begin="2" end="0" resetval="0x0" description="Address of command that caused the PORT command error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_314" acronym="DDRSS_CTL_314" offset="0x4E8" width="32" description="">
    <bitfield id="TODTL_2CMD_F0" width="8" begin="31" end="24" resetval="0x0" description="Defines the DRAM delay from an ODT de-assertion to the next non-write, non-read command." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ODT_WR_MAP_CS1" width="2" begin="17" end="16" resetval="0x0" description="Determines which chip(s) will have termination when a write occurs on chip select 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ODT_RD_MAP_CS1" width="2" begin="9" end="8" resetval="0x0" description="Determines which chip(s) will have termination when a read occurs on chip select 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ODT_WR_MAP_CS0" width="2" begin="1" end="0" resetval="0x0" description="Determines which chip(s) will have termination when a write occurs on chip select 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_315" acronym="DDRSS_CTL_315" offset="0x4EC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TODTH_WR_F1" width="4" begin="27" end="24" resetval="0x0" description="Defines the DRAM minimum ODT high time after an ODT assertion for a write command." range="" rwaccess="RW"/>
    <bitfield id="TODTL_2CMD_F1" width="8" begin="23" end="16" resetval="0x0" description="Defines the DRAM delay from an ODT de-assertion to the next non-write, non-read command." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TODTH_RD_F0" width="4" begin="11" end="8" resetval="0x0" description="Defines the DRAM minimum ODT high time after an ODT assertion for a read command." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TODTH_WR_F0" width="4" begin="3" end="0" resetval="0x0" description="Defines the DRAM minimum ODT high time after an ODT assertion for a write command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_316" acronym="DDRSS_CTL_316" offset="0x4F0" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TODTH_RD_F2" width="4" begin="27" end="24" resetval="0x0" description="Defines the DRAM minimum ODT high time after an ODT assertion for a read command." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TODTH_WR_F2" width="4" begin="19" end="16" resetval="0x0" description="Defines the DRAM minimum ODT high time after an ODT assertion for a write command." range="" rwaccess="RW"/>
    <bitfield id="TODTL_2CMD_F2" width="8" begin="15" end="8" resetval="0x0" description="Defines the DRAM delay from an ODT de-assertion to the next non-write, non-read command." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TODTH_RD_F1" width="4" begin="3" end="0" resetval="0x0" description="Defines the DRAM minimum ODT high time after an ODT assertion for a read command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_317" acronym="DDRSS_CTL_317" offset="0x4F4" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EN_ODT_ASSERT_EXCEPT_RD" width="1" begin="24" end="24" resetval="0x0" description="Enable controller to assert ODT at all times except during reads." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ODT_EN_F2" width="1" begin="16" end="16" resetval="0x0" description="Enable support of DRAM ODT." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ODT_EN_F1" width="1" begin="8" end="8" resetval="0x0" description="Enable support of DRAM ODT." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ODT_EN_F0" width="1" begin="0" end="0" resetval="0x0" description="Enable support of DRAM ODT." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_318" acronym="DDRSS_CTL_318" offset="0x4F8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_TO_ODTH_F0" width="6" begin="29" end="24" resetval="0x0" description="Defines the delay from a read command to ODT assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR_TO_ODTH_F2" width="6" begin="21" end="16" resetval="0x0" description="Defines the delay from a write command to ODT assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR_TO_ODTH_F1" width="6" begin="13" end="8" resetval="0x0" description="Defines the delay from a write command to ODT assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR_TO_ODTH_F0" width="6" begin="5" end="0" resetval="0x0" description="Defines the delay from a write command to ODT assertion." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_319" acronym="DDRSS_CTL_319" offset="0x4FC" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RW2MRW_DLY_F1" width="5" begin="28" end="24" resetval="0x8" description="Additional delay to insert between read or write and mode_reg_write." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RW2MRW_DLY_F0" width="5" begin="20" end="16" resetval="0x8" description="Additional delay to insert between read or write and mode_reg_write." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_TO_ODTH_F2" width="6" begin="13" end="8" resetval="0x0" description="Defines the delay from a read command to ODT assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_TO_ODTH_F1" width="6" begin="5" end="0" resetval="0x0" description="Defines the delay from a read command to ODT assertion." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_320" acronym="DDRSS_CTL_320" offset="0x500" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="W2R_DIFFCS_DLY_F0" width="5" begin="28" end="24" resetval="0x1" description="Additional delay to insert between writes and reads to different chip selects." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="R2W_DIFFCS_DLY_F0" width="5" begin="20" end="16" resetval="0x1" description="Additional delay to insert between reads and writes to different chip selects." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="R2R_DIFFCS_DLY_F0" width="5" begin="12" end="8" resetval="0x1" description="Additional delay to insert between reads to different chip selects." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RW2MRW_DLY_F2" width="5" begin="4" end="0" resetval="0x8" description="Additional delay to insert between read or write and mode_reg_write." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_321" acronym="DDRSS_CTL_321" offset="0x504" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="W2R_DIFFCS_DLY_F1" width="5" begin="28" end="24" resetval="0x1" description="Additional delay to insert between writes and reads to different chip selects." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="R2W_DIFFCS_DLY_F1" width="5" begin="20" end="16" resetval="0x1" description="Additional delay to insert between reads and writes to different chip selects." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="R2R_DIFFCS_DLY_F1" width="5" begin="12" end="8" resetval="0x1" description="Additional delay to insert between reads to different chip selects." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="W2W_DIFFCS_DLY_F0" width="5" begin="4" end="0" resetval="0x1" description="Additional delay to insert between writes to different chip selects." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_322" acronym="DDRSS_CTL_322" offset="0x508" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="W2R_DIFFCS_DLY_F2" width="5" begin="28" end="24" resetval="0x1" description="Additional delay to insert between writes and reads to different chip selects." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="R2W_DIFFCS_DLY_F2" width="5" begin="20" end="16" resetval="0x1" description="Additional delay to insert between reads and writes to different chip selects." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="R2R_DIFFCS_DLY_F2" width="5" begin="12" end="8" resetval="0x1" description="Additional delay to insert between reads to different chip selects." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="W2W_DIFFCS_DLY_F1" width="5" begin="4" end="0" resetval="0x1" description="Additional delay to insert between writes to different chip selects." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_323" acronym="DDRSS_CTL_323" offset="0x50C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="R2W_SAMECS_DLY_F1" width="5" begin="28" end="24" resetval="0x2" description="Additional delay to insert between reads and writes to the same chip select." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="R2W_SAMECS_DLY_F0" width="5" begin="20" end="16" resetval="0x2" description="Additional delay to insert between reads and writes to the same chip select." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="R2R_SAMECS_DLY" width="5" begin="12" end="8" resetval="0x0" description="Additional delay to insert between two reads to the same chip select." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="W2W_DIFFCS_DLY_F2" width="5" begin="4" end="0" resetval="0x1" description="Additional delay to insert between writes to different chip selects." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_324" acronym="DDRSS_CTL_324" offset="0x510" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDQSCK_MAX_F0" width="4" begin="27" end="24" resetval="0x0" description="Additional delay needed for tDQSCK." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="W2W_SAMECS_DLY" width="5" begin="20" end="16" resetval="0x0" description="Additional delay to insert between two writes to the same chip select." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="W2R_SAMECS_DLY" width="5" begin="12" end="8" resetval="0x0" description="Additional delay to insert between writes and reads to the same chip select." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="R2W_SAMECS_DLY_F2" width="5" begin="4" end="0" resetval="0x2" description="Additional delay to insert between reads and writes to the same chip select." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_325" acronym="DDRSS_CTL_325" offset="0x514" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDQSCK_MAX_F2" width="4" begin="27" end="24" resetval="0x0" description="Additional delay needed for tDQSCK." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDQSCK_MIN_F1" width="3" begin="18" end="16" resetval="0x0" description="Additional delay needed for tDQSCK." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDQSCK_MAX_F1" width="4" begin="11" end="8" resetval="0x0" description="Additional delay needed for tDQSCK." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDQSCK_MIN_F0" width="3" begin="2" end="0" resetval="0x0" description="Additional delay needed for tDQSCK." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_326" acronym="DDRSS_CTL_326" offset="0x518" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SWLVL_START" width="1" begin="24" end="24" resetval="0x0" description="User request to initiate software leveling of type in the SW_LEVELING_MODE parameter." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SWLVL_LOAD" width="1" begin="16" end="16" resetval="0x0" description="User request to load delays and execute software leveling." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SW_LEVELING_MODE" width="3" begin="10" end="8" resetval="0x0" description="Defines the leveling operation for software leveling." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDQSCK_MIN_F2" width="3" begin="2" end="0" resetval="0x0" description="Additional delay needed for tDQSCK." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_327" acronym="DDRSS_CTL_327" offset="0x51C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SWLVL_RESP_1" width="1" begin="24" end="24" resetval="0x0" description="Leveling response for data slice 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SWLVL_RESP_0" width="1" begin="16" end="16" resetval="0x0" description="Leveling response for data slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SWLVL_OP_DONE" width="1" begin="8" end="8" resetval="0x0" description="Signals that software leveling is currently in progress." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SWLVL_EXIT" width="1" begin="0" end="0" resetval="0x0" description="User request to exit software leveling." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_CTL_328" acronym="DDRSS_CTL_328" offset="0x520" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLVL_REQ" width="1" begin="24" end="24" resetval="0x0" description="User request to initiate write leveling." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHYUPD_APPEND_EN" width="1" begin="16" end="16" resetval="0x0" description="Specifies if a PHY update will be run prior to completing a training sequence." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SWLVL_RESP_3" width="1" begin="8" end="8" resetval="0x0" description="Leveling response for data slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SWLVL_RESP_2" width="1" begin="0" end="0" resetval="0x0" description="Leveling response for data slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_329" acronym="DDRSS_CTL_329" offset="0x524" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLVL_EN" width="1" begin="24" end="24" resetval="0x0" description="Enable the MC write leveling module." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WLMRD" width="6" begin="21" end="16" resetval="0x0" description="Delay from issuing MRS to first write leveling strobe." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WLDQSEN" width="6" begin="13" end="8" resetval="0x0" description="Delay from issuing MRS to first DQS strobe for write leveling." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLVL_CS" width="1" begin="0" end="0" resetval="0x0" description="Specifies the target chip select for the write leveling operation initiated through the WRLVL_REQ parameter." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_330" acronym="DDRSS_CTL_330" offset="0x528" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLVL_RESP_MASK" width="4" begin="27" end="24" resetval="0x0" description="Mask for the dfi_wrlvl_resp signal during write leveling." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLVL_ON_SREF_EXIT" width="1" begin="16" end="16" resetval="0x0" description="Enables automatic write leveling on a self-refresh exit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLVL_PERIODIC" width="1" begin="8" end="8" resetval="0x0" description="Enables the use of the dfi_lvl_periodic signal during write leveling." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_PHY_WRLVL_MODE" width="1" begin="0" end="0" resetval="0x0" description="Specifies the PHY support for DFI write leveling." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_331" acronym="DDRSS_CTL_331" offset="0x52C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLVL_ERROR_STATUS" width="3" begin="26" end="24" resetval="0x0" description="Holds the error associated with the write level error interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLVL_CS_MAP" width="2" begin="17" end="16" resetval="0x0" description="Defines the chip select map for write leveling operations." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLVL_ROTATE" width="1" begin="8" end="8" resetval="0x0" description="Enables rotational CS for interval write leveling." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLVL_AREF_EN" width="1" begin="0" end="0" resetval="0x0" description="Enables refreshes and other non-data commands to execute in the middle of write leveling." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_332" acronym="DDRSS_CTL_332" offset="0x530" width="32" description="">
    <bitfield id="WRLVL_HIGH_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="Write leveling high threshold number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="WRLVL_NORM_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="Write leveling normal threshold number of long counts until the normal priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_333" acronym="DDRSS_CTL_333" offset="0x534" width="32" description="">
    <bitfield id="WRLVL_SW_PROMOTE_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="Write leveling promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="WRLVL_TIMEOUT_F0" width="16" begin="15" end="0" resetval="0x0" description="Write leveling timeout number of long counts until the timeout is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_334" acronym="DDRSS_CTL_334" offset="0x538" width="32" description="">
    <bitfield id="WRLVL_NORM_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="Write leveling normal threshold number of long counts until the normal priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="WRLVL_DFI_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="Write leveling promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_335" acronym="DDRSS_CTL_335" offset="0x53C" width="32" description="">
    <bitfield id="WRLVL_TIMEOUT_F1" width="16" begin="31" end="16" resetval="0x0" description="Write leveling timeout number of long counts until the timeout is asserted." range="" rwaccess="RW"/>
    <bitfield id="WRLVL_HIGH_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="Write leveling high threshold number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_336" acronym="DDRSS_CTL_336" offset="0x540" width="32" description="">
    <bitfield id="WRLVL_DFI_PROMOTE_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="Write leveling promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="WRLVL_SW_PROMOTE_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="Write leveling promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_337" acronym="DDRSS_CTL_337" offset="0x544" width="32" description="">
    <bitfield id="WRLVL_HIGH_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="Write leveling high threshold number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="WRLVL_NORM_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="Write leveling normal threshold number of long counts until the normal priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_338" acronym="DDRSS_CTL_338" offset="0x548" width="32" description="">
    <bitfield id="WRLVL_SW_PROMOTE_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="Write leveling promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="WRLVL_TIMEOUT_F2" width="16" begin="15" end="0" resetval="0x0" description="Write leveling timeout number of long counts until the timeout is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_339" acronym="DDRSS_CTL_339" offset="0x54C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_REQ" width="1" begin="24" end="24" resetval="0x0" description="User request to initiate gate training." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_REQ" width="1" begin="16" end="16" resetval="0x0" description="User request to initiate data eye training." range="" rwaccess="W"/>
    <bitfield id="WRLVL_DFI_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="Write leveling promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_340" acronym="DDRSS_CTL_340" offset="0x550" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_PHY_RDLVL_MODE" width="1" begin="24" end="24" resetval="0x0" description="Specifies the PHY support for DFI data eye training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_SEQ_EN" width="4" begin="19" end="16" resetval="0x0" description="Specifies the pattern, format and MPR for gate training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_SEQ_EN" width="4" begin="11" end="8" resetval="0x0" description="Specifies the pattern, format and MPR for data eye training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_CS" width="1" begin="0" end="0" resetval="0x0" description="Specifies the target chip select for the data eye training operation initiated through the RDLVL_REQ parameter or the gate training operation initiated through the RDLVL_GATE_REQ parameter." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_341" acronym="DDRSS_CTL_341" offset="0x554" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_PERIODIC" width="1" begin="24" end="24" resetval="0x0" description="Enables the use of the dfi_lvl_periodic signal during gate training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_ON_SREF_EXIT" width="1" begin="16" end="16" resetval="0x0" description="Enables automatic data eye training on a self-refresh exit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_PERIODIC" width="1" begin="8" end="8" resetval="0x0" description="Enables the use of the dfi_lvl_periodic signal during data eye training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_PHY_RDLVL_GATE_MODE" width="1" begin="0" end="0" resetval="0x0" description="Specifies the PHY support for DFI gate training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_342" acronym="DDRSS_CTL_342" offset="0x558" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_AREF_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables refreshes and other non-data commands to execute in the middle of gate training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_AREF_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables refreshes and other non-data commands to execute in the middle of data eye training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_ON_SREF_EXIT" width="1" begin="0" end="0" resetval="0x0" description="Enables automatic gate training on a self-refresh exit." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_343" acronym="DDRSS_CTL_343" offset="0x55C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_CS_MAP" width="2" begin="25" end="24" resetval="0x0" description="Defines the chip select map for gate training operations." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_CS_MAP" width="2" begin="17" end="16" resetval="0x0" description="Defines the chip select map for data eye training operations." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_ROTATE" width="1" begin="8" end="8" resetval="0x0" description="Enables rotational CS for interval gate training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_ROTATE" width="1" begin="0" end="0" resetval="0x0" description="Enables rotational CS for interval data eye training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_344" acronym="DDRSS_CTL_344" offset="0x560" width="32" description="">
    <bitfield id="RDLVL_HIGH_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="Read leveling high threshold number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_NORM_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="Read leveling normal threshold number of long counts until the normal priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_345" acronym="DDRSS_CTL_345" offset="0x564" width="32" description="">
    <bitfield id="RDLVL_SW_PROMOTE_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="Read leveling promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_TIMEOUT_F0" width="16" begin="15" end="0" resetval="0x0" description="Read leveling timeout number of long counts until the timeout is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_346" acronym="DDRSS_CTL_346" offset="0x568" width="32" description="">
    <bitfield id="RDLVL_GATE_NORM_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="Gate training normal threshold number of long counts until the normal priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_DFI_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="Read leveling promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_347" acronym="DDRSS_CTL_347" offset="0x56C" width="32" description="">
    <bitfield id="RDLVL_GATE_TIMEOUT_F0" width="16" begin="31" end="16" resetval="0x0" description="Gate training timeout number of long counts until the timeout is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_HIGH_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="Gate training high threshold number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_348" acronym="DDRSS_CTL_348" offset="0x570" width="32" description="">
    <bitfield id="RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="Gate training promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_SW_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="Gate training promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_349" acronym="DDRSS_CTL_349" offset="0x574" width="32" description="">
    <bitfield id="RDLVL_HIGH_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="Read leveling high threshold number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_NORM_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="Read leveling normal threshold number of long counts until the normal priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_350" acronym="DDRSS_CTL_350" offset="0x578" width="32" description="">
    <bitfield id="RDLVL_SW_PROMOTE_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="Read leveling promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_TIMEOUT_F1" width="16" begin="15" end="0" resetval="0x0" description="Read leveling timeout number of long counts until the timeout is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_351" acronym="DDRSS_CTL_351" offset="0x57C" width="32" description="">
    <bitfield id="RDLVL_GATE_NORM_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="Gate training normal threshold number of long counts until the normal priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_DFI_PROMOTE_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="Read leveling promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_352" acronym="DDRSS_CTL_352" offset="0x580" width="32" description="">
    <bitfield id="RDLVL_GATE_TIMEOUT_F1" width="16" begin="31" end="16" resetval="0x0" description="Gate training timeout number of long counts until the timeout is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_HIGH_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="Gate training high threshold number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_353" acronym="DDRSS_CTL_353" offset="0x584" width="32" description="">
    <bitfield id="RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="Gate training promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_SW_PROMOTE_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="Gate training promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_354" acronym="DDRSS_CTL_354" offset="0x588" width="32" description="">
    <bitfield id="RDLVL_HIGH_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="Read leveling high threshold number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_NORM_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="Read leveling normal threshold number of long counts until the normal priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_355" acronym="DDRSS_CTL_355" offset="0x58C" width="32" description="">
    <bitfield id="RDLVL_SW_PROMOTE_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="Read leveling promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_TIMEOUT_F2" width="16" begin="15" end="0" resetval="0x0" description="Read leveling timeout number of long counts until the timeout is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_356" acronym="DDRSS_CTL_356" offset="0x590" width="32" description="">
    <bitfield id="RDLVL_GATE_NORM_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="Gate training normal threshold number of long counts until the normal priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_DFI_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="Read leveling promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_357" acronym="DDRSS_CTL_357" offset="0x594" width="32" description="">
    <bitfield id="RDLVL_GATE_TIMEOUT_F2" width="16" begin="31" end="16" resetval="0x0" description="Gate training timeout number of long counts until the timeout is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_HIGH_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="Gate training high threshold number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_358" acronym="DDRSS_CTL_358" offset="0x598" width="32" description="">
    <bitfield id="RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="Gate training promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_SW_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="Gate training promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_359" acronym="DDRSS_CTL_359" offset="0x59C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_CS" width="1" begin="8" end="8" resetval="0x0" description="Specifies the target chip select for the CA training operation initiated through the CALVL_REQ parameter." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_REQ" width="1" begin="0" end="0" resetval="0x0" description="User request to initiate CA training." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_CTL_360" acronym="DDRSS_CTL_360" offset="0x5A0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_PAT_0" width="20" begin="19" end="0" resetval="0x0" description="CA Training pattern 0 driven on the CA bus during a calibration command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_361" acronym="DDRSS_CTL_361" offset="0x5A4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_BG_PAT_0" width="20" begin="19" end="0" resetval="0x0" description="CA Training pattern 0 driven on the CA bus before and after a calibration command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_362" acronym="DDRSS_CTL_362" offset="0x5A8" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_PAT_1" width="20" begin="19" end="0" resetval="0x0" description="CA Training pattern 1 driven on the CA bus during a calibration command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_363" acronym="DDRSS_CTL_363" offset="0x5AC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_BG_PAT_1" width="20" begin="19" end="0" resetval="0x0" description="CA Training pattern 1 driven on the CA bus before and after a calibration command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_364" acronym="DDRSS_CTL_364" offset="0x5B0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_PAT_2" width="20" begin="19" end="0" resetval="0x0" description="CA Training pattern 2 driven on the CA bus during a calibration command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_365" acronym="DDRSS_CTL_365" offset="0x5B4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_BG_PAT_2" width="20" begin="19" end="0" resetval="0x0" description="CA Training pattern 2 driven on the CA bus before and after a calibration command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_366" acronym="DDRSS_CTL_366" offset="0x5B8" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_PAT_3" width="20" begin="19" end="0" resetval="0x0" description="CA Training pattern 3 driven on the CA bus during a calibration command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_367" acronym="DDRSS_CTL_367" offset="0x5BC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_BG_PAT_3" width="20" begin="19" end="0" resetval="0x0" description="CA Training pattern 3 driven on the CA bus before and after a calibration command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_368" acronym="DDRSS_CTL_368" offset="0x5C0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_PERIODIC" width="1" begin="24" end="24" resetval="0x0" description="Enables the use of the dfi_lvl_periodic signal during CA training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_PHY_CALVL_MODE" width="1" begin="16" end="16" resetval="0x0" description="Specifies the PHY support for DFI CA training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_SEQ_EN" width="2" begin="9" end="8" resetval="0x0" description="Specifies which CA training patterns will be used." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_369" acronym="DDRSS_CTL_369" offset="0x5C4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_CS_MAP" width="2" begin="25" end="24" resetval="0x0" description="Defines the chip select map for CA training operations." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_ROTATE" width="1" begin="16" end="16" resetval="0x0" description="Enables rotational CS for interval CA training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_AREF_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables refreshes and other non-data commands to execute in the middle of CA training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_ON_SREF_EXIT" width="1" begin="0" end="0" resetval="0x0" description="Enables automatic CA training on a self-refresh exit." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_370" acronym="DDRSS_CTL_370" offset="0x5C8" width="32" description="">
    <bitfield id="CALVL_HIGH_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="CA training high threshold number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="CALVL_NORM_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="CA training normal threshold number of long counts until the normal priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_371" acronym="DDRSS_CTL_371" offset="0x5CC" width="32" description="">
    <bitfield id="CALVL_SW_PROMOTE_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="CA training promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="CALVL_TIMEOUT_F0" width="16" begin="15" end="0" resetval="0x0" description="CA training timeout number of long counts until the timeout is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_372" acronym="DDRSS_CTL_372" offset="0x5D0" width="32" description="">
    <bitfield id="CALVL_NORM_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="CA training normal threshold number of long counts until the normal priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="CALVL_DFI_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="CA training promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_373" acronym="DDRSS_CTL_373" offset="0x5D4" width="32" description="">
    <bitfield id="CALVL_TIMEOUT_F1" width="16" begin="31" end="16" resetval="0x0" description="CA training timeout number of long counts until the timeout is asserted." range="" rwaccess="RW"/>
    <bitfield id="CALVL_HIGH_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="CA training high threshold number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_374" acronym="DDRSS_CTL_374" offset="0x5D8" width="32" description="">
    <bitfield id="CALVL_DFI_PROMOTE_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="CA training promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="CALVL_SW_PROMOTE_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="CA training promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_375" acronym="DDRSS_CTL_375" offset="0x5DC" width="32" description="">
    <bitfield id="CALVL_HIGH_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="CA training high threshold number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="CALVL_NORM_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="CA training normal threshold number of long counts until the normal priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_376" acronym="DDRSS_CTL_376" offset="0x5E0" width="32" description="">
    <bitfield id="CALVL_SW_PROMOTE_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="CA training promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
    <bitfield id="CALVL_TIMEOUT_F2" width="16" begin="15" end="0" resetval="0x0" description="CA training timeout number of long counts until the timeout is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_377" acronym="DDRSS_CTL_377" offset="0x5E4" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AXI0_FIXED_PORT_PRIORITY_ENABLE" width="1" begin="24" end="24" resetval="0x0" description="Defines the priority control for AXI port 0 as per-port or per-command." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AXI0_ALL_STROBES_USED_ENABLE" width="1" begin="16" end="16" resetval="0x0" description="Enables use of the AWALLSTRB signal for AXI port 0." range="" rwaccess="RW"/>
    <bitfield id="CALVL_DFI_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="CA training promotion number of long counts until the high priority request is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_378" acronym="DDRSS_CTL_378" offset="0x5E8" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AXI0_W_PRIORITY" width="3" begin="10" end="8" resetval="0x0" description="Priority of write commands from AXI port 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AXI0_R_PRIORITY" width="3" begin="2" end="0" resetval="0x0" description="Priority of read commands from AXI port 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_379" acronym="DDRSS_CTL_379" offset="0x5EC" width="32" description="">
    <bitfield id="PARITY_ERROR_ADDRESS_0" width="32" begin="31" end="0" resetval="0x0" description="Address of the AXI command that resulted in the parity error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_380" acronym="DDRSS_CTL_380" offset="0x5F0" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PARITY_ERROR_BUS_CHANNEL" width="13" begin="28" end="16" resetval="0x0" description="Reports the AXI field that resulted in the parity error." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PARITY_ERROR_MASTER_ID" width="6" begin="13" end="8" resetval="0x0" description="Port ID and Master ID of the AXI command that resulted in the parity error." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PARITY_ERROR_ADDRESS_1" width="3" begin="2" end="0" resetval="0x0" description="Address of the AXI command that resulted in the parity error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_381" acronym="DDRSS_CTL_381" offset="0x5F4" width="32" description="">
    <bitfield id="PARITY_ERROR_WRITE_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="Write data of the AXI command that resulted in the parity error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_382" acronym="DDRSS_CTL_382" offset="0x5F8" width="32" description="">
    <bitfield id="PARITY_ERROR_WRITE_DATA_1" width="32" begin="31" end="0" resetval="0x0" description="Write data of the AXI command that resulted in the parity error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_383" acronym="DDRSS_CTL_383" offset="0x5FC" width="32" description="">
    <bitfield id="PARITY_ERROR_WRITE_DATA_2" width="32" begin="31" end="0" resetval="0x0" description="Write data of the AXI command that resulted in the parity error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_384" acronym="DDRSS_CTL_384" offset="0x600" width="32" description="">
    <bitfield id="PARITY_ERROR_WRITE_DATA_3" width="32" begin="31" end="0" resetval="0x0" description="Write data of the AXI command that resulted in the parity error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_385" acronym="DDRSS_CTL_385" offset="0x604" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEM_RST_VALID" width="1" begin="24" end="24" resetval="0x0" description="Register access to mem_rst_valid signal." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CKE_STATUS" width="2" begin="17" end="16" resetval="0x0" description="Register access to cke_status signal." range="" rwaccess="R"/>
    <bitfield id="PARITY_ERROR_WRITE_DATA_PARITY_VECTOR" width="16" begin="15" end="0" resetval="0x0" description="Write data parity vector associated with the AXI command that resulted in the parity error." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_386" acronym="DDRSS_CTL_386" offset="0x608" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_PHY_WRLAT" width="7" begin="30" end="24" resetval="0x0" description="Holds the calculated DFI tPHY_WRLAT timing parameter (in DFI PHY clocks), the maximum cycles between a write command and a dfi_wrdata_en assertion." range="" rwaccess="R"/>
    <bitfield id="DLL_RST_ADJ_DLY" width="8" begin="23" end="16" resetval="0x0" description="Minimum cycles after setting master delay in DLL until the DLL reset signal dll_rst_n may be asserted." range="" rwaccess="RW"/>
    <bitfield id="DLL_RST_DELAY" width="16" begin="15" end="0" resetval="0x0" description="Minimum cycles required for DLL reset signal dll_rst_n to be held." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_387" acronym="DDRSS_CTL_387" offset="0x60C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_PHY_RDLAT_F2" width="7" begin="30" end="24" resetval="0x6" description="Defines the DFI tPHY_RDLAT timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_rddata_en assertion and a dfi_rddata_valid assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_PHY_RDLAT_F1" width="7" begin="22" end="16" resetval="0x6" description="Defines the DFI tPHY_RDLAT timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_rddata_en assertion and a dfi_rddata_valid assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_PHY_RDLAT_F0" width="7" begin="14" end="8" resetval="0x6" description="Defines the DFI tPHY_RDLAT timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_rddata_en assertion and a dfi_rddata_valid assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="UPDATE_ERROR_STATUS" width="7" begin="6" end="0" resetval="0x0" description="Identifies the source of any DFI MC-initiated or PHY-initiated update errors." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_388" acronym="DDRSS_CTL_388" offset="0x610" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_CTRLUPD_MIN" width="8" begin="23" end="16" resetval="0x0" description="Defines the DFI tCTRLUPD_MIN timing parameter (in DFI clocks), the minimum cycles that dfi_ctrlupd_req must be asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRAM_CLK_DISABLE" width="2" begin="9" end="8" resetval="0x0" description="Set value for the dfi_dram_clk_disable signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_RDDATA_EN" width="7" begin="6" end="0" resetval="0x0" description="Holds the calculated DFI tRDDATA_EN timing parameter (in DFI PHY clocks), the maximum cycles between a read command and a dfi_rddata_en assertion." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_389" acronym="DDRSS_CTL_389" offset="0x614" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_CTRLUPD_MAX_F0" width="21" begin="20" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_ctrlupd_req can be asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_390" acronym="DDRSS_CTL_390" offset="0x618" width="32" description="">
    <bitfield id="TDFI_PHYUPD_TYPE0_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE0 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_391" acronym="DDRSS_CTL_391" offset="0x61C" width="32" description="">
    <bitfield id="TDFI_PHYUPD_TYPE1_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE1 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_392" acronym="DDRSS_CTL_392" offset="0x620" width="32" description="">
    <bitfield id="TDFI_PHYUPD_TYPE2_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE2 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_393" acronym="DDRSS_CTL_393" offset="0x624" width="32" description="">
    <bitfield id="TDFI_PHYUPD_TYPE3_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE3 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_394" acronym="DDRSS_CTL_394" offset="0x628" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_PHYUPD_RESP_F0" width="23" begin="22" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phyupd_req assertion and a dfi_phyupd_ack assertion." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_395" acronym="DDRSS_CTL_395" offset="0x62C" width="32" description="">
    <bitfield id="TDFI_CTRLUPD_INTERVAL_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI clocks), the maximum cycles between dfi_ctrlupd_req assertions." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_396" acronym="DDRSS_CTL_396" offset="0x630" width="32" description="">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLAT_ADJ_F0" width="7" begin="14" end="8" resetval="0x0" description="Adjustment value for PHY write timing." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLAT_ADJ_F0" width="7" begin="6" end="0" resetval="0x0" description="Adjustment value for PHY read timing." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_397" acronym="DDRSS_CTL_397" offset="0x634" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_CTRLUPD_MAX_F1" width="21" begin="20" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_ctrlupd_req can be asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_398" acronym="DDRSS_CTL_398" offset="0x638" width="32" description="">
    <bitfield id="TDFI_PHYUPD_TYPE0_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE0 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_399" acronym="DDRSS_CTL_399" offset="0x63C" width="32" description="">
    <bitfield id="TDFI_PHYUPD_TYPE1_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE1 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_400" acronym="DDRSS_CTL_400" offset="0x640" width="32" description="">
    <bitfield id="TDFI_PHYUPD_TYPE2_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE2 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_401" acronym="DDRSS_CTL_401" offset="0x644" width="32" description="">
    <bitfield id="TDFI_PHYUPD_TYPE3_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE3 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_402" acronym="DDRSS_CTL_402" offset="0x648" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_PHYUPD_RESP_F1" width="23" begin="22" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phyupd_req assertion and a dfi_phyupd_ack assertion." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_403" acronym="DDRSS_CTL_403" offset="0x64C" width="32" description="">
    <bitfield id="TDFI_CTRLUPD_INTERVAL_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI clocks), the maximum cycles between dfi_ctrlupd_req assertions." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_404" acronym="DDRSS_CTL_404" offset="0x650" width="32" description="">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLAT_ADJ_F1" width="7" begin="14" end="8" resetval="0x0" description="Adjustment value for PHY write timing." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLAT_ADJ_F1" width="7" begin="6" end="0" resetval="0x0" description="Adjustment value for PHY read timing." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_405" acronym="DDRSS_CTL_405" offset="0x654" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_CTRLUPD_MAX_F2" width="21" begin="20" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_ctrlupd_req can be asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_406" acronym="DDRSS_CTL_406" offset="0x658" width="32" description="">
    <bitfield id="TDFI_PHYUPD_TYPE0_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE0 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_407" acronym="DDRSS_CTL_407" offset="0x65C" width="32" description="">
    <bitfield id="TDFI_PHYUPD_TYPE1_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE1 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_408" acronym="DDRSS_CTL_408" offset="0x660" width="32" description="">
    <bitfield id="TDFI_PHYUPD_TYPE2_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE2 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_409" acronym="DDRSS_CTL_409" offset="0x664" width="32" description="">
    <bitfield id="TDFI_PHYUPD_TYPE3_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE3 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_410" acronym="DDRSS_CTL_410" offset="0x668" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_PHYUPD_RESP_F2" width="23" begin="22" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phyupd_req assertion and a dfi_phyupd_ack assertion." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_411" acronym="DDRSS_CTL_411" offset="0x66C" width="32" description="">
    <bitfield id="TDFI_CTRLUPD_INTERVAL_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI clocks), the maximum cycles between dfi_ctrlupd_req assertions." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_412" acronym="DDRSS_CTL_412" offset="0x670" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_CTRL_DELAY_F1" width="4" begin="27" end="24" resetval="0x2" description="Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks), the delay between a DFI command change and a memory command." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_CTRL_DELAY_F0" width="4" begin="19" end="16" resetval="0x2" description="Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks), the delay between a DFI command change and a memory command." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRLAT_ADJ_F2" width="7" begin="14" end="8" resetval="0x0" description="Adjustment value for PHY write timing." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLAT_ADJ_F2" width="7" begin="6" end="0" resetval="0x0" description="Adjustment value for PHY read timing." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_413" acronym="DDRSS_CTL_413" offset="0x674" width="32" description="">
    <bitfield id="TDFI_WRLVL_EN" width="8" begin="31" end="24" resetval="0x0" description="Defines the DFI tWRLVL_EN timing parameter (in DFI clocks), the minimum cycles from a dfi_wrlvl_en assertion to the first dfi_wrlvl_strobe assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_DRAM_CLK_ENABLE" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tDRAM_CLK_ENABLE timing parameter (in DFI clocks), the delay between a dfi_dram_clk_disable de-assertion and the memory clock enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_DRAM_CLK_DISABLE" width="4" begin="11" end="8" resetval="0x0" description="Defines the DFI tDRAM_CLK_DISABLE timing parameter (in DFI clocks), the delay between a dfi_dram_clock_disable assertion and the memory clock disable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_CTRL_DELAY_F2" width="4" begin="3" end="0" resetval="0x2" description="Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks), the delay between a DFI command change and a memory command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_414" acronym="DDRSS_CTL_414" offset="0x678" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_WRLVL_WW" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tWRLVL_WW timing parameter (in DFI clocks), the minimum cycles between dfi_wrlvl_strobe assertions." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_415" acronym="DDRSS_CTL_415" offset="0x67C" width="32" description="">
    <bitfield id="TDFI_WRLVL_RESP" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tWRLVL_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_wrlvl_req assertion and a dfi_wrlvl_en assertion." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_416" acronym="DDRSS_CTL_416" offset="0x680" width="32" description="">
    <bitfield id="TDFI_WRLVL_MAX" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tWRLVL_MAX timing parameter (in DFI clocks), the maximum cycles between a dfi_wrlvl_en assertion and a valid dfi_wrlvl_resp." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_417" acronym="DDRSS_CTL_417" offset="0x684" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_RDLVL_RR" width="10" begin="17" end="8" resetval="0x0" description="Defines the DFI tRDLVL_RR timing parameter (in DFI clocks), the minimum cycles between read commands." range="" rwaccess="RW"/>
    <bitfield id="TDFI_RDLVL_EN" width="8" begin="7" end="0" resetval="0x0" description="Defines the DFI tRDLVL_EN timing parameter (in DFI clocks), the minimum cycles from a dfi_rdlvl_en or dfi_rdlvl_gate_en assertion to the first read or MRR." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_418" acronym="DDRSS_CTL_418" offset="0x688" width="32" description="">
    <bitfield id="TDFI_RDLVL_RESP" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tRDLVL_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_rdlvl_req or dfi_rdlvl_gate_req assertion and a dfi_rdlvl_en or dfi_rdlvl_gate_en assertion." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_419" acronym="DDRSS_CTL_419" offset="0x68C" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable the MC gate training module." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable the MC data eye training module." range="" rwaccess="RW"/>
    <bitfield id="RDLVL_RESP_MASK" width="8" begin="7" end="0" resetval="0x0" description="Mask for the dfi_rdlvl_resp signal during data eye training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_420" acronym="DDRSS_CTL_420" offset="0x690" width="32" description="">
    <bitfield id="TDFI_RDLVL_MAX" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tRDLVL_MAX timing parameter (in DFI clocks), the maximum cycles between a dfi_rdlvl_en or dfi_rdlvl_gate_en assertion and a valid dfi_rdlvl_resp." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_421" acronym="DDRSS_CTL_421" offset="0x694" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_CALVL_EN" width="8" begin="23" end="16" resetval="0x0" description="Defines the DFI tCALVL_EN timing parameter (in DFI clocks), the minimum cycles between a dfi_calvl_en assertion and a dfi_cke de-assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_GATE_ERROR_STATUS" width="3" begin="10" end="8" resetval="0x0" description="Holds the error associated with the read gate training error or gate training error interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDLVL_ERROR_STATUS" width="3" begin="2" end="0" resetval="0x0" description="Holds the error associated with the data eye training error or gate training error interrupt." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_422" acronym="DDRSS_CTL_422" offset="0x698" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_CALVL_CAPTURE_F0" width="10" begin="25" end="16" resetval="0x0" description="Defines the DFI tCALVL_CAPTURE timing parameter (in DFI clocks), the minimum cycles between a calibration command and a dfi_calvl_capture pulse." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_CALVL_CC_F0" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tCALVL_CC timing parameter (in DFI clocks), the minimum cycles between calibration commands." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_423" acronym="DDRSS_CTL_423" offset="0x69C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_CALVL_CAPTURE_F1" width="10" begin="25" end="16" resetval="0x0" description="Defines the DFI tCALVL_CAPTURE timing parameter (in DFI clocks), the minimum cycles between a calibration command and a dfi_calvl_capture pulse." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_CALVL_CC_F1" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tCALVL_CC timing parameter (in DFI clocks), the minimum cycles between calibration commands." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_424" acronym="DDRSS_CTL_424" offset="0x6A0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_CALVL_CAPTURE_F2" width="10" begin="25" end="16" resetval="0x0" description="Defines the DFI tCALVL_CAPTURE timing parameter (in DFI clocks), the minimum cycles between a calibration command and a dfi_calvl_capture pulse." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_CALVL_CC_F2" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tCALVL_CC timing parameter (in DFI clocks), the minimum cycles between calibration commands." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_425" acronym="DDRSS_CTL_425" offset="0x6A4" width="32" description="">
    <bitfield id="TDFI_CALVL_RESP" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCALVL_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_calvl_req assertion and a dfi_calvl_en assertion." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_426" acronym="DDRSS_CTL_426" offset="0x6A8" width="32" description="">
    <bitfield id="TDFI_CALVL_MAX" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCALVL_MAX timing parameter (in DFI clocks), the maximum cycles between a dfi_calvl_en assertion and a valid dfi_calvl_resp." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_427" acronym="DDRSS_CTL_427" offset="0x6AC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_PHY_WRDATA_F0" width="3" begin="26" end="24" resetval="0x1" description="Defines the DFI tPHY_WRDATA timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_ERROR_STATUS" width="4" begin="19" end="16" resetval="0x0" description="Holds the error associated with the CA training error interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable the MC CA training module." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CALVL_RESP_MASK" width="1" begin="0" end="0" resetval="0x0" description="Mask for the dfi_calvl_resp signal during CA training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_428" acronym="DDRSS_CTL_428" offset="0x6B0" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_WRCSLAT_F0" width="7" begin="30" end="24" resetval="0x0" description="Defines the DFI tPHY_WRCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a write command and a dfi_wrdata_cs_n assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_RDCSLAT_F0" width="7" begin="22" end="16" resetval="0x0" description="Defines the DFI tPHY_RDCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a read command and a dfi_rddata_cs_n assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_PHY_WRDATA_F2" width="3" begin="10" end="8" resetval="0x1" description="Defines the DFI tPHY_WRDATA timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_PHY_WRDATA_F1" width="3" begin="2" end="0" resetval="0x1" description="Defines the DFI tPHY_WRDATA timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_429" acronym="DDRSS_CTL_429" offset="0x6B4" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_WRCSLAT_F2" width="7" begin="30" end="24" resetval="0x0" description="Defines the DFI tPHY_WRCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a write command and a dfi_wrdata_cs_n assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_RDCSLAT_F2" width="7" begin="22" end="16" resetval="0x0" description="Defines the DFI tPHY_RDCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a read command and a dfi_rddata_cs_n assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_WRCSLAT_F1" width="7" begin="14" end="8" resetval="0x0" description="Defines the DFI tPHY_WRCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a write command and a dfi_wrdata_cs_n assertion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TDFI_RDCSLAT_F1" width="7" begin="6" end="0" resetval="0x0" description="Defines the DFI tPHY_RDCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a read command and a dfi_rddata_cs_n assertion." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_430" acronym="DDRSS_CTL_430" offset="0x6B8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BL_ON_FLY_ENABLE" width="1" begin="24" end="24" resetval="0x0" description="Enables the burst length on the fly feature." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_MEMORY_MASKED_WRITE" width="1" begin="16" end="16" resetval="0x0" description="Restricts the controller from masked write commands." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EN_1T_TIMING" width="1" begin="8" end="8" resetval="0x0" description="Enable 1T timing in a system supporting both 1T and 2T timing." range="" rwaccess="RW"/>
    <bitfield id="TDFI_WRDATA_DELAY" width="8" begin="7" end="0" resetval="0x0" description="Defines the tWRDATA_DELAY timing parameter (in DFI PHY clocks), the maximum cycles between when the dfi_wrdata_en signal is asserted and when the corresponding write data transfer is completed on the DRAM bus." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_437" acronym="DDRSS_CTL_437" offset="0x6D4" width="32" description="">
    <bitfield id="GLOBAL_ERROR_INFO" width="8" begin="31" end="24" resetval="0x0" description="Indicates the source of DDR controller safety error interrupts." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_438" acronym="DDRSS_CTL_438" offset="0x6D8" width="32" description="">
    <bitfield id="NWR_F1" width="8" begin="31" end="24" resetval="0x28" description="DRAM NWR value in cycles for chip select 2." range="" rwaccess="RW"/>
    <bitfield id="NWR_F0" width="8" begin="23" end="16" resetval="0x28" description="DRAM NWR value in cycles for chip select 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AXI_PARITY_ERROR_STATUS" width="2" begin="9" end="8" resetval="0x0" description="Specifies the source of the GLOBAL_ERROR_INFO bit (3) error." range="" rwaccess="R"/>
    <bitfield id="GLOBAL_ERROR_MASK" width="8" begin="7" end="0" resetval="0x0" description="Mask for the DDR0_DDRSS_CONTROLLER_GLOBAL_ERROR_FATAL_0 and DDR0_DDRSS_CONTROLLER_GLOBAL_ERROR_NONFATAL_0 signals from the GLOBAL_ERROR_INFO parameter." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_439" acronym="DDRSS_CTL_439" offset="0x6DC" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REGPORT_PARAM_PARITY_PROTECTION_STATUS" width="5" begin="20" end="16" resetval="0x0" description="Specifies the source of the GLOBAL_ERROR_INFO bit (5) error." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="NWR_F2" width="8" begin="7" end="0" resetval="0x28" description="DRAM NWR value in cycles for chip select 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_440" acronym="DDRSS_CTL_440" offset="0x6E0" width="32" description="">
    <bitfield id="MC_PARITY_INJECTION_BYTE_ENABLE_0" width="32" begin="31" end="0" resetval="0x0" description="Enables a parity error injection on the assocated byte." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_441" acronym="DDRSS_CTL_441" offset="0x6E4" width="32" description="">
    <bitfield id="MC_PARITY_INJECTION_BYTE_ENABLE_1" width="32" begin="31" end="0" resetval="0x0" description="Enables a parity error injection on the assocated byte." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_442" acronym="DDRSS_CTL_442" offset="0x6E8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REGPORT_WRITE_PARITY_PROTECTION_EN" width="1" begin="24" end="24" resetval="0x0" description="Enables regport write data parity checking from the regport to the param block." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REGPORT_WRITEMASK_PARITY_PROTECTION_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables regport write data mask parity checking from the regport to the param block." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REGPORT_ADDR_PARITY_PROTECTION_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables regport address/command parity checking from the regport to the param block." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MC_PARITY_ERROR_TYPE" width="1" begin="0" end="0" resetval="0x0" description="Defines if the parity error injected is a transient (one-time) or stuck-at (every time) error." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_443" acronym="DDRSS_CTL_443" offset="0x6EC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REGPORT_WRITEMASK_PARITY_PROTECTION_INJECTION_EN" width="1" begin="24" end="24" resetval="0x0" description="Enables regport write mask data parity error injection from the regport to the param block." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REGPORT_ADDR_PARITY_PROTECTION_INJECTION_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables regport address/command parity error injection from the regport to the param block." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PARAMREG_PARITY_PROTECTION_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables parity checking on the param registers." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REGPORT_READ_PARITY_PROTECTION_EN" width="1" begin="0" end="0" resetval="0x0" description="Enables regport read data parity checking from the param block to the regport." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_444" acronym="DDRSS_CTL_444" offset="0x6F0" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PARAMREG_PARITY_PROTECTION_INJECTION_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables parity error injection on the param registers." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REGPORT_READ_PARITY_PROTECTION_INJECTION_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables regport read data parity error injection from the param block to the regport." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REGPORT_WRITE_PARITY_PROTECTION_INJECTION_EN" width="1" begin="0" end="0" resetval="0x0" description="Enables regport write data parity error injection from the regport to the param block." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_447" acronym="DDRSS_CTL_447" offset="0x6FC" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_TO_CORE_PROTECTION_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables parity checking and logic replication protection from the port to the controller core." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_CTL_448" acronym="DDRSS_CTL_448" offset="0x700" width="32" description="">
    <bitfield id="PORT_TO_CORE_PROTECTION_INJECTION_EN_0" width="32" begin="31" end="0" resetval="0x0" description="Enables parity error injection from the port to the controller core." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_449" acronym="DDRSS_CTL_449" offset="0x704" width="32" description="">
    <bitfield id="PORT_TO_CORE_PROTECTION_INJECTION_EN_1" width="32" begin="31" end="0" resetval="0x0" description="Enables parity error injection from the port to the controller core." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_450" acronym="DDRSS_CTL_450" offset="0x708" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_TO_CORE_PROTECTION_INJECTION_EN_2" width="3" begin="2" end="0" resetval="0x0" description="Enables parity error injection from the port to the controller core." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_455" acronym="DDRSS_CTL_455" offset="0x71C" width="32" description="">
    <bitfield id="PORT_TO_CORE_LR_ERR_INJ_EN_0" width="32" begin="31" end="0" resetval="0x0" description="Enables error injection from the port to the controller core." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_456" acronym="DDRSS_CTL_456" offset="0x720" width="32" description="">
    <bitfield id="PORT_TO_CORE_LR_ERR_INJ_EN_1" width="32" begin="31" end="0" resetval="0x0" description="Enables error injection from the port to the controller core." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_457" acronym="DDRSS_CTL_457" offset="0x724" width="32" description="">
    <bitfield id="PORT_TO_CORE_LR_ERR_INJ_EN_2" width="32" begin="31" end="0" resetval="0x0" description="Enables error injection from the port to the controller core." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_CTL_458" acronym="DDRSS_CTL_458" offset="0x728" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_TO_CORE_LR_ERR_INJ_EN_3" width="4" begin="3" end="0" resetval="0x0" description="Enables error injection from the port to the controller core." range="" rwaccess="RW"/>
  </register>
</module>
