<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:01.991808</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0x1178630: i16 = rotl 0x17ccc88, 0x17cce90
  0x17ccc88: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0xf6f5c8, 0x1178490, undef:i64
    0x1178490: i64 = add 0x17cd1d0, 0x1178428
      0x17cd1d0: i64 = bitcast 0x17ccfc8
        0x17ccfc8: v2i32 = BUILD_VECTOR 0x17ccdc0, 0x17ccf60
          0x17ccdc0: i32 = extract_vector_elt 0x1178768, Constant:i32&lt;2&gt;
            0x1178768: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0xf6f5c8, 0x17cd168, undef:i64
              0x17cd168: i64 = AssertAlign 0x17cd510
                0x17cd510: i64,ch = CopyFromReg 0xf6f5c8, Register:i64 %3
                  0x1177f48: i64 = Register %3
              0x17ccbb8: i64 = undef
            0x17cd3d8: i32 = Constant&lt;2&gt;
          0x17ccf60: i32 = extract_vector_elt 0x1178768, Constant:i32&lt;3&gt;
            0x1178768: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0xf6f5c8, 0x17cd168, undef:i64
              0x17cd168: i64 = AssertAlign 0x17cd510
                0x17cd510: i64,ch = CopyFromReg 0xf6f5c8, Register:i64 %3
                  0x1177f48: i64 = Register %3
              0x17ccbb8: i64 = undef
            0x17ccef8: i32 = Constant&lt;3&gt;
      0x1178428: i64 = shl 0x17ccb50, Constant:i32&lt;1&gt;
        0x17ccb50: i64,i1 = MAD_U64_U32 0x17cd850, 0x17cd030, 0x11782f0
          0x17cd850: i32 = and 0x17cd780, Constant:i32&lt;65535&gt;
            0x17cd780: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0xf6f5c8, 0x17cd718, undef:i64
              0x17cd718: i64 = add nuw 0x17cd648, Constant:i64&lt;4&gt;
                0x17cd648: i64 = AssertAlign 0x1178908
                  0x1178908: i64,ch = CopyFromReg 0xf6f5c8, Register:i64 %2

                0x17cd6b0: i64 = Constant&lt;4&gt;
              0x17ccbb8: i64 = undef
            0x17cd7e8: i32 = Constant&lt;65535&gt;
          0x17cd030: i32,ch = CopyFromReg 0xf6f5c8, Register:i32 %4
            0x1178080: i32 = Register %4
          0x11782f0: i64 = add nuw nsw 0x17ccd58, 0x1178288
            0x17ccd58: i64 = zero_extend 0x11785c8
              0x11785c8: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0xf6f5c8, 0x17cd988, undef:i64
                0x17cd988: i64 = add 0x1177e10, Constant:i64&lt;28&gt;
                  0x1177e10: i64 = AssertAlign 0x17cd510

                  0x11788a0: i64 = Constant&lt;28&gt;
                0x17ccbb8: i64 = undef
            0x1178288: i64 = zero_extend 0x1178018
              0x1178018: i32 = AssertZext 0x17cd4a8, ValueType:ch:i10
                0x17cd4a8: i32,ch = CopyFromReg 0xf6f5c8, Register:i32 %0
                  0x1178150: i32 = Register %0
        0x17cd308: i32 = Constant&lt;1&gt;
    0x17ccbb8: i64 = undef
  0x17cce90: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0xf6f5c8, 0x1178560, undef:i64
    0x1178560: i64 = add 0x17cccf0, 0x1178428
      0x17cccf0: i64 = bitcast 0x17cd440
        0x17cd440: v2i32 = BUILD_VECTOR 0x1177e78, 0x17cd370
          0x1177e78: i32 = extract_vector_elt 0x17ccc20, Constant:i32&lt;0&gt;
            0x17ccc20: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0xf6f5c8, 0x17ccae8, undef:i64
              0x17ccae8: i64 = add nuw 0x17cd168, Constant:i64&lt;16&gt;
                0x17cd168: i64 = AssertAlign 0x17cd510
                  0x17cd510: i64,ch = CopyFromReg 0xf6f5c8, Register:i64 %3

                0x17cca80: i64 = Constant&lt;16&gt;
              0x17ccbb8: i64 = undef
            0x17cd238: i32 = Constant&lt;0&gt;
          0x17cd370: i32 = extract_vector_elt 0x17ccc20, Constant:i32&lt;1&gt;
            0x17ccc20: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0xf6f5c8, 0x17ccae8, undef:i64
              0x17ccae8: i64 = add nuw 0x17cd168, Constant:i64&lt;16&gt;
                0x17cd168: i64 = AssertAlign 0x17cd510
                  0x17cd510: i64,ch = CopyFromReg 0xf6f5c8, Register:i64 %3

                0x17cca80: i64 = Constant&lt;16&gt;
              0x17ccbb8: i64 = undef
            0x17cd308: i32 = Constant&lt;1&gt;
      0x1178428: i64 = shl 0x17ccb50, Constant:i32&lt;1&gt;
        0x17ccb50: i64,i1 = MAD_U64_U32 0x17cd850, 0x17cd030, 0x11782f0
          0x17cd850: i32 = and 0x17cd780, Constant:i32&lt;65535&gt;
            0x17cd780: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0xf6f5c8, 0x17cd718, undef:i64
              0x17cd718: i64 = add nuw 0x17cd648, Constant:i64&lt;4&gt;
                0x17cd648: i64 = AssertAlign 0x1178908
                  0x1178908: i64,ch = CopyFromReg 0xf6f5c8, Register:i64 %2

                0x17cd6b0: i64 = Constant&lt;4&gt;
              0x17ccbb8: i64 = undef
            0x17cd7e8: i32 = Constant&lt;65535&gt;
          0x17cd030: i32,ch = CopyFromReg 0xf6f5c8, Register:i32 %4
            0x1178080: i32 = Register %4
          0x11782f0: i64 = add nuw nsw 0x17ccd58, 0x1178288
            0x17ccd58: i64 = zero_extend 0x11785c8
              0x11785c8: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0xf6f5c8, 0x17cd988, undef:i64
                0x17cd988: i64 = add 0x1177e10, Constant:i64&lt;28&gt;
                  0x1177e10: i64 = AssertAlign 0x17cd510

                  0x11788a0: i64 = Constant&lt;28&gt;
                0x17ccbb8: i64 = undef
            0x1178288: i64 = zero_extend 0x1178018
              0x1178018: i32 = AssertZext 0x17cd4a8, ValueType:ch:i10
                0x17cd4a8: i32,ch = CopyFromReg 0xf6f5c8, Register:i32 %0
                  0x1178150: i32 = Register %0
        0x17cd308: i32 = Constant&lt;1&gt;
    0x17ccbb8: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
