Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/project/GIT/vhdl-projects/Library/Register1Bit/Register1Bit_Proj/register_D_isim_beh.exe -prj C:/project/GIT/vhdl-projects/Library/Register1Bit/Register1Bit_Proj/register_D_beh.prj work.register_D 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/project/GIT/vhdl-projects/Library/Register1Bit/Register1Bit_Proj/register_D.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity register_d
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable C:/project/GIT/vhdl-projects/Library/Register1Bit/Register1Bit_Proj/register_D_isim_beh.exe
Fuse Memory Usage: 29688 KB
Fuse CPU Usage: 484 ms
