<dec f='llvm/llvm/lib/Target/X86/X86GenRegisterBankInfo.def' l='34' type='0'/>
<use f='llvm/llvm/lib/Target/X86/X86GenRegisterBankInfo.def' l='72' u='r'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='68' u='r' c='_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='233' u='r' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='233' u='r' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
