<module name="iME" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="iME_REVISION" acronym="iME_REVISION" offset="0x0" width="32" description="This register contains the iME revision code">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="See" description="iME Revision[3:0] Minor Revision[7:4] Major Revision" range="" rwaccess="R"/>
  </register>
  <register id="iME_SYSCONFIG" acronym="iME_SYSCONFIG" offset="0x10" width="32" description="This register allows controlling various parameters of the OCP interface">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLOCKACTIVITY" width="1" begin="8" end="8" resetval="0x0" description="Clock activity during wake up mode period. 0 - OCP clock can be switched-off." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="Slave interface power management, req/ack control '10' = Smart-idle. Acknowledgement to an idle request is given based on the internal activity of iME" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset. Set this bit to 1 to trigger the iME reset.The bit is automatically reset by the hardware. During reads, it always returns 0." range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal OCP clock gating strategy: 0: OCP clock is free running 1: Automatic OCP clock-gating strategy is applied based on the OCP interface activity" range="" rwaccess="RW"/>
  </register>
  <register id="iME_SYSSTATUS" acronym="iME_SYSSTATUS" offset="0x14" width="32" description="The register provides status information about the module, excluding the interrupt information.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00" description="Reserved for OCP socket status information.Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x-" description="Internal reset monitoring 0: Internal module reset is on-going 1: Reset completed" range="" rwaccess="R"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_0" acronym="iME_PROGRAMBUFFERLINENLSBi_0" offset="0x40" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_1" acronym="iME_PROGRAMBUFFERLINENLSBi_1" offset="0x48" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_2" acronym="iME_PROGRAMBUFFERLINENLSBi_2" offset="0x50" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_3" acronym="iME_PROGRAMBUFFERLINENLSBi_3" offset="0x58" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_4" acronym="iME_PROGRAMBUFFERLINENLSBi_4" offset="0x60" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_5" acronym="iME_PROGRAMBUFFERLINENLSBi_5" offset="0x68" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_6" acronym="iME_PROGRAMBUFFERLINENLSBi_6" offset="0x70" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_7" acronym="iME_PROGRAMBUFFERLINENLSBi_7" offset="0x78" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_8" acronym="iME_PROGRAMBUFFERLINENLSBi_8" offset="0x80" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_9" acronym="iME_PROGRAMBUFFERLINENLSBi_9" offset="0x88" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_10" acronym="iME_PROGRAMBUFFERLINENLSBi_10" offset="0x90" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_11" acronym="iME_PROGRAMBUFFERLINENLSBi_11" offset="0x98" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_12" acronym="iME_PROGRAMBUFFERLINENLSBi_12" offset="0xA0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_13" acronym="iME_PROGRAMBUFFERLINENLSBi_13" offset="0xA8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_14" acronym="iME_PROGRAMBUFFERLINENLSBi_14" offset="0xB0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_15" acronym="iME_PROGRAMBUFFERLINENLSBi_15" offset="0xB8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_16" acronym="iME_PROGRAMBUFFERLINENLSBi_16" offset="0xC0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_17" acronym="iME_PROGRAMBUFFERLINENLSBi_17" offset="0xC8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_18" acronym="iME_PROGRAMBUFFERLINENLSBi_18" offset="0xD0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_19" acronym="iME_PROGRAMBUFFERLINENLSBi_19" offset="0xD8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_20" acronym="iME_PROGRAMBUFFERLINENLSBi_20" offset="0xE0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_21" acronym="iME_PROGRAMBUFFERLINENLSBi_21" offset="0xE8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_22" acronym="iME_PROGRAMBUFFERLINENLSBi_22" offset="0xF0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_23" acronym="iME_PROGRAMBUFFERLINENLSBi_23" offset="0xF8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_24" acronym="iME_PROGRAMBUFFERLINENLSBi_24" offset="0x100" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_25" acronym="iME_PROGRAMBUFFERLINENLSBi_25" offset="0x108" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_26" acronym="iME_PROGRAMBUFFERLINENLSBi_26" offset="0x110" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_27" acronym="iME_PROGRAMBUFFERLINENLSBi_27" offset="0x118" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_28" acronym="iME_PROGRAMBUFFERLINENLSBi_28" offset="0x120" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_29" acronym="iME_PROGRAMBUFFERLINENLSBi_29" offset="0x128" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_30" acronym="iME_PROGRAMBUFFERLINENLSBi_30" offset="0x130" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_31" acronym="iME_PROGRAMBUFFERLINENLSBi_31" offset="0x138" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_32" acronym="iME_PROGRAMBUFFERLINENLSBi_32" offset="0x140" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_33" acronym="iME_PROGRAMBUFFERLINENLSBi_33" offset="0x148" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_34" acronym="iME_PROGRAMBUFFERLINENLSBi_34" offset="0x150" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_35" acronym="iME_PROGRAMBUFFERLINENLSBi_35" offset="0x158" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_36" acronym="iME_PROGRAMBUFFERLINENLSBi_36" offset="0x160" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_37" acronym="iME_PROGRAMBUFFERLINENLSBi_37" offset="0x168" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_38" acronym="iME_PROGRAMBUFFERLINENLSBi_38" offset="0x170" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_39" acronym="iME_PROGRAMBUFFERLINENLSBi_39" offset="0x178" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_40" acronym="iME_PROGRAMBUFFERLINENLSBi_40" offset="0x180" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_41" acronym="iME_PROGRAMBUFFERLINENLSBi_41" offset="0x188" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_42" acronym="iME_PROGRAMBUFFERLINENLSBi_42" offset="0x190" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_43" acronym="iME_PROGRAMBUFFERLINENLSBi_43" offset="0x198" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_44" acronym="iME_PROGRAMBUFFERLINENLSBi_44" offset="0x1A0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_45" acronym="iME_PROGRAMBUFFERLINENLSBi_45" offset="0x1A8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_46" acronym="iME_PROGRAMBUFFERLINENLSBi_46" offset="0x1B0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_47" acronym="iME_PROGRAMBUFFERLINENLSBi_47" offset="0x1B8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_48" acronym="iME_PROGRAMBUFFERLINENLSBi_48" offset="0x1C0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_49" acronym="iME_PROGRAMBUFFERLINENLSBi_49" offset="0x1C8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_50" acronym="iME_PROGRAMBUFFERLINENLSBi_50" offset="0x1D0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_51" acronym="iME_PROGRAMBUFFERLINENLSBi_51" offset="0x1D8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_52" acronym="iME_PROGRAMBUFFERLINENLSBi_52" offset="0x1E0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_53" acronym="iME_PROGRAMBUFFERLINENLSBi_53" offset="0x1E8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_54" acronym="iME_PROGRAMBUFFERLINENLSBi_54" offset="0x1F0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_55" acronym="iME_PROGRAMBUFFERLINENLSBi_55" offset="0x1F8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_56" acronym="iME_PROGRAMBUFFERLINENLSBi_56" offset="0x200" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_57" acronym="iME_PROGRAMBUFFERLINENLSBi_57" offset="0x208" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_58" acronym="iME_PROGRAMBUFFERLINENLSBi_58" offset="0x210" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_59" acronym="iME_PROGRAMBUFFERLINENLSBi_59" offset="0x218" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_60" acronym="iME_PROGRAMBUFFERLINENLSBi_60" offset="0x220" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_61" acronym="iME_PROGRAMBUFFERLINENLSBi_61" offset="0x228" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_62" acronym="iME_PROGRAMBUFFERLINENLSBi_62" offset="0x230" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_63" acronym="iME_PROGRAMBUFFERLINENLSBi_63" offset="0x238" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_64" acronym="iME_PROGRAMBUFFERLINENLSBi_64" offset="0x240" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_65" acronym="iME_PROGRAMBUFFERLINENLSBi_65" offset="0x248" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_66" acronym="iME_PROGRAMBUFFERLINENLSBi_66" offset="0x250" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_67" acronym="iME_PROGRAMBUFFERLINENLSBi_67" offset="0x258" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_68" acronym="iME_PROGRAMBUFFERLINENLSBi_68" offset="0x260" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_69" acronym="iME_PROGRAMBUFFERLINENLSBi_69" offset="0x268" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_70" acronym="iME_PROGRAMBUFFERLINENLSBi_70" offset="0x270" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_71" acronym="iME_PROGRAMBUFFERLINENLSBi_71" offset="0x278" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_72" acronym="iME_PROGRAMBUFFERLINENLSBi_72" offset="0x280" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_73" acronym="iME_PROGRAMBUFFERLINENLSBi_73" offset="0x288" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_74" acronym="iME_PROGRAMBUFFERLINENLSBi_74" offset="0x290" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_75" acronym="iME_PROGRAMBUFFERLINENLSBi_75" offset="0x298" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_76" acronym="iME_PROGRAMBUFFERLINENLSBi_76" offset="0x2A0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_77" acronym="iME_PROGRAMBUFFERLINENLSBi_77" offset="0x2A8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_78" acronym="iME_PROGRAMBUFFERLINENLSBi_78" offset="0x2B0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_79" acronym="iME_PROGRAMBUFFERLINENLSBi_79" offset="0x2B8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_80" acronym="iME_PROGRAMBUFFERLINENLSBi_80" offset="0x2C0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_81" acronym="iME_PROGRAMBUFFERLINENLSBi_81" offset="0x2C8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_82" acronym="iME_PROGRAMBUFFERLINENLSBi_82" offset="0x2D0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_83" acronym="iME_PROGRAMBUFFERLINENLSBi_83" offset="0x2D8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_84" acronym="iME_PROGRAMBUFFERLINENLSBi_84" offset="0x2E0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_85" acronym="iME_PROGRAMBUFFERLINENLSBi_85" offset="0x2E8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_86" acronym="iME_PROGRAMBUFFERLINENLSBi_86" offset="0x2F0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_87" acronym="iME_PROGRAMBUFFERLINENLSBi_87" offset="0x2F8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_88" acronym="iME_PROGRAMBUFFERLINENLSBi_88" offset="0x300" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_89" acronym="iME_PROGRAMBUFFERLINENLSBi_89" offset="0x308" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_90" acronym="iME_PROGRAMBUFFERLINENLSBi_90" offset="0x310" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_91" acronym="iME_PROGRAMBUFFERLINENLSBi_91" offset="0x318" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_92" acronym="iME_PROGRAMBUFFERLINENLSBi_92" offset="0x320" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_93" acronym="iME_PROGRAMBUFFERLINENLSBi_93" offset="0x328" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_94" acronym="iME_PROGRAMBUFFERLINENLSBi_94" offset="0x330" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_95" acronym="iME_PROGRAMBUFFERLINENLSBi_95" offset="0x338" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_96" acronym="iME_PROGRAMBUFFERLINENLSBi_96" offset="0x340" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_97" acronym="iME_PROGRAMBUFFERLINENLSBi_97" offset="0x348" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_98" acronym="iME_PROGRAMBUFFERLINENLSBi_98" offset="0x350" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_99" acronym="iME_PROGRAMBUFFERLINENLSBi_99" offset="0x358" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_100" acronym="iME_PROGRAMBUFFERLINENLSBi_100" offset="0x360" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_101" acronym="iME_PROGRAMBUFFERLINENLSBi_101" offset="0x368" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_102" acronym="iME_PROGRAMBUFFERLINENLSBi_102" offset="0x370" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_103" acronym="iME_PROGRAMBUFFERLINENLSBi_103" offset="0x378" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_104" acronym="iME_PROGRAMBUFFERLINENLSBi_104" offset="0x380" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_105" acronym="iME_PROGRAMBUFFERLINENLSBi_105" offset="0x388" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_106" acronym="iME_PROGRAMBUFFERLINENLSBi_106" offset="0x390" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_107" acronym="iME_PROGRAMBUFFERLINENLSBi_107" offset="0x398" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_108" acronym="iME_PROGRAMBUFFERLINENLSBi_108" offset="0x3A0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_109" acronym="iME_PROGRAMBUFFERLINENLSBi_109" offset="0x3A8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_110" acronym="iME_PROGRAMBUFFERLINENLSBi_110" offset="0x3B0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_111" acronym="iME_PROGRAMBUFFERLINENLSBi_111" offset="0x3B8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_112" acronym="iME_PROGRAMBUFFERLINENLSBi_112" offset="0x3C0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_113" acronym="iME_PROGRAMBUFFERLINENLSBi_113" offset="0x3C8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_114" acronym="iME_PROGRAMBUFFERLINENLSBi_114" offset="0x3D0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_115" acronym="iME_PROGRAMBUFFERLINENLSBi_115" offset="0x3D8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_116" acronym="iME_PROGRAMBUFFERLINENLSBi_116" offset="0x3E0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_117" acronym="iME_PROGRAMBUFFERLINENLSBi_117" offset="0x3E8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_118" acronym="iME_PROGRAMBUFFERLINENLSBi_118" offset="0x3F0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_119" acronym="iME_PROGRAMBUFFERLINENLSBi_119" offset="0x3F8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_120" acronym="iME_PROGRAMBUFFERLINENLSBi_120" offset="0x400" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_121" acronym="iME_PROGRAMBUFFERLINENLSBi_121" offset="0x408" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_122" acronym="iME_PROGRAMBUFFERLINENLSBi_122" offset="0x410" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_123" acronym="iME_PROGRAMBUFFERLINENLSBi_123" offset="0x418" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_124" acronym="iME_PROGRAMBUFFERLINENLSBi_124" offset="0x420" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_125" acronym="iME_PROGRAMBUFFERLINENLSBi_125" offset="0x428" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_126" acronym="iME_PROGRAMBUFFERLINENLSBi_126" offset="0x430" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_127" acronym="iME_PROGRAMBUFFERLINENLSBi_127" offset="0x438" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_128" acronym="iME_PROGRAMBUFFERLINENLSBi_128" offset="0x440" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_129" acronym="iME_PROGRAMBUFFERLINENLSBi_129" offset="0x448" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_130" acronym="iME_PROGRAMBUFFERLINENLSBi_130" offset="0x450" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_131" acronym="iME_PROGRAMBUFFERLINENLSBi_131" offset="0x458" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_132" acronym="iME_PROGRAMBUFFERLINENLSBi_132" offset="0x460" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_133" acronym="iME_PROGRAMBUFFERLINENLSBi_133" offset="0x468" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_134" acronym="iME_PROGRAMBUFFERLINENLSBi_134" offset="0x470" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_135" acronym="iME_PROGRAMBUFFERLINENLSBi_135" offset="0x478" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_136" acronym="iME_PROGRAMBUFFERLINENLSBi_136" offset="0x480" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_137" acronym="iME_PROGRAMBUFFERLINENLSBi_137" offset="0x488" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_138" acronym="iME_PROGRAMBUFFERLINENLSBi_138" offset="0x490" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_139" acronym="iME_PROGRAMBUFFERLINENLSBi_139" offset="0x498" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_140" acronym="iME_PROGRAMBUFFERLINENLSBi_140" offset="0x4A0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_141" acronym="iME_PROGRAMBUFFERLINENLSBi_141" offset="0x4A8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_142" acronym="iME_PROGRAMBUFFERLINENLSBi_142" offset="0x4B0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_143" acronym="iME_PROGRAMBUFFERLINENLSBi_143" offset="0x4B8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_144" acronym="iME_PROGRAMBUFFERLINENLSBi_144" offset="0x4C0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_145" acronym="iME_PROGRAMBUFFERLINENLSBi_145" offset="0x4C8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_146" acronym="iME_PROGRAMBUFFERLINENLSBi_146" offset="0x4D0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_147" acronym="iME_PROGRAMBUFFERLINENLSBi_147" offset="0x4D8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_148" acronym="iME_PROGRAMBUFFERLINENLSBi_148" offset="0x4E0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_149" acronym="iME_PROGRAMBUFFERLINENLSBi_149" offset="0x4E8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_150" acronym="iME_PROGRAMBUFFERLINENLSBi_150" offset="0x4F0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_151" acronym="iME_PROGRAMBUFFERLINENLSBi_151" offset="0x4F8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_152" acronym="iME_PROGRAMBUFFERLINENLSBi_152" offset="0x500" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_153" acronym="iME_PROGRAMBUFFERLINENLSBi_153" offset="0x508" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_154" acronym="iME_PROGRAMBUFFERLINENLSBi_154" offset="0x510" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_155" acronym="iME_PROGRAMBUFFERLINENLSBi_155" offset="0x518" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_156" acronym="iME_PROGRAMBUFFERLINENLSBi_156" offset="0x520" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_157" acronym="iME_PROGRAMBUFFERLINENLSBi_157" offset="0x528" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_158" acronym="iME_PROGRAMBUFFERLINENLSBi_158" offset="0x530" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_159" acronym="iME_PROGRAMBUFFERLINENLSBi_159" offset="0x538" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_160" acronym="iME_PROGRAMBUFFERLINENLSBi_160" offset="0x540" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_161" acronym="iME_PROGRAMBUFFERLINENLSBi_161" offset="0x548" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_162" acronym="iME_PROGRAMBUFFERLINENLSBi_162" offset="0x550" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_163" acronym="iME_PROGRAMBUFFERLINENLSBi_163" offset="0x558" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_164" acronym="iME_PROGRAMBUFFERLINENLSBi_164" offset="0x560" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_165" acronym="iME_PROGRAMBUFFERLINENLSBi_165" offset="0x568" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_166" acronym="iME_PROGRAMBUFFERLINENLSBi_166" offset="0x570" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_167" acronym="iME_PROGRAMBUFFERLINENLSBi_167" offset="0x578" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_168" acronym="iME_PROGRAMBUFFERLINENLSBi_168" offset="0x580" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_169" acronym="iME_PROGRAMBUFFERLINENLSBi_169" offset="0x588" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_170" acronym="iME_PROGRAMBUFFERLINENLSBi_170" offset="0x590" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_171" acronym="iME_PROGRAMBUFFERLINENLSBi_171" offset="0x598" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_172" acronym="iME_PROGRAMBUFFERLINENLSBi_172" offset="0x5A0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_173" acronym="iME_PROGRAMBUFFERLINENLSBi_173" offset="0x5A8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_174" acronym="iME_PROGRAMBUFFERLINENLSBi_174" offset="0x5B0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_175" acronym="iME_PROGRAMBUFFERLINENLSBi_175" offset="0x5B8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_176" acronym="iME_PROGRAMBUFFERLINENLSBi_176" offset="0x5C0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_177" acronym="iME_PROGRAMBUFFERLINENLSBi_177" offset="0x5C8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_178" acronym="iME_PROGRAMBUFFERLINENLSBi_178" offset="0x5D0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_179" acronym="iME_PROGRAMBUFFERLINENLSBi_179" offset="0x5D8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_180" acronym="iME_PROGRAMBUFFERLINENLSBi_180" offset="0x5E0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_181" acronym="iME_PROGRAMBUFFERLINENLSBi_181" offset="0x5E8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_182" acronym="iME_PROGRAMBUFFERLINENLSBi_182" offset="0x5F0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_183" acronym="iME_PROGRAMBUFFERLINENLSBi_183" offset="0x5F8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_184" acronym="iME_PROGRAMBUFFERLINENLSBi_184" offset="0x600" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_185" acronym="iME_PROGRAMBUFFERLINENLSBi_185" offset="0x608" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_186" acronym="iME_PROGRAMBUFFERLINENLSBi_186" offset="0x610" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_187" acronym="iME_PROGRAMBUFFERLINENLSBi_187" offset="0x618" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_188" acronym="iME_PROGRAMBUFFERLINENLSBi_188" offset="0x620" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_189" acronym="iME_PROGRAMBUFFERLINENLSBi_189" offset="0x628" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_190" acronym="iME_PROGRAMBUFFERLINENLSBi_190" offset="0x630" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_191" acronym="iME_PROGRAMBUFFERLINENLSBi_191" offset="0x638" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_192" acronym="iME_PROGRAMBUFFERLINENLSBi_192" offset="0x640" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_193" acronym="iME_PROGRAMBUFFERLINENLSBi_193" offset="0x648" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_194" acronym="iME_PROGRAMBUFFERLINENLSBi_194" offset="0x650" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_195" acronym="iME_PROGRAMBUFFERLINENLSBi_195" offset="0x658" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_196" acronym="iME_PROGRAMBUFFERLINENLSBi_196" offset="0x660" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_197" acronym="iME_PROGRAMBUFFERLINENLSBi_197" offset="0x668" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_198" acronym="iME_PROGRAMBUFFERLINENLSBi_198" offset="0x670" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_199" acronym="iME_PROGRAMBUFFERLINENLSBi_199" offset="0x678" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_200" acronym="iME_PROGRAMBUFFERLINENLSBi_200" offset="0x680" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_201" acronym="iME_PROGRAMBUFFERLINENLSBi_201" offset="0x688" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_202" acronym="iME_PROGRAMBUFFERLINENLSBi_202" offset="0x690" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_203" acronym="iME_PROGRAMBUFFERLINENLSBi_203" offset="0x698" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_204" acronym="iME_PROGRAMBUFFERLINENLSBi_204" offset="0x6A0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_205" acronym="iME_PROGRAMBUFFERLINENLSBi_205" offset="0x6A8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_206" acronym="iME_PROGRAMBUFFERLINENLSBi_206" offset="0x6B0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_207" acronym="iME_PROGRAMBUFFERLINENLSBi_207" offset="0x6B8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_208" acronym="iME_PROGRAMBUFFERLINENLSBi_208" offset="0x6C0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_209" acronym="iME_PROGRAMBUFFERLINENLSBi_209" offset="0x6C8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_210" acronym="iME_PROGRAMBUFFERLINENLSBi_210" offset="0x6D0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_211" acronym="iME_PROGRAMBUFFERLINENLSBi_211" offset="0x6D8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_212" acronym="iME_PROGRAMBUFFERLINENLSBi_212" offset="0x6E0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_213" acronym="iME_PROGRAMBUFFERLINENLSBi_213" offset="0x6E8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_214" acronym="iME_PROGRAMBUFFERLINENLSBi_214" offset="0x6F0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_215" acronym="iME_PROGRAMBUFFERLINENLSBi_215" offset="0x6F8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_216" acronym="iME_PROGRAMBUFFERLINENLSBi_216" offset="0x700" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_217" acronym="iME_PROGRAMBUFFERLINENLSBi_217" offset="0x708" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_218" acronym="iME_PROGRAMBUFFERLINENLSBi_218" offset="0x710" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_219" acronym="iME_PROGRAMBUFFERLINENLSBi_219" offset="0x718" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_220" acronym="iME_PROGRAMBUFFERLINENLSBi_220" offset="0x720" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_221" acronym="iME_PROGRAMBUFFERLINENLSBi_221" offset="0x728" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_222" acronym="iME_PROGRAMBUFFERLINENLSBi_222" offset="0x730" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_223" acronym="iME_PROGRAMBUFFERLINENLSBi_223" offset="0x738" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_224" acronym="iME_PROGRAMBUFFERLINENLSBi_224" offset="0x740" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_225" acronym="iME_PROGRAMBUFFERLINENLSBi_225" offset="0x748" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_226" acronym="iME_PROGRAMBUFFERLINENLSBi_226" offset="0x750" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_227" acronym="iME_PROGRAMBUFFERLINENLSBi_227" offset="0x758" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_228" acronym="iME_PROGRAMBUFFERLINENLSBi_228" offset="0x760" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_229" acronym="iME_PROGRAMBUFFERLINENLSBi_229" offset="0x768" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_230" acronym="iME_PROGRAMBUFFERLINENLSBi_230" offset="0x770" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_231" acronym="iME_PROGRAMBUFFERLINENLSBi_231" offset="0x778" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_232" acronym="iME_PROGRAMBUFFERLINENLSBi_232" offset="0x780" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_233" acronym="iME_PROGRAMBUFFERLINENLSBi_233" offset="0x788" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_234" acronym="iME_PROGRAMBUFFERLINENLSBi_234" offset="0x790" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_235" acronym="iME_PROGRAMBUFFERLINENLSBi_235" offset="0x798" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_236" acronym="iME_PROGRAMBUFFERLINENLSBi_236" offset="0x7A0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_237" acronym="iME_PROGRAMBUFFERLINENLSBi_237" offset="0x7A8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_238" acronym="iME_PROGRAMBUFFERLINENLSBi_238" offset="0x7B0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_239" acronym="iME_PROGRAMBUFFERLINENLSBi_239" offset="0x7B8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_240" acronym="iME_PROGRAMBUFFERLINENLSBi_240" offset="0x7C0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_241" acronym="iME_PROGRAMBUFFERLINENLSBi_241" offset="0x7C8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_242" acronym="iME_PROGRAMBUFFERLINENLSBi_242" offset="0x7D0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_243" acronym="iME_PROGRAMBUFFERLINENLSBi_243" offset="0x7D8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_244" acronym="iME_PROGRAMBUFFERLINENLSBi_244" offset="0x7E0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_245" acronym="iME_PROGRAMBUFFERLINENLSBi_245" offset="0x7E8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_246" acronym="iME_PROGRAMBUFFERLINENLSBi_246" offset="0x7F0" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_247" acronym="iME_PROGRAMBUFFERLINENLSBi_247" offset="0x7F8" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_248" acronym="iME_PROGRAMBUFFERLINENLSBi_248" offset="0x800" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_249" acronym="iME_PROGRAMBUFFERLINENLSBi_249" offset="0x808" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_250" acronym="iME_PROGRAMBUFFERLINENLSBi_250" offset="0x810" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_251" acronym="iME_PROGRAMBUFFERLINENLSBi_251" offset="0x818" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_252" acronym="iME_PROGRAMBUFFERLINENLSBi_252" offset="0x820" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_253" acronym="iME_PROGRAMBUFFERLINENLSBi_253" offset="0x828" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_254" acronym="iME_PROGRAMBUFFERLINENLSBi_254" offset="0x830" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENLSBi_255" acronym="iME_PROGRAMBUFFERLINENLSBi_255" offset="0x838" width="32" description="Lower part of the macro-instruction : bits [31:0]">
    <bitfield id="MACROINST_LSB" width="32" begin="31" end="0" resetval="0x--------" description="Line i of 256, Lower part of the macro-instruction : bits [31:0]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_0" acronym="iME_PROGRAMBUFFERLINENMSBi_0" offset="0x44" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_1" acronym="iME_PROGRAMBUFFERLINENMSBi_1" offset="0x4C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_2" acronym="iME_PROGRAMBUFFERLINENMSBi_2" offset="0x54" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_3" acronym="iME_PROGRAMBUFFERLINENMSBi_3" offset="0x5C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_4" acronym="iME_PROGRAMBUFFERLINENMSBi_4" offset="0x64" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_5" acronym="iME_PROGRAMBUFFERLINENMSBi_5" offset="0x6C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_6" acronym="iME_PROGRAMBUFFERLINENMSBi_6" offset="0x74" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_7" acronym="iME_PROGRAMBUFFERLINENMSBi_7" offset="0x7C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_8" acronym="iME_PROGRAMBUFFERLINENMSBi_8" offset="0x84" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_9" acronym="iME_PROGRAMBUFFERLINENMSBi_9" offset="0x8C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_10" acronym="iME_PROGRAMBUFFERLINENMSBi_10" offset="0x94" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_11" acronym="iME_PROGRAMBUFFERLINENMSBi_11" offset="0x9C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_12" acronym="iME_PROGRAMBUFFERLINENMSBi_12" offset="0xA4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_13" acronym="iME_PROGRAMBUFFERLINENMSBi_13" offset="0xAC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_14" acronym="iME_PROGRAMBUFFERLINENMSBi_14" offset="0xB4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_15" acronym="iME_PROGRAMBUFFERLINENMSBi_15" offset="0xBC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_16" acronym="iME_PROGRAMBUFFERLINENMSBi_16" offset="0xC4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_17" acronym="iME_PROGRAMBUFFERLINENMSBi_17" offset="0xCC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_18" acronym="iME_PROGRAMBUFFERLINENMSBi_18" offset="0xD4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_19" acronym="iME_PROGRAMBUFFERLINENMSBi_19" offset="0xDC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_20" acronym="iME_PROGRAMBUFFERLINENMSBi_20" offset="0xE4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_21" acronym="iME_PROGRAMBUFFERLINENMSBi_21" offset="0xEC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_22" acronym="iME_PROGRAMBUFFERLINENMSBi_22" offset="0xF4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_23" acronym="iME_PROGRAMBUFFERLINENMSBi_23" offset="0xFC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_24" acronym="iME_PROGRAMBUFFERLINENMSBi_24" offset="0x104" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_25" acronym="iME_PROGRAMBUFFERLINENMSBi_25" offset="0x10C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_26" acronym="iME_PROGRAMBUFFERLINENMSBi_26" offset="0x114" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_27" acronym="iME_PROGRAMBUFFERLINENMSBi_27" offset="0x11C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_28" acronym="iME_PROGRAMBUFFERLINENMSBi_28" offset="0x124" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_29" acronym="iME_PROGRAMBUFFERLINENMSBi_29" offset="0x12C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_30" acronym="iME_PROGRAMBUFFERLINENMSBi_30" offset="0x134" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_31" acronym="iME_PROGRAMBUFFERLINENMSBi_31" offset="0x13C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_32" acronym="iME_PROGRAMBUFFERLINENMSBi_32" offset="0x144" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_33" acronym="iME_PROGRAMBUFFERLINENMSBi_33" offset="0x14C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_34" acronym="iME_PROGRAMBUFFERLINENMSBi_34" offset="0x154" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_35" acronym="iME_PROGRAMBUFFERLINENMSBi_35" offset="0x15C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_36" acronym="iME_PROGRAMBUFFERLINENMSBi_36" offset="0x164" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_37" acronym="iME_PROGRAMBUFFERLINENMSBi_37" offset="0x16C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_38" acronym="iME_PROGRAMBUFFERLINENMSBi_38" offset="0x174" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_39" acronym="iME_PROGRAMBUFFERLINENMSBi_39" offset="0x17C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_40" acronym="iME_PROGRAMBUFFERLINENMSBi_40" offset="0x184" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_41" acronym="iME_PROGRAMBUFFERLINENMSBi_41" offset="0x18C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_42" acronym="iME_PROGRAMBUFFERLINENMSBi_42" offset="0x194" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_43" acronym="iME_PROGRAMBUFFERLINENMSBi_43" offset="0x19C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_44" acronym="iME_PROGRAMBUFFERLINENMSBi_44" offset="0x1A4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_45" acronym="iME_PROGRAMBUFFERLINENMSBi_45" offset="0x1AC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_46" acronym="iME_PROGRAMBUFFERLINENMSBi_46" offset="0x1B4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_47" acronym="iME_PROGRAMBUFFERLINENMSBi_47" offset="0x1BC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_48" acronym="iME_PROGRAMBUFFERLINENMSBi_48" offset="0x1C4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_49" acronym="iME_PROGRAMBUFFERLINENMSBi_49" offset="0x1CC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_50" acronym="iME_PROGRAMBUFFERLINENMSBi_50" offset="0x1D4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_51" acronym="iME_PROGRAMBUFFERLINENMSBi_51" offset="0x1DC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_52" acronym="iME_PROGRAMBUFFERLINENMSBi_52" offset="0x1E4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_53" acronym="iME_PROGRAMBUFFERLINENMSBi_53" offset="0x1EC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_54" acronym="iME_PROGRAMBUFFERLINENMSBi_54" offset="0x1F4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_55" acronym="iME_PROGRAMBUFFERLINENMSBi_55" offset="0x1FC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_56" acronym="iME_PROGRAMBUFFERLINENMSBi_56" offset="0x204" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_57" acronym="iME_PROGRAMBUFFERLINENMSBi_57" offset="0x20C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_58" acronym="iME_PROGRAMBUFFERLINENMSBi_58" offset="0x214" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_59" acronym="iME_PROGRAMBUFFERLINENMSBi_59" offset="0x21C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_60" acronym="iME_PROGRAMBUFFERLINENMSBi_60" offset="0x224" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_61" acronym="iME_PROGRAMBUFFERLINENMSBi_61" offset="0x22C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_62" acronym="iME_PROGRAMBUFFERLINENMSBi_62" offset="0x234" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_63" acronym="iME_PROGRAMBUFFERLINENMSBi_63" offset="0x23C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_64" acronym="iME_PROGRAMBUFFERLINENMSBi_64" offset="0x244" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_65" acronym="iME_PROGRAMBUFFERLINENMSBi_65" offset="0x24C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_66" acronym="iME_PROGRAMBUFFERLINENMSBi_66" offset="0x254" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_67" acronym="iME_PROGRAMBUFFERLINENMSBi_67" offset="0x25C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_68" acronym="iME_PROGRAMBUFFERLINENMSBi_68" offset="0x264" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_69" acronym="iME_PROGRAMBUFFERLINENMSBi_69" offset="0x26C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_70" acronym="iME_PROGRAMBUFFERLINENMSBi_70" offset="0x274" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_71" acronym="iME_PROGRAMBUFFERLINENMSBi_71" offset="0x27C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_72" acronym="iME_PROGRAMBUFFERLINENMSBi_72" offset="0x284" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_73" acronym="iME_PROGRAMBUFFERLINENMSBi_73" offset="0x28C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_74" acronym="iME_PROGRAMBUFFERLINENMSBi_74" offset="0x294" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_75" acronym="iME_PROGRAMBUFFERLINENMSBi_75" offset="0x29C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_76" acronym="iME_PROGRAMBUFFERLINENMSBi_76" offset="0x2A4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_77" acronym="iME_PROGRAMBUFFERLINENMSBi_77" offset="0x2AC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_78" acronym="iME_PROGRAMBUFFERLINENMSBi_78" offset="0x2B4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_79" acronym="iME_PROGRAMBUFFERLINENMSBi_79" offset="0x2BC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_80" acronym="iME_PROGRAMBUFFERLINENMSBi_80" offset="0x2C4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_81" acronym="iME_PROGRAMBUFFERLINENMSBi_81" offset="0x2CC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_82" acronym="iME_PROGRAMBUFFERLINENMSBi_82" offset="0x2D4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_83" acronym="iME_PROGRAMBUFFERLINENMSBi_83" offset="0x2DC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_84" acronym="iME_PROGRAMBUFFERLINENMSBi_84" offset="0x2E4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_85" acronym="iME_PROGRAMBUFFERLINENMSBi_85" offset="0x2EC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_86" acronym="iME_PROGRAMBUFFERLINENMSBi_86" offset="0x2F4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_87" acronym="iME_PROGRAMBUFFERLINENMSBi_87" offset="0x2FC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_88" acronym="iME_PROGRAMBUFFERLINENMSBi_88" offset="0x304" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_89" acronym="iME_PROGRAMBUFFERLINENMSBi_89" offset="0x30C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_90" acronym="iME_PROGRAMBUFFERLINENMSBi_90" offset="0x314" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_91" acronym="iME_PROGRAMBUFFERLINENMSBi_91" offset="0x31C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_92" acronym="iME_PROGRAMBUFFERLINENMSBi_92" offset="0x324" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_93" acronym="iME_PROGRAMBUFFERLINENMSBi_93" offset="0x32C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_94" acronym="iME_PROGRAMBUFFERLINENMSBi_94" offset="0x334" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_95" acronym="iME_PROGRAMBUFFERLINENMSBi_95" offset="0x33C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_96" acronym="iME_PROGRAMBUFFERLINENMSBi_96" offset="0x344" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_97" acronym="iME_PROGRAMBUFFERLINENMSBi_97" offset="0x34C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_98" acronym="iME_PROGRAMBUFFERLINENMSBi_98" offset="0x354" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_99" acronym="iME_PROGRAMBUFFERLINENMSBi_99" offset="0x35C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_100" acronym="iME_PROGRAMBUFFERLINENMSBi_100" offset="0x364" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_101" acronym="iME_PROGRAMBUFFERLINENMSBi_101" offset="0x36C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_102" acronym="iME_PROGRAMBUFFERLINENMSBi_102" offset="0x374" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_103" acronym="iME_PROGRAMBUFFERLINENMSBi_103" offset="0x37C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_104" acronym="iME_PROGRAMBUFFERLINENMSBi_104" offset="0x384" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_105" acronym="iME_PROGRAMBUFFERLINENMSBi_105" offset="0x38C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_106" acronym="iME_PROGRAMBUFFERLINENMSBi_106" offset="0x394" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_107" acronym="iME_PROGRAMBUFFERLINENMSBi_107" offset="0x39C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_108" acronym="iME_PROGRAMBUFFERLINENMSBi_108" offset="0x3A4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_109" acronym="iME_PROGRAMBUFFERLINENMSBi_109" offset="0x3AC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_110" acronym="iME_PROGRAMBUFFERLINENMSBi_110" offset="0x3B4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_111" acronym="iME_PROGRAMBUFFERLINENMSBi_111" offset="0x3BC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_112" acronym="iME_PROGRAMBUFFERLINENMSBi_112" offset="0x3C4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_113" acronym="iME_PROGRAMBUFFERLINENMSBi_113" offset="0x3CC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_114" acronym="iME_PROGRAMBUFFERLINENMSBi_114" offset="0x3D4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_115" acronym="iME_PROGRAMBUFFERLINENMSBi_115" offset="0x3DC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_116" acronym="iME_PROGRAMBUFFERLINENMSBi_116" offset="0x3E4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_117" acronym="iME_PROGRAMBUFFERLINENMSBi_117" offset="0x3EC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_118" acronym="iME_PROGRAMBUFFERLINENMSBi_118" offset="0x3F4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_119" acronym="iME_PROGRAMBUFFERLINENMSBi_119" offset="0x3FC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_120" acronym="iME_PROGRAMBUFFERLINENMSBi_120" offset="0x404" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_121" acronym="iME_PROGRAMBUFFERLINENMSBi_121" offset="0x40C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_122" acronym="iME_PROGRAMBUFFERLINENMSBi_122" offset="0x414" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_123" acronym="iME_PROGRAMBUFFERLINENMSBi_123" offset="0x41C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_124" acronym="iME_PROGRAMBUFFERLINENMSBi_124" offset="0x424" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_125" acronym="iME_PROGRAMBUFFERLINENMSBi_125" offset="0x42C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_126" acronym="iME_PROGRAMBUFFERLINENMSBi_126" offset="0x434" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_127" acronym="iME_PROGRAMBUFFERLINENMSBi_127" offset="0x43C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_128" acronym="iME_PROGRAMBUFFERLINENMSBi_128" offset="0x444" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_129" acronym="iME_PROGRAMBUFFERLINENMSBi_129" offset="0x44C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_130" acronym="iME_PROGRAMBUFFERLINENMSBi_130" offset="0x454" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_131" acronym="iME_PROGRAMBUFFERLINENMSBi_131" offset="0x45C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_132" acronym="iME_PROGRAMBUFFERLINENMSBi_132" offset="0x464" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_133" acronym="iME_PROGRAMBUFFERLINENMSBi_133" offset="0x46C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_134" acronym="iME_PROGRAMBUFFERLINENMSBi_134" offset="0x474" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_135" acronym="iME_PROGRAMBUFFERLINENMSBi_135" offset="0x47C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_136" acronym="iME_PROGRAMBUFFERLINENMSBi_136" offset="0x484" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_137" acronym="iME_PROGRAMBUFFERLINENMSBi_137" offset="0x48C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_138" acronym="iME_PROGRAMBUFFERLINENMSBi_138" offset="0x494" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_139" acronym="iME_PROGRAMBUFFERLINENMSBi_139" offset="0x49C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_140" acronym="iME_PROGRAMBUFFERLINENMSBi_140" offset="0x4A4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_141" acronym="iME_PROGRAMBUFFERLINENMSBi_141" offset="0x4AC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_142" acronym="iME_PROGRAMBUFFERLINENMSBi_142" offset="0x4B4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_143" acronym="iME_PROGRAMBUFFERLINENMSBi_143" offset="0x4BC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_144" acronym="iME_PROGRAMBUFFERLINENMSBi_144" offset="0x4C4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_145" acronym="iME_PROGRAMBUFFERLINENMSBi_145" offset="0x4CC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_146" acronym="iME_PROGRAMBUFFERLINENMSBi_146" offset="0x4D4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_147" acronym="iME_PROGRAMBUFFERLINENMSBi_147" offset="0x4DC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_148" acronym="iME_PROGRAMBUFFERLINENMSBi_148" offset="0x4E4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_149" acronym="iME_PROGRAMBUFFERLINENMSBi_149" offset="0x4EC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_150" acronym="iME_PROGRAMBUFFERLINENMSBi_150" offset="0x4F4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_151" acronym="iME_PROGRAMBUFFERLINENMSBi_151" offset="0x4FC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_152" acronym="iME_PROGRAMBUFFERLINENMSBi_152" offset="0x504" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_153" acronym="iME_PROGRAMBUFFERLINENMSBi_153" offset="0x50C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_154" acronym="iME_PROGRAMBUFFERLINENMSBi_154" offset="0x514" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_155" acronym="iME_PROGRAMBUFFERLINENMSBi_155" offset="0x51C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_156" acronym="iME_PROGRAMBUFFERLINENMSBi_156" offset="0x524" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_157" acronym="iME_PROGRAMBUFFERLINENMSBi_157" offset="0x52C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_158" acronym="iME_PROGRAMBUFFERLINENMSBi_158" offset="0x534" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_159" acronym="iME_PROGRAMBUFFERLINENMSBi_159" offset="0x53C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_160" acronym="iME_PROGRAMBUFFERLINENMSBi_160" offset="0x544" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_161" acronym="iME_PROGRAMBUFFERLINENMSBi_161" offset="0x54C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_162" acronym="iME_PROGRAMBUFFERLINENMSBi_162" offset="0x554" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_163" acronym="iME_PROGRAMBUFFERLINENMSBi_163" offset="0x55C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_164" acronym="iME_PROGRAMBUFFERLINENMSBi_164" offset="0x564" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_165" acronym="iME_PROGRAMBUFFERLINENMSBi_165" offset="0x56C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_166" acronym="iME_PROGRAMBUFFERLINENMSBi_166" offset="0x574" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_167" acronym="iME_PROGRAMBUFFERLINENMSBi_167" offset="0x57C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_168" acronym="iME_PROGRAMBUFFERLINENMSBi_168" offset="0x584" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_169" acronym="iME_PROGRAMBUFFERLINENMSBi_169" offset="0x58C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_170" acronym="iME_PROGRAMBUFFERLINENMSBi_170" offset="0x594" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_171" acronym="iME_PROGRAMBUFFERLINENMSBi_171" offset="0x59C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_172" acronym="iME_PROGRAMBUFFERLINENMSBi_172" offset="0x5A4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_173" acronym="iME_PROGRAMBUFFERLINENMSBi_173" offset="0x5AC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_174" acronym="iME_PROGRAMBUFFERLINENMSBi_174" offset="0x5B4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_175" acronym="iME_PROGRAMBUFFERLINENMSBi_175" offset="0x5BC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_176" acronym="iME_PROGRAMBUFFERLINENMSBi_176" offset="0x5C4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_177" acronym="iME_PROGRAMBUFFERLINENMSBi_177" offset="0x5CC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_178" acronym="iME_PROGRAMBUFFERLINENMSBi_178" offset="0x5D4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_179" acronym="iME_PROGRAMBUFFERLINENMSBi_179" offset="0x5DC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_180" acronym="iME_PROGRAMBUFFERLINENMSBi_180" offset="0x5E4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_181" acronym="iME_PROGRAMBUFFERLINENMSBi_181" offset="0x5EC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_182" acronym="iME_PROGRAMBUFFERLINENMSBi_182" offset="0x5F4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_183" acronym="iME_PROGRAMBUFFERLINENMSBi_183" offset="0x5FC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_184" acronym="iME_PROGRAMBUFFERLINENMSBi_184" offset="0x604" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_185" acronym="iME_PROGRAMBUFFERLINENMSBi_185" offset="0x60C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_186" acronym="iME_PROGRAMBUFFERLINENMSBi_186" offset="0x614" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_187" acronym="iME_PROGRAMBUFFERLINENMSBi_187" offset="0x61C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_188" acronym="iME_PROGRAMBUFFERLINENMSBi_188" offset="0x624" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_189" acronym="iME_PROGRAMBUFFERLINENMSBi_189" offset="0x62C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_190" acronym="iME_PROGRAMBUFFERLINENMSBi_190" offset="0x634" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_191" acronym="iME_PROGRAMBUFFERLINENMSBi_191" offset="0x63C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_192" acronym="iME_PROGRAMBUFFERLINENMSBi_192" offset="0x644" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_193" acronym="iME_PROGRAMBUFFERLINENMSBi_193" offset="0x64C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_194" acronym="iME_PROGRAMBUFFERLINENMSBi_194" offset="0x654" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_195" acronym="iME_PROGRAMBUFFERLINENMSBi_195" offset="0x65C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_196" acronym="iME_PROGRAMBUFFERLINENMSBi_196" offset="0x664" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_197" acronym="iME_PROGRAMBUFFERLINENMSBi_197" offset="0x66C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_198" acronym="iME_PROGRAMBUFFERLINENMSBi_198" offset="0x674" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_199" acronym="iME_PROGRAMBUFFERLINENMSBi_199" offset="0x67C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_200" acronym="iME_PROGRAMBUFFERLINENMSBi_200" offset="0x684" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_201" acronym="iME_PROGRAMBUFFERLINENMSBi_201" offset="0x68C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_202" acronym="iME_PROGRAMBUFFERLINENMSBi_202" offset="0x694" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_203" acronym="iME_PROGRAMBUFFERLINENMSBi_203" offset="0x69C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_204" acronym="iME_PROGRAMBUFFERLINENMSBi_204" offset="0x6A4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_205" acronym="iME_PROGRAMBUFFERLINENMSBi_205" offset="0x6AC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_206" acronym="iME_PROGRAMBUFFERLINENMSBi_206" offset="0x6B4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_207" acronym="iME_PROGRAMBUFFERLINENMSBi_207" offset="0x6BC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_208" acronym="iME_PROGRAMBUFFERLINENMSBi_208" offset="0x6C4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_209" acronym="iME_PROGRAMBUFFERLINENMSBi_209" offset="0x6CC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_210" acronym="iME_PROGRAMBUFFERLINENMSBi_210" offset="0x6D4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_211" acronym="iME_PROGRAMBUFFERLINENMSBi_211" offset="0x6DC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_212" acronym="iME_PROGRAMBUFFERLINENMSBi_212" offset="0x6E4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_213" acronym="iME_PROGRAMBUFFERLINENMSBi_213" offset="0x6EC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_214" acronym="iME_PROGRAMBUFFERLINENMSBi_214" offset="0x6F4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_215" acronym="iME_PROGRAMBUFFERLINENMSBi_215" offset="0x6FC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_216" acronym="iME_PROGRAMBUFFERLINENMSBi_216" offset="0x704" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_217" acronym="iME_PROGRAMBUFFERLINENMSBi_217" offset="0x70C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_218" acronym="iME_PROGRAMBUFFERLINENMSBi_218" offset="0x714" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_219" acronym="iME_PROGRAMBUFFERLINENMSBi_219" offset="0x71C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_220" acronym="iME_PROGRAMBUFFERLINENMSBi_220" offset="0x724" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_221" acronym="iME_PROGRAMBUFFERLINENMSBi_221" offset="0x72C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_222" acronym="iME_PROGRAMBUFFERLINENMSBi_222" offset="0x734" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_223" acronym="iME_PROGRAMBUFFERLINENMSBi_223" offset="0x73C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_224" acronym="iME_PROGRAMBUFFERLINENMSBi_224" offset="0x744" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_225" acronym="iME_PROGRAMBUFFERLINENMSBi_225" offset="0x74C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_226" acronym="iME_PROGRAMBUFFERLINENMSBi_226" offset="0x754" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_227" acronym="iME_PROGRAMBUFFERLINENMSBi_227" offset="0x75C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_228" acronym="iME_PROGRAMBUFFERLINENMSBi_228" offset="0x764" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_229" acronym="iME_PROGRAMBUFFERLINENMSBi_229" offset="0x76C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_230" acronym="iME_PROGRAMBUFFERLINENMSBi_230" offset="0x774" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_231" acronym="iME_PROGRAMBUFFERLINENMSBi_231" offset="0x77C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_232" acronym="iME_PROGRAMBUFFERLINENMSBi_232" offset="0x784" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_233" acronym="iME_PROGRAMBUFFERLINENMSBi_233" offset="0x78C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_234" acronym="iME_PROGRAMBUFFERLINENMSBi_234" offset="0x794" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_235" acronym="iME_PROGRAMBUFFERLINENMSBi_235" offset="0x79C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_236" acronym="iME_PROGRAMBUFFERLINENMSBi_236" offset="0x7A4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_237" acronym="iME_PROGRAMBUFFERLINENMSBi_237" offset="0x7AC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_238" acronym="iME_PROGRAMBUFFERLINENMSBi_238" offset="0x7B4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_239" acronym="iME_PROGRAMBUFFERLINENMSBi_239" offset="0x7BC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_240" acronym="iME_PROGRAMBUFFERLINENMSBi_240" offset="0x7C4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_241" acronym="iME_PROGRAMBUFFERLINENMSBi_241" offset="0x7CC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_242" acronym="iME_PROGRAMBUFFERLINENMSBi_242" offset="0x7D4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_243" acronym="iME_PROGRAMBUFFERLINENMSBi_243" offset="0x7DC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_244" acronym="iME_PROGRAMBUFFERLINENMSBi_244" offset="0x7E4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_245" acronym="iME_PROGRAMBUFFERLINENMSBi_245" offset="0x7EC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_246" acronym="iME_PROGRAMBUFFERLINENMSBi_246" offset="0x7F4" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_247" acronym="iME_PROGRAMBUFFERLINENMSBi_247" offset="0x7FC" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_248" acronym="iME_PROGRAMBUFFERLINENMSBi_248" offset="0x804" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_249" acronym="iME_PROGRAMBUFFERLINENMSBi_249" offset="0x80C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_250" acronym="iME_PROGRAMBUFFERLINENMSBi_250" offset="0x814" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_251" acronym="iME_PROGRAMBUFFERLINENMSBi_251" offset="0x81C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_252" acronym="iME_PROGRAMBUFFERLINENMSBi_252" offset="0x824" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_253" acronym="iME_PROGRAMBUFFERLINENMSBi_253" offset="0x82C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_254" acronym="iME_PROGRAMBUFFERLINENMSBi_254" offset="0x834" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PROGRAMBUFFERLINENMSBi_255" acronym="iME_PROGRAMBUFFERLINENMSBi_255" offset="0x83C" width="32" description="High part of the macro-instruction : bits [54:32]">
    <bitfield id="Reserved" width="9" begin="31" end="23" resetval="0x--" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MACROINST_MSB" width="23" begin="22" end="0" resetval="0x------" description="Line i of 256, high part of the macro-instruction : bits [54:32]" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_0" acronym="iME_ERRORTABLEj_0" offset="0x840" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_1" acronym="iME_ERRORTABLEj_1" offset="0x844" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_2" acronym="iME_ERRORTABLEj_2" offset="0x848" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_3" acronym="iME_ERRORTABLEj_3" offset="0x84C" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_4" acronym="iME_ERRORTABLEj_4" offset="0x850" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_5" acronym="iME_ERRORTABLEj_5" offset="0x854" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_6" acronym="iME_ERRORTABLEj_6" offset="0x858" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_7" acronym="iME_ERRORTABLEj_7" offset="0x85C" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_8" acronym="iME_ERRORTABLEj_8" offset="0x860" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_9" acronym="iME_ERRORTABLEj_9" offset="0x864" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_10" acronym="iME_ERRORTABLEj_10" offset="0x868" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_11" acronym="iME_ERRORTABLEj_11" offset="0x86C" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_12" acronym="iME_ERRORTABLEj_12" offset="0x870" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_13" acronym="iME_ERRORTABLEj_13" offset="0x874" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_14" acronym="iME_ERRORTABLEj_14" offset="0x878" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_ERRORTABLEj_15" acronym="iME_ERRORTABLEj_15" offset="0x87C" width="32" description="Register file (Error Table) for SAD computation containing final errors. Each entry in the register comprises a 16-bit Error field and a 16-bit Address field.">
    <bitfield id="ET_ADDRESSN" width="16" begin="31" end="16" resetval="0x----" description="Error Table line i, Address value" range="" rwaccess="RW"/>
    <bitfield id="ET_ERRORN" width="16" begin="15" end="0" resetval="0x----" description="Error Table line i, Error value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_0" acronym="iME_REFERENCEBLOCKk_0" offset="0x880" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_1" acronym="iME_REFERENCEBLOCKk_1" offset="0x884" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_2" acronym="iME_REFERENCEBLOCKk_2" offset="0x888" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_3" acronym="iME_REFERENCEBLOCKk_3" offset="0x88C" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_4" acronym="iME_REFERENCEBLOCKk_4" offset="0x890" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_5" acronym="iME_REFERENCEBLOCKk_5" offset="0x894" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_6" acronym="iME_REFERENCEBLOCKk_6" offset="0x898" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_7" acronym="iME_REFERENCEBLOCKk_7" offset="0x89C" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_8" acronym="iME_REFERENCEBLOCKk_8" offset="0x8A0" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_9" acronym="iME_REFERENCEBLOCKk_9" offset="0x8A4" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_10" acronym="iME_REFERENCEBLOCKk_10" offset="0x8A8" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_11" acronym="iME_REFERENCEBLOCKk_11" offset="0x8AC" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_12" acronym="iME_REFERENCEBLOCKk_12" offset="0x8B0" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_13" acronym="iME_REFERENCEBLOCKk_13" offset="0x8B4" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_14" acronym="iME_REFERENCEBLOCKk_14" offset="0x8B8" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_15" acronym="iME_REFERENCEBLOCKk_15" offset="0x8BC" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_16" acronym="iME_REFERENCEBLOCKk_16" offset="0x8C0" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_17" acronym="iME_REFERENCEBLOCKk_17" offset="0x8C4" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_18" acronym="iME_REFERENCEBLOCKk_18" offset="0x8C8" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_19" acronym="iME_REFERENCEBLOCKk_19" offset="0x8CC" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_20" acronym="iME_REFERENCEBLOCKk_20" offset="0x8D0" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_21" acronym="iME_REFERENCEBLOCKk_21" offset="0x8D4" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_22" acronym="iME_REFERENCEBLOCKk_22" offset="0x8D8" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_23" acronym="iME_REFERENCEBLOCKk_23" offset="0x8DC" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_24" acronym="iME_REFERENCEBLOCKk_24" offset="0x8E0" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_25" acronym="iME_REFERENCEBLOCKk_25" offset="0x8E4" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_26" acronym="iME_REFERENCEBLOCKk_26" offset="0x8E8" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_27" acronym="iME_REFERENCEBLOCKk_27" offset="0x8EC" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_28" acronym="iME_REFERENCEBLOCKk_28" offset="0x8F0" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_29" acronym="iME_REFERENCEBLOCKk_29" offset="0x8F4" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_30" acronym="iME_REFERENCEBLOCKk_30" offset="0x8F8" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_31" acronym="iME_REFERENCEBLOCKk_31" offset="0x8FC" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_32" acronym="iME_REFERENCEBLOCKk_32" offset="0x900" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_33" acronym="iME_REFERENCEBLOCKk_33" offset="0x904" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_34" acronym="iME_REFERENCEBLOCKk_34" offset="0x908" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_35" acronym="iME_REFERENCEBLOCKk_35" offset="0x90C" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_36" acronym="iME_REFERENCEBLOCKk_36" offset="0x910" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_37" acronym="iME_REFERENCEBLOCKk_37" offset="0x914" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_38" acronym="iME_REFERENCEBLOCKk_38" offset="0x918" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_39" acronym="iME_REFERENCEBLOCKk_39" offset="0x91C" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_40" acronym="iME_REFERENCEBLOCKk_40" offset="0x920" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_41" acronym="iME_REFERENCEBLOCKk_41" offset="0x924" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_42" acronym="iME_REFERENCEBLOCKk_42" offset="0x928" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_43" acronym="iME_REFERENCEBLOCKk_43" offset="0x92C" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_44" acronym="iME_REFERENCEBLOCKk_44" offset="0x930" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_45" acronym="iME_REFERENCEBLOCKk_45" offset="0x934" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_46" acronym="iME_REFERENCEBLOCKk_46" offset="0x938" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_47" acronym="iME_REFERENCEBLOCKk_47" offset="0x93C" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_48" acronym="iME_REFERENCEBLOCKk_48" offset="0x940" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_49" acronym="iME_REFERENCEBLOCKk_49" offset="0x944" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_50" acronym="iME_REFERENCEBLOCKk_50" offset="0x948" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_51" acronym="iME_REFERENCEBLOCKk_51" offset="0x94C" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_52" acronym="iME_REFERENCEBLOCKk_52" offset="0x950" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_53" acronym="iME_REFERENCEBLOCKk_53" offset="0x954" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_54" acronym="iME_REFERENCEBLOCKk_54" offset="0x958" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_55" acronym="iME_REFERENCEBLOCKk_55" offset="0x95C" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_56" acronym="iME_REFERENCEBLOCKk_56" offset="0x960" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_57" acronym="iME_REFERENCEBLOCKk_57" offset="0x964" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_58" acronym="iME_REFERENCEBLOCKk_58" offset="0x968" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_59" acronym="iME_REFERENCEBLOCKk_59" offset="0x96C" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_60" acronym="iME_REFERENCEBLOCKk_60" offset="0x970" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_61" acronym="iME_REFERENCEBLOCKk_61" offset="0x974" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_62" acronym="iME_REFERENCEBLOCKk_62" offset="0x978" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_REFERENCEBLOCKk_63" acronym="iME_REFERENCEBLOCKk_63" offset="0x97C" width="32" description="16 lines of 16 bytes register file containing the reference block data for SAD computation.">
    <bitfield id="REFBLOCK_WORD" width="32" begin="31" end="0" resetval="0x--------" description="This word contains 4 pixels." range="" rwaccess="RW"/>
  </register>
  <register id="iME_COEFFREGBANKl_0" acronym="iME_COEFFREGBANKl_0" offset="0x980" width="32" description="Coefficients Register Bank: The coefficient is 7 bit wide and 2 coefficients are stored in one word in the following format: [31:23] = 0x00 [22:16] = Coeff_odd [15:7] = 0x00 [6:0] = Coeff_even">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF_ODD" width="7" begin="22" end="16" resetval="0x--" description="Coefficient (odd index)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x000" description="read returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF_EVEN" width="7" begin="6" end="0" resetval="0x--" description="Coefficient (even index)" range="" rwaccess="RW"/>
  </register>
  <register id="iME_COEFFREGBANKl_1" acronym="iME_COEFFREGBANKl_1" offset="0x984" width="32" description="Coefficients Register Bank: The coefficient is 7 bit wide and 2 coefficients are stored in one word in the following format: [31:23] = 0x00 [22:16] = Coeff_odd [15:7] = 0x00 [6:0] = Coeff_even">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF_ODD" width="7" begin="22" end="16" resetval="0x--" description="Coefficient (odd index)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x000" description="read returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF_EVEN" width="7" begin="6" end="0" resetval="0x--" description="Coefficient (even index)" range="" rwaccess="RW"/>
  </register>
  <register id="iME_COEFFREGBANKl_2" acronym="iME_COEFFREGBANKl_2" offset="0x988" width="32" description="Coefficients Register Bank: The coefficient is 7 bit wide and 2 coefficients are stored in one word in the following format: [31:23] = 0x00 [22:16] = Coeff_odd [15:7] = 0x00 [6:0] = Coeff_even">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF_ODD" width="7" begin="22" end="16" resetval="0x--" description="Coefficient (odd index)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x000" description="read returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF_EVEN" width="7" begin="6" end="0" resetval="0x--" description="Coefficient (even index)" range="" rwaccess="RW"/>
  </register>
  <register id="iME_COEFFREGBANKl_3" acronym="iME_COEFFREGBANKl_3" offset="0x98C" width="32" description="Coefficients Register Bank: The coefficient is 7 bit wide and 2 coefficients are stored in one word in the following format: [31:23] = 0x00 [22:16] = Coeff_odd [15:7] = 0x00 [6:0] = Coeff_even">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF_ODD" width="7" begin="22" end="16" resetval="0x--" description="Coefficient (odd index)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x000" description="read returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF_EVEN" width="7" begin="6" end="0" resetval="0x--" description="Coefficient (even index)" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_0" acronym="iME_PARAMETERSTACKLj_0" offset="0x990" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_1" acronym="iME_PARAMETERSTACKLj_1" offset="0x994" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_2" acronym="iME_PARAMETERSTACKLj_2" offset="0x998" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_3" acronym="iME_PARAMETERSTACKLj_3" offset="0x99C" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_4" acronym="iME_PARAMETERSTACKLj_4" offset="0x9A0" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_5" acronym="iME_PARAMETERSTACKLj_5" offset="0x9A4" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_6" acronym="iME_PARAMETERSTACKLj_6" offset="0x9A8" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_7" acronym="iME_PARAMETERSTACKLj_7" offset="0x9AC" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_8" acronym="iME_PARAMETERSTACKLj_8" offset="0x9B0" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_9" acronym="iME_PARAMETERSTACKLj_9" offset="0x9B4" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_10" acronym="iME_PARAMETERSTACKLj_10" offset="0x9B8" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_11" acronym="iME_PARAMETERSTACKLj_11" offset="0x9BC" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_12" acronym="iME_PARAMETERSTACKLj_12" offset="0x9C0" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_13" acronym="iME_PARAMETERSTACKLj_13" offset="0x9C4" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_14" acronym="iME_PARAMETERSTACKLj_14" offset="0x9C8" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKLj_15" acronym="iME_PARAMETERSTACKLj_15" offset="0x9CC" width="32" description="Parameter stack register 0 to 15 (16-bit wide). Contains parameters used by program to control the iME units.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PARAMSTACK" width="16" begin="15" end="0" resetval="0x----" description="Parameter of 0 to 15" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_0" acronym="iME_PARAMETERSTACKHj_0" offset="0x9D0" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_1" acronym="iME_PARAMETERSTACKHj_1" offset="0x9D4" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_2" acronym="iME_PARAMETERSTACKHj_2" offset="0x9D8" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_3" acronym="iME_PARAMETERSTACKHj_3" offset="0x9DC" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_4" acronym="iME_PARAMETERSTACKHj_4" offset="0x9E0" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_5" acronym="iME_PARAMETERSTACKHj_5" offset="0x9E4" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_6" acronym="iME_PARAMETERSTACKHj_6" offset="0x9E8" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_7" acronym="iME_PARAMETERSTACKHj_7" offset="0x9EC" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_8" acronym="iME_PARAMETERSTACKHj_8" offset="0x9F0" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_9" acronym="iME_PARAMETERSTACKHj_9" offset="0x9F4" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_10" acronym="iME_PARAMETERSTACKHj_10" offset="0x9F8" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_11" acronym="iME_PARAMETERSTACKHj_11" offset="0x9FC" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_12" acronym="iME_PARAMETERSTACKHj_12" offset="0xA00" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_13" acronym="iME_PARAMETERSTACKHj_13" offset="0xA04" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_14" acronym="iME_PARAMETERSTACKHj_14" offset="0xA08" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_PARAMETERSTACKHj_15" acronym="iME_PARAMETERSTACKHj_15" offset="0xA0C" width="32" description="Parameter stack register 16 to 31 (32-bit wide). Contains parameters used by program to control the iMEunits.">
    <bitfield id="PARAMSTACK" width="32" begin="31" end="0" resetval="0x--------" description="Parameter of 16 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="iME_XMVCTm_0" acronym="iME_XMVCTm_0" offset="0xAA0" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="XMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="XMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_XMVCTm_1" acronym="iME_XMVCTm_1" offset="0xAA4" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="XMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="XMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_XMVCTm_2" acronym="iME_XMVCTm_2" offset="0xAA8" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="XMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="XMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_XMVCTm_3" acronym="iME_XMVCTm_3" offset="0xAAC" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="XMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="XMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_XMVCTm_4" acronym="iME_XMVCTm_4" offset="0xAB0" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="XMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="XMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_XMVCTm_5" acronym="iME_XMVCTm_5" offset="0xAB4" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="XMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="XMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_XMVCTm_6" acronym="iME_XMVCTm_6" offset="0xAB8" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="XMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="XMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_XMVCTm_7" acronym="iME_XMVCTm_7" offset="0xABC" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="XMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="XMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_YMVCTm_0" acronym="iME_YMVCTm_0" offset="0xAC0" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="YMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="YMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_YMVCTm_1" acronym="iME_YMVCTm_1" offset="0xAC4" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="YMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="YMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_YMVCTm_2" acronym="iME_YMVCTm_2" offset="0xAC8" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="YMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="YMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_YMVCTm_3" acronym="iME_YMVCTm_3" offset="0xACC" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="YMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="YMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_YMVCTm_4" acronym="iME_YMVCTm_4" offset="0xAD0" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="YMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="YMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_YMVCTm_5" acronym="iME_YMVCTm_5" offset="0xAD4" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="YMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="YMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_YMVCTm_6" acronym="iME_YMVCTm_6" offset="0xAD8" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="YMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="YMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_YMVCTm_7" acronym="iME_YMVCTm_7" offset="0xADC" width="32" description="Two Motion Vector Cost value (16-bits wide) are packed in one 32 bit word.">
    <bitfield id="YMVCT_ODD" width="16" begin="31" end="16" resetval="0x----" description="MV Cost value of odd index" range="" rwaccess="RW"/>
    <bitfield id="YMVCT_EVEN" width="16" begin="15" end="0" resetval="0x----" description="MV Cost value of even index" range="" rwaccess="RW"/>
  </register>
  <register id="iME_MINERRORTHRESHOLD" acronym="iME_MINERRORTHRESHOLD" offset="0xAE0" width="32" description="Minimum Error Threshold register, used in Mcomp() operator.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MINTHRESHOLD" width="16" begin="15" end="0" resetval="0x----" description="Min Threshold value in Mcomp() block." range="" rwaccess="RW"/>
  </register>
  <register id="iME_ABSMINREACHED" acronym="iME_ABSMINREACHED" offset="0xAE4" width="32" description="Absolute Minimum Reached bit register, used in Mcomp() operator.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ABSMINREACHED" width="1" begin="0" end="0" resetval="0x-" description="Abs Min Reached bit, in Mcomp block." range="" rwaccess="RW"/>
  </register>
  <register id="iME_CPUSTATUSREG" acronym="iME_CPUSTATUSREG" offset="0xAE8" width="32" description="CPU Status Register provides information about the progress of the CPU execution">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="read returns 0." range="" rwaccess="R"/>
    <bitfield id="DETECTEDENDOFPGM" width="1" begin="30" end="30" resetval="0x0" description="This bit is set to '1' when in Debug mode, an EndOfPgm instruction or the last instruction of ProgramBuffer has been reached." range="" rwaccess="R"/>
    <bitfield id="DETECTEDSTOPSEQ" width="1" begin="29" end="29" resetval="0x0" description="This bit is set to '1' when a StopSeq() command has been issued and the iME is in Halted state." range="" rwaccess="R"/>
    <bitfield id="ENDPGMERROR" width="1" begin="28" end="28" resetval="0x0" description="This bit is set to '1' when the last instruction of the Program Buffer is reached, and no EndPgm() or LoadInstBuf() instruction have been detected in the program buffer.This bit is cleared by a StartSeq() command." range="" rwaccess="R"/>
    <bitfield id="OPCODEERROR" width="1" begin="27" end="27" resetval="0x0" description="This bit is set to '1' when a unknown opcode is decoded from the main program.This bit is cleared by StartSeq() command when in INITIALIZED state, or by a Stop() command." range="" rwaccess="R"/>
    <bitfield id="WRITEREGERROR" width="1" begin="26" end="26" resetval="0x0" description="This bit is set to '1' when attempting to write to an internal register through an OCP Write, while in EXECUTING state.This bit is cleared by StartSeq() command when in INITIALIZED state, or by a Stop() command." range="" rwaccess="R"/>
    <bitfield id="EXECSTATE" width="2" begin="25" end="24" resetval="0x0" description="Execution States:00 = Initialized,10 = Executing,01 = Halted,11 = Completed." range="" rwaccess="R"/>
    <bitfield id="PC" width="8" begin="23" end="16" resetval="0x00" description="Number of instruction currently executing." range="" rwaccess="R"/>
    <bitfield id="CYCLECOUNT" width="16" begin="15" end="0" resetval="0x0000" description="Total number of cycles executed." range="" rwaccess="R"/>
  </register>
  <register id="iME_IRQLOG" acronym="iME_IRQLOG" offset="0xAEC" width="32" description="IRQ Log register captures a one on bit 0 if the endpgm() instruction has been executed and a one on bits 1 to 15 for the first 15 GenerateIT() instructions executed (beyond 15, GenerateIT() events are logged into bit 15)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="GENEITEVENTLOG" width="15" begin="15" end="1" resetval="0x0000" description="GenerateIT() instructions event log" range="" rwaccess="R"/>
    <bitfield id="ENDPGMEVENTLOG" width="1" begin="0" end="0" resetval="0x0" description="endpgm() instruction event log." range="" rwaccess="R"/>
  </register>
  <register id="iME_LATESTERRORS" acronym="iME_LATESTERRORS" offset="0xAF0" width="32" description="Best Match Location ( minimum error) data and its address generated by Multi compare unit">
    <bitfield id="BESTMATCHADDRESS" width="16" begin="31" end="16" resetval="0x----" description="Best Match Error Address" range="" rwaccess="RW"/>
    <bitfield id="BESTMATCHERRORVALUE" width="16" begin="15" end="0" resetval="0x----" description="Best Match Error Value" range="" rwaccess="RW"/>
  </register>
  <register id="iME_CONFIGREG" acronym="iME_CONFIGREG" offset="0xAF4" width="32" description="Configuration Register">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x000000" description="read returns 0." range="" rwaccess="R"/>
    <bitfield id="WAITING_FOR_SYNC_SIGNAL" width="1" begin="6" end="6" resetval="0" description="Bit is set when the WaitForSignal instruction has been decoded." range="" rwaccess="R"/>
    <bitfield id="SYNC_SIGNAL_SET" width="1" begin="5" end="5" resetval="0" description="Bit is set when iME has received the synchronisation signal." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="read returns 0." range="" rwaccess="R"/>
    <bitfield id="DEBUGMODESTATUS" width="1" begin="2" end="2" resetval="0x0" description="'Debug Mode' status bit" range="" rwaccess="R"/>
    <bitfield id="MINTHRESHOLDEN" width="1" begin="1" end="1" resetval="0x0" description="Enable Min Threshold Comparison bit" range="" rwaccess="RW"/>
    <bitfield id="ITENABLE" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable bit" range="" rwaccess="RW"/>
  </register>
  <register id="iME_SL2INSTADDRESS" acronym="iME_SL2INSTADDRESS" offset="0xAF8" width="32" description="This register contains the SL2 address passed in the instruction.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="SL2INSTADDRESS" width="16" begin="15" end="0" resetval="0x0000" description="This register contains the SL2 address passed in the instruction." range="" rwaccess="RW"/>
  </register>
  <register id="iME_COMMANDREG" acronym="iME_COMMANDREG" offset="0xFFC" width="32" description="iME command register: a write to this register decodes a command, a read returns an error. 0x1 -&amp;gt; StartSeq() 0x2 -&amp;gt; StopSeq() 0x3 -&amp;gt; DbgEnable() 0x4 -&amp;gt; DbgDisable() 0x5 -&amp;gt; DbgStep() 0x6 -&amp;gt; Halt()">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x--------" description="Read returns an error" range="" rwaccess="W"/>
    <bitfield id="CMD" width="3" begin="2" end="0" resetval="0x-" description="DATA/COMMAND 0x1 -&amp;amp;gt; StartSeq() 0x2 -&amp;amp;gt; StopSeq() 0x3 -&amp;amp;gt; DbgEnable() 0x4 -&amp;amp;gt; DbgDisable() 0x5 -&amp;amp;gt; DbgStep() 0x6 -&amp;amp;gt; Halt()0x7 -&amp;amp;gt; Sync()" range="" rwaccess="W"/>
  </register>
</module>
