// Seed: 2379872414
module module_0 ();
  reg id_1, id_2, id_3, id_4;
  wire id_5;
  reg  id_6;
  id_7 :
  assert property (@(1) 1'b0) id_3 = id_3;
  tri1 id_8;
  supply0 id_9 = id_7, id_10, id_11;
  assign module_1.id_3 = 0;
  initial id_2 <= id_6;
  assign id_8 = 1 & id_4;
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output tri0  id_3
);
  supply0 id_5, id_6;
  module_0 modCall_1 ();
  assign id_6 = 1;
  wor id_7;
  assign id_0 = 1;
  assign id_7 = 1 == 1 - id_6;
endmodule
