
#Circuit Summary:
#---------------
#number of inputs = 207
#number of outputs = 108
#number of gates = 5679
#number of wires = 5886
#atpg: cputime for reading in circuit ../sample_circuits/c7552.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c7552.ckt: 0.1s 0.1s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c7552.ckt: 0.0s 0.1s
#atpg: cputime for creating dummy nodes ../sample_circuits/c7552.ckt: 0.0s 0.1s
#number of equivalent faults = 8100
#atpg: cputime for generating fault list ../sample_circuits/c7552.ckt: 0.0s 0.1s
T'110111100110101100000101100011110001110101111010010101001000111010101110101010010100001011010000100001100011101000100111010111111111101101011001011100010101010111100010100000101111100110110101111100110100111'
T'000000001110010101010011001000111001001100001011100100000100000100000110011110100111101111001000000000110101000110001011011111011011010000001010000001101000100001110010011100100101111011001000001000100000010'
T'111000100100011011111001001011000100010000011110010110111010110110111110001111001101000110010011111010110001010010000000000100101011110001000101101101110000001001111110111011111010110100100111100111110011100'
T'001111101111110000110001100000100011100011110111000011101101110101010001010001011001110101000101111110110010110000111111011001101110110110110101001000110100100100011001010100100010000100110100001111110101111'
T'110010000010010111000011001110010111110011010001110111010111010001100101101101100111000101001101100100000101100100110010101110110010111011110010001100101111100111000101000001011001011101011010111101001000001'
T'101101001101110101001001111111000010100011100100000101000111101101111010111101111000111010101110010001000111010110111100111011001001001001110110111001100011010110000101000011001011100101100111101110000101010'
T'111101111000011101101101111000011101011011011111101010101001111001011110010101111010000010101000001110101101111100111011111001011011100000011010001101110010110101010110100001001001111110010000101110000010111'
T'011100001100100111010011110101001111101111101011110111000000000101011000100101010000110110111101010011001111101101011010111100011100000110101110011000011001010000001010001010000100101000011011111010010110010'
T'000010101100001110011000110111110111111001010101111011100110001011010110101110011110010111010101001011010111001101001101010100111100010000111101111100000111000110110110100110011100000001101010000001110101100'
T'001001001101000101111000011001001111110010010000111001100000111100011000000100010000001001111000000011001000001001101010001101101100000000001111110000110111101011100110011010101100101000110011101100001100100'
T'011001100111111001001001010000101011101100111001101101000010001100010110110000001010011111000011010111001001100100100011111111001101101110100100111110110100000110100110000110011100010110010001101010011000001'
T'111110011011011001100101001011100001000001100001111110010101010000100000110011100011011110100000000100101111111100010100101000110111010011110001010000010101110001101110001100001001010100001000110001101011011'

#number of aborted faults = 7

#number of redundant faults = 3319

#number of calling podem1 = 3338

#total number of backtracks = 1375

#FAULT COVERAGE RESULTS :
#number of test vectors = 12
#total number of gate faults (uncollapsed) = 19456
#total number of detected faults = 11693
#total gate fault coverage = 60.10%
#number of equivalent gate faults (collapsed) = 8100
#number of equivalent detected faults = 4775
#equivalent gate fault coverage = 58.95%

#atpg: cputime for test pattern generation ../sample_circuits/c7552.ckt: 1.3s 1.4s
