{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738319086891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738319086891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 11:24:46 2025 " "Processing started: Fri Jan 31 11:24:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738319086891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319086891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_spiir -c top_spiir " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_spiir -c top_spiir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319086891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738319087067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738319087067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_spiir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_spiir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_spiir-top_arch " "Found design unit 1: top_spiir-top_arch" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738319091012 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_spiir " "Found entity 1: top_spiir" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738319091012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-Behavioral " "Found design unit 1: spi-Behavioral" {  } { { "spi.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/spi.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738319091013 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/spi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738319091013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_iir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_iir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_iir-Behavioral " "Found design unit 1: basic_iir-Behavioral" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738319091014 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_iir " "Found entity 1: basic_iir" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738319091014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_spiir " "Elaborating entity \"top_spiir\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738319091034 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[5\] ARDUINO_IO\[13\] top_spiir.vhd(19) " "Bidirectional port \"ARDUINO_IO\[13\]\" at top_spiir.vhd(19) has a one-way connection to bidirectional port \"ARDUINO_IO\[5\]\"" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738319091035 "|top_spiir"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[6\] ARDUINO_IO\[12\] top_spiir.vhd(19) " "Bidirectional port \"ARDUINO_IO\[12\]\" at top_spiir.vhd(19) has a one-way connection to bidirectional port \"ARDUINO_IO\[6\]\"" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738319091035 "|top_spiir"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[7\] ARDUINO_IO\[11\] top_spiir.vhd(19) " "Bidirectional port \"ARDUINO_IO\[11\]\" at top_spiir.vhd(19) has a one-way connection to bidirectional port \"ARDUINO_IO\[7\]\"" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738319091035 "|top_spiir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_iir basic_iir:spi0 " "Elaborating entity \"basic_iir\" for hierarchy \"basic_iir:spi0\"" {  } { { "top_spiir.vhd" "spi0" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738319091039 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scrivi basic_iir.vhd(133) " "VHDL Process Statement warning at basic_iir.vhd(133): signal \"scrivi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1738319091039 "|top_spiir|basic_iir:spi0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED basic_iir.vhd(121) " "VHDL Process Statement warning at basic_iir.vhd(121): inferring latch(es) for signal or variable \"LED\", which holds its previous value in one or more paths through the process" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1738319091039 "|top_spiir|basic_iir:spi0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_in basic_iir.vhd(121) " "VHDL Process Statement warning at basic_iir.vhd(121): inferring latch(es) for signal or variable \"data_in\", which holds its previous value in one or more paths through the process" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1738319091039 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[0\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[1\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[2\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[3\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[4\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[5\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[6\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[7\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[8\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[9\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[10\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[11\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[12\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[13\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[14\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] basic_iir.vhd(121) " "Inferred latch for \"data_in\[15\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] basic_iir.vhd(121) " "Inferred latch for \"LED\[0\]\" at basic_iir.vhd(121)" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091040 "|top_spiir|basic_iir:spi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi basic_iir:spi0\|spi:spi " "Elaborating entity \"spi\" for hierarchy \"basic_iir:spi0\|spi:spi\"" {  } { { "basic_iir.vhd" "spi" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738319091043 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[12\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[12\]\" and its non-tri-state driver." {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1738319091240 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1738319091240 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738319091240 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738319091240 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738319091240 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738319091240 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738319091240 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738319091240 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738319091240 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738319091240 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738319091240 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738319091240 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738319091240 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738319091240 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1738319091240 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[12\]\" is moved to its source" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1738319091240 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1738319091240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "basic_iir:spi0\|LED\[0\] " "Latch basic_iir:spi0\|LED\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA basic_iir:spi0\|state.waiting " "Ports D and ENA on the latch are fed by the same signal basic_iir:spi0\|state.waiting" {  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738319091240 ""}  } { { "basic_iir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738319091240 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[5\]~synth " "Node \"ARDUINO_IO\[5\]~synth\"" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738319091248 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738319091248 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738319091248 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[12\]~synth " "Node \"ARDUINO_IO\[12\]~synth\"" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738319091248 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1738319091248 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738319091248 "|top_spiir|LED[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738319091248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738319091281 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738319091354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738319091426 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738319091426 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738319091444 "|top_spiir|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738319091444 "|top_spiir|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738319091444 "|top_spiir|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738319091444 "|top_spiir|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738319091444 "|top_spiir|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738319091444 "|top_spiir|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top_spiir.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738319091444 "|top_spiir|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738319091444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738319091444 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738319091444 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1738319091444 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738319091444 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738319091444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738319091457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 11:24:51 2025 " "Processing ended: Fri Jan 31 11:24:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738319091457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738319091457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738319091457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738319091457 ""}
