D. Alnajiar, Younghun Ko, T. Imagawa, H. Konoura, M. Hiromoto, Y. Mitsuyama, M. Hashimoto, H. Ochi, and T. Onoye. 2009. Coarse-grained dynamically reconfigurable architecture with flexible reliability. In Proceedings of the International Conference on Field Programmable Logic and Applications, 2009 (FPL’09).. 186--192. DOI:http://dx.doi.org/10.1109/FPL.2009.5272317
Robert Baumann, Soft Errors in Advanced Computer Systems, IEEE Design & Test, v.22 n.3, p.258-266, May 2005[doi>10.1109/MDT.2005.69]
G. Bradski. 2000. The OpenCV library. Doctor Dobbs Journal (2000).
Jonathan Chang , George A. Reis , David I. August, Automatic Instruction-Level Software-Only Recovery, Proceedings of the International Conference on Dependable Systems and Networks, p.83-92, June 25-28, 2006[doi>10.1109/DSN.2006.15]
Sven Eisenhardt , Anja Kuster , Thomas Schweizer , Tommy Kuhn , Wolfgang Rosenstiel, Spatial and Temporal Data Path Remapping for Fault-Tolerant Coarse-Grained Reconfigurable Architectures, Proceedings of the 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, p.382-388, October 03-05, 2011[doi>10.1109/DFT.2011.7]
C. Engelmann, H. Ong, and S. L. Scott. 2009. The case for modular redundancy in large-scale high performance computing systems. In Proceedings of the IASTED International Conference, Vol. 641. 046.
P. Hazucha and C. Svensson. 2000. Impact of CMOS technology scaling on the atmospheric neutron soft error rate. IEEE Transactions on Nuclear Science 47, 6 (2000), 2586--2594. DOI:http://dx.doi.org/10.1109/23.903813
John L. Henning, SPEC CPU2000: Measuring CPU Performance in the New Millennium, Computer, v.33 n.7, p.28-35, July 2000[doi>10.1109/2.869367]
S. M. A. H. Jafri, S. J. Piestrak, O. Sentieys, and Sebastien Pillement. 2010. Design of a fault-tolerant coarse-grained reconfigurable architecture: A case study. In Proceedings of the 2010 11th International Symposium on Quality Electronic Design (ISQED’10). 845--852. DOI:http://dx.doi.org/10.1109/ISQED.2010.5450481
M. Jo, D. Lee, and K. Choi. 2008. Chip implementation of a coarse-grained reconfigurable architecture supporting floating-point operations. In Proceedings of the International SoC Design Conference, 2008 (ISOCC’08). Vol. 3. IEEE, III--29.
Kyoungwoo Lee , Jihoon Kang , Yunheung Paek , Yongjoo Kim , Hwisoo So , Jongwon Lee , Yohan Ko, Selective validations for efficient protections on Coarse-Grained Reconfigurable Architectures, Proceedings of the 2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP), p.95-98, June 05-07, 2013[doi>10.1109/ASAP.2013.6567558]
F. Lima Kastensmidt , L. Sterpone , L. Carro , M. Sonza Reorda, On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs, Proceedings of the conference on Design, Automation and Test in Europe, p.1290-1295, March 07-11, 2005[doi>10.1109/DATE.2005.229]
Yongjoo Kim , Jongeun Lee , Toan X. Mai , Yunheung Paek, Improving performance of nested loops on reconfigurable array processors, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-23, January 2012[doi>10.1145/2086696.2086711]
Yongjoo Kim , Jongeun Lee , Aviral Shrivastava , Yunheung Paek, Operation and data mapping for CGRAs with multi-bank memory, ACM SIGPLAN Notices, v.45 n.4, April 2010[doi>10.1145/1755951.1755892]
Yongjoo Kim , Jongeun Lee , Aviral Shrivastava , Yunheung Paek, Memory access optimization in compilation for coarse-grained reconfigurable architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.4, p.1-27, October 2011[doi>10.1145/2003695.2003702]
Yoonjin Kim , Rabi N. Mahapatra, Dynamic context management for low power coarse-grained reconfigurable architecture, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA[doi>10.1145/1531542.1531555]
G. Lee and K. Choi. 2010. Thermal-aware fault-tolerant system design with coarse-grained reconfigurable array architecture. In Proceedings of the 2010 NASA/ESA Conference on Adaptive Hardware and Systems (AHS’10). 265--272. DOI:http://dx.doi.org/10.1109/AHS.2010.5546249
Kyoungwoo Lee , Aviral Shrivastava , Minyoung Kim , Nikil Dutt , Nalini Venkatasubramanian, Mitigating the impact of hardware defects on multimedia applications: a cross-layer approach, Proceedings of the 16th ACM international conference on Multimedia, October 26-31, 2008, Vancouver, British Columbia, Canada[doi>10.1145/1459359.1459402]
D. Lyons. 2000. SUN screen. Forbes (2000).
R. E. Lyons , W. Vanderkulk, The use of triple-modular redundancy to improve computer reliability, IBM Journal of Research and Development, v.6 n.2, p.200-209, April 1962[doi>10.1147/rd.62.0200]
Bingfeng Mei , Serge Vernalde , Diederik Verkest , Rudy Lauwereins, Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study, Proceedings of the conference on Design, automation and test in Europe, p.21224, February 16-20, 2004
S. E. Michalak, K. W. Harris, N. W. Hengartner, B. E. Takala, and S. A. Wender. 2005. Predicting the number of fatal soft errors in Los Alamos national laboratory’s ASC Q supercomputer. IEEE Transactions on Device and Materials Reliability 5, 3 (2005), 329--335. DOI:http://dx.doi.org/10.1109/TDMR.2005.855685
Sébastien Pillement , Olivier Sentieys , Raphaël David, DART: a functional-level reconfigurable architecture for high energy efficiency, EURASIP Journal on Embedded Systems, 2008, p.1-13, January 2008[doi>10.1155/2008/562326]
B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, Proceedings of the 27th annual international symposium on Microarchitecture, p.63-74, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192731]
George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August, SWIFT: Software Implemented Fault Tolerance, Proceedings of the international symposium on Code generation and optimization, p.243-254, March 20-23, 2005[doi>10.1109/CGO.2005.34]
Thomas Schweizer , Anja Kuster , Sven Eisenhardt , Tommy Kuhn , Wolfgang Rosenstiel, Using Run-Time Reconfiguration to Implement Fault-Tolerant Coarse Grained Reconfigurable Architectures, Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum, p.320-327, May 21-25, 2012[doi>10.1109/IPDPSW.2012.39]
Thomas Schweizer , Philipp Schlicker , Sven Eisenhardt , Tommy Kuhn , Wolfgang Rosenstiel, Low-Cost TMR for Fault-Tolerance on Coarse-Grained Reconfigurable Architectures, Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, p.135-140, November 30-December 02, 2011[doi>10.1109/ReConFig.2011.57]
Hartej Singh , Guangming Lu , Eliseu Filho , Rafael Maestre , Ming-Hau Lee , Fadi Kurdahi , Nader Bagherzadeh, MorphoSys: case study of a reconfigurable computing system targeting multimedia applications, Proceedings of the 37th Annual Design Automation Conference, p.573-578, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337583]
K. Singh, A. Agbaria, D. I. Kang, and M. French. 2006. Tolerating SEU faults in the Raw architecture. In Proceedings of the International Workshop on Dependable Embedded Systems (WDES’06). 35.
Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002[doi>10.1109/MM.2002.997877]
S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. 2008. CACTI 5.1. HP Laboratories, April 2 (2008), 24.
Nicholas J. Wang , Justin Quek , Todd M. Rafacz , Sanjay J. patel, Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.61, June 28-July 01, 2004
F. Wrobel, J.-M. Palau, M.-C. Calvet, O. Bersillon, and H. Duarte. 2001. Simulation of nucleon-induced nuclear reactions in a simplified SRAM structure: Scaling effects on SEU and MBU cross sections. IEEE Transactions on Nuclear Science 48, 6 (2001), 1946--1952. DOI:http://dx.doi.org/10.1109/23.983155
Jonghee W. Yoon , Aviral Shrivastava , Sanghyun Park , Minwook Ahn , Yunheung Paek, A graph drawing based spatial mapping algorithm for coarse-grained reconfigurable architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.11, p.1565-1578, November 2009[doi>10.1109/TVLSI.2008.2001746]
