{"id":"340629724_331_A_74_TMACSW_CMOS-RRAM_Neurosynaptic_Core_with_Dynamically_Reconfigurable_Dataflow_and_In-situ_Transposable_Weights_for_Probabilistic_Graphical_Models","authors":["Weier Wan","Rajkumar Kubendran","Sukru Eryilmaz","Wenqiang Zhang"],"meta":["February 2020","DOI:10.1109/ISSCC19947.2020.9062979","Conference: 2020 IEEE International Solid- State Circuits Conference - (ISSCC)"],"references":["334473645_A_fully_integrated_reprogrammable_memristor-CMOS_system_for_efficient_multiply-accumulate_operations","331847437_241_A_1Mb_Multibit_ReRAM_Computing-In-Memory_Macro_with_146ns_Parallel_MAC_Computing_Time_for_CNN_Based_AI_Edge_Processors","330591094_Error-Resilient_Analog_Image_Storage_and_Compression_with_Analog-Valued_RRAM_Arrays_An_Adaptive_Joint_Source-Channel_Coding_Approach","328985896_A_4M_Synapses_integrated_Analog_ReRAM_based_665_TOPSW_Neural-Network_Processor_with_Cell_Current_Controlled_Writing_and_Flexible_Network_Architecture","323822730_A_65nm_1Mb_nonvolatile_computing-in-memory_ReRAM_macro_with_sub-16ns_multiply-and-accumulate_for_binary_DNN_AI_edge_processors"]}