<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="4578pt" height="715pt"
 viewBox="0.00 0.00 4578.00 715.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 711)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-711 4574,-711 4574,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=true&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 4550,-8 4550,-8 4556,-8 4562,-14 4562,-20 4562,-20 4562,-687 4562,-687 4562,-693 4556,-699 4550,-699 4550,-699 20,-699 20,-699 14,-699 8,-693 8,-687 8,-687 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="2285" y="-683.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="2285" y="-668.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_testsys</title>
<g id="a_clust2"><a xlink:title="auto_reset_addr=true&#10;byte_order=little&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;gic_cpu_addr=738205696&#10;have_crypto=false&#10;have_large_asid_64=false&#10;have_lpae=true&#10;have_lse=true&#10;have_pan=true&#10;have_secel2=true&#10;have_security=false&#10;have_sve=true&#10;have_tme=false&#10;have_vhe=false&#10;have_virtualization=false&#10;highest_el_is_64=true&#10;init_param=0&#10;m5ops_base=268500992&#10;mem_mode=timing&#10;mem_ranges=2147483648:4294967296&#10;memories=testsys.mem_ctrls.dram testsys.realview.bootmem testsys.realview.flash0 testsys.realview.flash1 testsys.realview.non_trusted_sram testsys.realview.trusted_sram testsys.realview.vram&#10;mmap_using_noreserve=false&#10;multi_proc=true&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;phys_addr_range_64=40&#10;&#13;eadfile=/opt/shared/gem5&#45;learning/configs/rcS/single/hack_back_ckpt.rcS&#10;&#13;edirect_paths=&#10;&#13;eset_addr=0&#10;semihosting=Null&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;sve_vl=1&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=testsys.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 4542,-16 4542,-16 4548,-16 4554,-22 4554,-28 4554,-28 4554,-641 4554,-641 4554,-647 4548,-653 4542,-653 4542,-653 28,-653 28,-653 22,-653 16,-647 16,-641 16,-641 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="2285" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">testsys </text>
<text text-anchor="middle" x="2285" y="-622.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleSystem</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_testsys_realview</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;system=testsys">
<path fill="#bab6ae" stroke="#000000" d="M704,-408C704,-408 3784,-408 3784,-408 3790,-408 3796,-414 3796,-420 3796,-420 3796,-595 3796,-595 3796,-601 3790,-607 3784,-607 3784,-607 704,-607 704,-607 698,-607 692,-601 692,-595 692,-595 692,-420 692,-420 692,-414 698,-408 704,-408"/>
<text text-anchor="middle" x="2244" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">realview </text>
<text text-anchor="middle" x="2244" y="-576.8" font-family="Arial" font-size="14.00" fill="#000000">: VExpress_GEM5_V1</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_testsys_realview_gic</title>
<g id="a_clust8"><a xlink:title="clk_domain=testsys.clk_domain&#10;cpu_addr=738205696&#10;cpu_pio_delay=10000&#10;cpu_size=8192&#10;dist_addr=738201600&#10;dist_pio_delay=10000&#10;eventq_index=0&#10;gem5_extensions=false&#10;gicc_iidr=33690683&#10;gicd_iidr=33559611&#10;gicd_pidr=2864272&#10;gicv_iidr=33690683&#10;int_latency=10000&#10;it_lines=512&#10;platform=testsys.realview&#10;power_model=&#10;power_state=testsys.realview.gic.power_state&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M712,-424C712,-424 758,-424 758,-424 764,-424 770,-430 770,-436 770,-436 770,-503 770,-503 770,-509 764,-515 758,-515 758,-515 712,-515 712,-515 706,-515 700,-509 700,-503 700,-503 700,-436 700,-436 700,-430 706,-424 712,-424"/>
<text text-anchor="middle" x="735" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">gic </text>
<text text-anchor="middle" x="735" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: Gic400</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_testsys_realview_vgic</title>
<g id="a_clust10"><a xlink:title="clk_domain=testsys.clk_domain&#10;eventq_index=0&#10;gic=testsys.realview.gic&#10;gicv_iidr=33690683&#10;hv_addr=738213888&#10;maint_int=25&#10;pio_delay=10000&#10;platform=testsys.realview&#10;power_model=&#10;power_state=testsys.realview.vgic.power_state&#10;system=testsys&#10;vcpu_addr=738222080">
<path fill="#c7a793" stroke="#000000" d="M2180,-424C2180,-424 2226,-424 2226,-424 2232,-424 2238,-430 2238,-436 2238,-436 2238,-503 2238,-503 2238,-509 2232,-515 2226,-515 2226,-515 2180,-515 2180,-515 2174,-515 2168,-509 2168,-503 2168,-503 2168,-436 2168,-436 2168,-430 2174,-424 2180,-424"/>
<text text-anchor="middle" x="2203" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">vgic </text>
<text text-anchor="middle" x="2203" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: VGic</text>
</a>
</g>
</g>
<g id="clust12" class="cluster">
<title>cluster_testsys_realview_gicv2m</title>
<g id="a_clust12"><a xlink:title="clk_domain=testsys.clk_domain&#10;eventq_index=0&#10;frames=testsys.realview.gicv2m.frames&#10;gic=testsys.realview.gic&#10;pio_delay=10000&#10;power_model=&#10;power_state=testsys.realview.gicv2m.power_state&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M2101,-424C2101,-424 2148,-424 2148,-424 2154,-424 2160,-430 2160,-436 2160,-436 2160,-503 2160,-503 2160,-509 2154,-515 2148,-515 2148,-515 2101,-515 2101,-515 2095,-515 2089,-509 2089,-503 2089,-503 2089,-436 2089,-436 2089,-430 2095,-424 2101,-424"/>
<text text-anchor="middle" x="2124.5" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">gicv2m </text>
<text text-anchor="middle" x="2124.5" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: Gicv2m</text>
</a>
</g>
</g>
<g id="clust15" class="cluster">
<title>cluster_testsys_realview_bootmem</title>
<g id="a_clust15"><a xlink:title="bandwidth=73.000000&#10;clk_domain=testsys.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=testsys.realview.bootmem.power_state&#10;&#13;ange=0:67108864">
<path fill="#5e5958" stroke="#000000" d="M1977,-424C1977,-424 2069,-424 2069,-424 2075,-424 2081,-430 2081,-436 2081,-436 2081,-503 2081,-503 2081,-509 2075,-515 2069,-515 2069,-515 1977,-515 1977,-515 1971,-515 1965,-509 1965,-503 1965,-503 1965,-436 1965,-436 1965,-430 1971,-424 1977,-424"/>
<text text-anchor="middle" x="2023" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">bootmem </text>
<text text-anchor="middle" x="2023" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust17" class="cluster">
<title>cluster_testsys_realview_flash0</title>
<g id="a_clust17"><a xlink:title="bandwidth=73.000000&#10;clk_domain=testsys.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=testsys.realview.flash0.power_state&#10;&#13;ange=134217728:201326592">
<path fill="#5e5958" stroke="#000000" d="M1853,-424C1853,-424 1945,-424 1945,-424 1951,-424 1957,-430 1957,-436 1957,-436 1957,-503 1957,-503 1957,-509 1951,-515 1945,-515 1945,-515 1853,-515 1853,-515 1847,-515 1841,-509 1841,-503 1841,-503 1841,-436 1841,-436 1841,-430 1847,-424 1853,-424"/>
<text text-anchor="middle" x="1899" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">flash0 </text>
<text text-anchor="middle" x="1899" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust19" class="cluster">
<title>cluster_testsys_realview_trusted_sram</title>
<g id="a_clust19"><a xlink:title="bandwidth=73.000000&#10;clk_domain=testsys.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=testsys.realview.trusted_sram.power_state&#10;&#13;ange=67108864:67371008">
<path fill="#5e5958" stroke="#000000" d="M1729,-424C1729,-424 1821,-424 1821,-424 1827,-424 1833,-430 1833,-436 1833,-436 1833,-503 1833,-503 1833,-509 1827,-515 1821,-515 1821,-515 1729,-515 1729,-515 1723,-515 1717,-509 1717,-503 1717,-503 1717,-436 1717,-436 1717,-430 1723,-424 1729,-424"/>
<text text-anchor="middle" x="1775" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">trusted_sram </text>
<text text-anchor="middle" x="1775" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust21" class="cluster">
<title>cluster_testsys_realview_non_trusted_sram</title>
<g id="a_clust21"><a xlink:title="bandwidth=73.000000&#10;clk_domain=testsys.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=testsys.realview.non_trusted_sram.power_state&#10;&#13;ange=771751936:771784704">
<path fill="#5e5958" stroke="#000000" d="M1591,-424C1591,-424 1697,-424 1697,-424 1703,-424 1709,-430 1709,-436 1709,-436 1709,-503 1709,-503 1709,-509 1703,-515 1697,-515 1697,-515 1591,-515 1591,-515 1585,-515 1579,-509 1579,-503 1579,-503 1579,-436 1579,-436 1579,-430 1585,-424 1591,-424"/>
<text text-anchor="middle" x="1644" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">non_trusted_sram </text>
<text text-anchor="middle" x="1644" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: MmioSRAM</text>
</a>
</g>
</g>
<g id="clust23" class="cluster">
<title>cluster_testsys_realview_realview_io</title>
<g id="a_clust23"><a xlink:title="clk_domain=testsys.clk_domain&#10;eventq_index=0&#10;idreg=806359296&#10;pio_addr=469827584&#10;pio_latency=100000&#10;power_model=&#10;power_state=testsys.realview.realview_io.power_state&#10;proc_id0=335544320&#10;proc_id1=335544320&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M3574,-424C3574,-424 3652,-424 3652,-424 3658,-424 3664,-430 3664,-436 3664,-436 3664,-503 3664,-503 3664,-509 3658,-515 3652,-515 3652,-515 3574,-515 3574,-515 3568,-515 3562,-509 3562,-503 3562,-503 3562,-436 3562,-436 3562,-430 3568,-424 3574,-424"/>
<text text-anchor="middle" x="3613" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">realview_io </text>
<text text-anchor="middle" x="3613" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: RealViewCtrl</text>
</a>
</g>
</g>
<g id="clust38" class="cluster">
<title>cluster_testsys_realview_el2_watchdog</title>
<g id="a_clust38"><a xlink:title="clk_domain=testsys.clk_domain&#10;control_start=709099520&#10;eventq_index=0&#10;pio_latency=10000&#10;power_model=&#10;power_state=testsys.realview.el2_watchdog.power_state&#10;&#13;efresh_start=709165056&#10;system=testsys&#10;system_counter=testsys.realview.sys_counter&#10;ws0=testsys.realview.el2_watchdog.ws0&#10;ws1=testsys.realview.el2_watchdog.ws1">
<path fill="#c7a793" stroke="#000000" d="M1313,-424C1313,-424 1422,-424 1422,-424 1428,-424 1434,-430 1434,-436 1434,-436 1434,-503 1434,-503 1434,-509 1428,-515 1422,-515 1422,-515 1313,-515 1313,-515 1307,-515 1301,-509 1301,-503 1301,-503 1301,-436 1301,-436 1301,-430 1307,-424 1313,-424"/>
<text text-anchor="middle" x="1367.5" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">el2_watchdog </text>
<text text-anchor="middle" x="1367.5" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericWatchdog</text>
</a>
</g>
</g>
<g id="clust42" class="cluster">
<title>cluster_testsys_realview_trusted_watchdog</title>
<g id="a_clust42"><a xlink:title="amba_id=1316869&#10;clk_domain=testsys.clk_domain&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=testsys.realview.trusted_watchdog.interrupt&#10;pio_addr=709427200&#10;pio_latency=100000&#10;power_model=&#10;power_state=testsys.realview.trusted_watchdog.power_state&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M1178,-424C1178,-424 1281,-424 1281,-424 1287,-424 1293,-430 1293,-436 1293,-436 1293,-503 1293,-503 1293,-509 1287,-515 1281,-515 1281,-515 1178,-515 1178,-515 1172,-515 1166,-509 1166,-503 1166,-503 1166,-436 1166,-436 1166,-430 1172,-424 1178,-424"/>
<text text-anchor="middle" x="1229.5" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">trusted_watchdog </text>
<text text-anchor="middle" x="1229.5" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: Sp805</text>
</a>
</g>
</g>
<g id="clust51" class="cluster">
<title>cluster_testsys_realview_generic_timer_mem</title>
<g id="a_clust51"><a xlink:title="clk_domain=testsys.clk_domain&#10;cnt_control_base=709033984&#10;cnt_ctl_base=713097216&#10;cnt_read_base=713031680&#10;counter=testsys.realview.sys_counter&#10;eventq_index=0&#10;frames=testsys.realview.generic_timer_mem.frames0 testsys.realview.generic_timer_mem.frames1&#10;power_model=&#10;power_state=testsys.realview.generic_timer_mem.power_state&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M790,-416C790,-416 1146,-416 1146,-416 1152,-416 1158,-422 1158,-428 1158,-428 1158,-549 1158,-549 1158,-555 1152,-561 1146,-561 1146,-561 790,-561 790,-561 784,-561 778,-555 778,-549 778,-549 778,-428 778,-428 778,-422 784,-416 790,-416"/>
<text text-anchor="middle" x="968" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">generic_timer_mem </text>
<text text-anchor="middle" x="968" y="-530.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericTimerMem</text>
</a>
</g>
</g>
<g id="clust53" class="cluster">
<title>cluster_testsys_realview_generic_timer_mem_frames0</title>
<g id="a_clust53"><a xlink:title="clk_domain=testsys.clk_domain&#10;cnt_base=713162752&#10;cnt_el0_base=18446744073709551615&#10;counter=testsys.realview.sys_counter&#10;eventq_index=0&#10;int_phys=testsys.realview.generic_timer_mem.frames0.int_phys&#10;int_virt=testsys.realview.generic_timer_mem.frames0.int_virt&#10;power_model=&#10;power_state=testsys.realview.generic_timer_mem.frames0.power_state&#10;system=testsys">
<path fill="#aa8f7e" stroke="#000000" d="M1015,-424C1015,-424 1138,-424 1138,-424 1144,-424 1150,-430 1150,-436 1150,-436 1150,-503 1150,-503 1150,-509 1144,-515 1138,-515 1138,-515 1015,-515 1015,-515 1009,-515 1003,-509 1003,-503 1003,-503 1003,-436 1003,-436 1003,-430 1009,-424 1015,-424"/>
<text text-anchor="middle" x="1076.5" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">frames0 </text>
<text text-anchor="middle" x="1076.5" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericTimerFrame</text>
</a>
</g>
</g>
<g id="clust57" class="cluster">
<title>cluster_testsys_realview_generic_timer_mem_frames1</title>
<g id="a_clust57"><a xlink:title="clk_domain=testsys.clk_domain&#10;cnt_base=713228288&#10;cnt_el0_base=18446744073709551615&#10;counter=testsys.realview.sys_counter&#10;eventq_index=0&#10;int_phys=testsys.realview.generic_timer_mem.frames1.int_phys&#10;int_virt=testsys.realview.generic_timer_mem.frames1.int_virt&#10;power_model=&#10;power_state=testsys.realview.generic_timer_mem.frames1.power_state&#10;system=testsys">
<path fill="#aa8f7e" stroke="#000000" d="M860,-424C860,-424 983,-424 983,-424 989,-424 995,-430 995,-436 995,-436 995,-503 995,-503 995,-509 989,-515 983,-515 983,-515 860,-515 860,-515 854,-515 848,-509 848,-503 848,-503 848,-436 848,-436 848,-430 854,-424 860,-424"/>
<text text-anchor="middle" x="921.5" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">frames1 </text>
<text text-anchor="middle" x="921.5" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericTimerFrame</text>
</a>
</g>
</g>
<g id="clust61" class="cluster">
<title>cluster_testsys_realview_system_watchdog</title>
<g id="a_clust61"><a xlink:title="amba_id=1316869&#10;clk_domain=testsys.realview.dcc.osc_sys&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=testsys.realview.system_watchdog.interrupt&#10;pio_addr=721813504&#10;pio_latency=100000&#10;power_model=&#10;power_state=testsys.realview.system_watchdog.power_state&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M1454,-424C1454,-424 1559,-424 1559,-424 1565,-424 1571,-430 1571,-436 1571,-436 1571,-503 1571,-503 1571,-509 1565,-515 1559,-515 1559,-515 1454,-515 1454,-515 1448,-515 1442,-509 1442,-503 1442,-503 1442,-436 1442,-436 1442,-430 1448,-424 1454,-424"/>
<text text-anchor="middle" x="1506.5" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">system_watchdog </text>
<text text-anchor="middle" x="1506.5" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: Sp805</text>
</a>
</g>
</g>
<g id="clust67" class="cluster">
<title>cluster_testsys_realview_uart0</title>
<g id="a_clust67"><a xlink:title="clk_domain=testsys.clk_domain&#10;device=testsys.terminal&#10;end_on_eot=false&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=testsys.realview.uart0.interrupt&#10;pio_addr=470351872&#10;pio_latency=100000&#10;platform=testsys.realview&#10;power_model=&#10;power_state=testsys.realview.uart0.power_state&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M3496,-424C3496,-424 3542,-424 3542,-424 3548,-424 3554,-430 3554,-436 3554,-436 3554,-503 3554,-503 3554,-509 3548,-515 3542,-515 3542,-515 3496,-515 3496,-515 3490,-515 3484,-509 3484,-503 3484,-503 3484,-436 3484,-436 3484,-430 3490,-424 3496,-424"/>
<text text-anchor="middle" x="3519" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">uart0 </text>
<text text-anchor="middle" x="3519" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl011</text>
</a>
</g>
</g>
<g id="clust70" class="cluster">
<title>cluster_testsys_realview_uart1</title>
<g id="a_clust70"><a xlink:title="clk_domain=testsys.clk_domain&#10;device=testsys.realview.uart1.device&#10;end_on_eot=false&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=testsys.realview.uart1.interrupt&#10;pio_addr=470417408&#10;pio_latency=100000&#10;platform=testsys.realview&#10;power_model=&#10;power_state=testsys.realview.uart1.power_state&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M3418,-424C3418,-424 3464,-424 3464,-424 3470,-424 3476,-430 3476,-436 3476,-436 3476,-503 3476,-503 3476,-509 3470,-515 3464,-515 3464,-515 3418,-515 3418,-515 3412,-515 3406,-509 3406,-503 3406,-503 3406,-436 3406,-436 3406,-430 3412,-424 3418,-424"/>
<text text-anchor="middle" x="3441" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">uart1 </text>
<text text-anchor="middle" x="3441" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl011</text>
</a>
</g>
</g>
<g id="clust74" class="cluster">
<title>cluster_testsys_realview_uart2</title>
<g id="a_clust74"><a xlink:title="clk_domain=testsys.clk_domain&#10;device=testsys.realview.uart2.device&#10;end_on_eot=false&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=testsys.realview.uart2.interrupt&#10;pio_addr=470482944&#10;pio_latency=100000&#10;platform=testsys.realview&#10;power_model=&#10;power_state=testsys.realview.uart2.power_state&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M3340,-424C3340,-424 3386,-424 3386,-424 3392,-424 3398,-430 3398,-436 3398,-436 3398,-503 3398,-503 3398,-509 3392,-515 3386,-515 3386,-515 3340,-515 3340,-515 3334,-515 3328,-509 3328,-503 3328,-503 3328,-436 3328,-436 3328,-430 3334,-424 3340,-424"/>
<text text-anchor="middle" x="3363" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">uart2 </text>
<text text-anchor="middle" x="3363" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl011</text>
</a>
</g>
</g>
<g id="clust78" class="cluster">
<title>cluster_testsys_realview_uart3</title>
<g id="a_clust78"><a xlink:title="clk_domain=testsys.clk_domain&#10;device=testsys.realview.uart3.device&#10;end_on_eot=false&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=testsys.realview.uart3.interrupt&#10;pio_addr=470548480&#10;pio_latency=100000&#10;platform=testsys.realview&#10;power_model=&#10;power_state=testsys.realview.uart3.power_state&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M3262,-424C3262,-424 3308,-424 3308,-424 3314,-424 3320,-430 3320,-436 3320,-436 3320,-503 3320,-503 3320,-509 3314,-515 3308,-515 3308,-515 3262,-515 3262,-515 3256,-515 3250,-509 3250,-503 3250,-503 3250,-436 3250,-436 3250,-430 3256,-424 3262,-424"/>
<text text-anchor="middle" x="3285" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">uart3 </text>
<text text-anchor="middle" x="3285" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl011</text>
</a>
</g>
</g>
<g id="clust82" class="cluster">
<title>cluster_testsys_realview_kmi0</title>
<g id="a_clust82"><a xlink:title="amba_id=1314896&#10;clk_domain=testsys.clk_domain&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=testsys.realview.kmi0.interrupt&#10;pio_addr=470155264&#10;pio_latency=100000&#10;power_model=&#10;power_state=testsys.realview.kmi0.power_state&#10;ps2=testsys.realview.kmi0.ps2&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M3184,-424C3184,-424 3230,-424 3230,-424 3236,-424 3242,-430 3242,-436 3242,-436 3242,-503 3242,-503 3242,-509 3236,-515 3230,-515 3230,-515 3184,-515 3184,-515 3178,-515 3172,-509 3172,-503 3172,-503 3172,-436 3172,-436 3172,-430 3178,-424 3184,-424"/>
<text text-anchor="middle" x="3207" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">kmi0 </text>
<text text-anchor="middle" x="3207" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl050</text>
</a>
</g>
</g>
<g id="clust86" class="cluster">
<title>cluster_testsys_realview_kmi1</title>
<g id="a_clust86"><a xlink:title="amba_id=1314896&#10;clk_domain=testsys.clk_domain&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=testsys.realview.kmi1.interrupt&#10;pio_addr=470220800&#10;pio_latency=100000&#10;power_model=&#10;power_state=testsys.realview.kmi1.power_state&#10;ps2=testsys.realview.kmi1.ps2&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M3106,-424C3106,-424 3152,-424 3152,-424 3158,-424 3164,-430 3164,-436 3164,-436 3164,-503 3164,-503 3164,-509 3158,-515 3152,-515 3152,-515 3106,-515 3106,-515 3100,-515 3094,-509 3094,-503 3094,-503 3094,-436 3094,-436 3094,-430 3100,-424 3106,-424"/>
<text text-anchor="middle" x="3129" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">kmi1 </text>
<text text-anchor="middle" x="3129" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl050</text>
</a>
</g>
</g>
<g id="clust90" class="cluster">
<title>cluster_testsys_realview_watchdog</title>
<g id="a_clust90"><a xlink:title="amba_id=1316869&#10;clk_domain=testsys.realview.clock32KHz&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=testsys.realview.watchdog.interrupt&#10;pio_addr=470745088&#10;pio_latency=100000&#10;power_model=&#10;power_state=testsys.realview.watchdog.power_state&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M3020,-424C3020,-424 3074,-424 3074,-424 3080,-424 3086,-430 3086,-436 3086,-436 3086,-503 3086,-503 3086,-509 3080,-515 3074,-515 3074,-515 3020,-515 3020,-515 3014,-515 3008,-509 3008,-503 3008,-503 3008,-436 3008,-436 3008,-430 3014,-424 3020,-424"/>
<text text-anchor="middle" x="3047" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">watchdog </text>
<text text-anchor="middle" x="3047" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: Sp805</text>
</a>
</g>
</g>
<g id="clust93" class="cluster">
<title>cluster_testsys_realview_rtc</title>
<g id="a_clust93"><a xlink:title="amba_id=266289&#10;clk_domain=testsys.clk_domain&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=testsys.realview.rtc.interrupt&#10;pio_addr=471269376&#10;pio_latency=100000&#10;power_model=&#10;power_state=testsys.realview.rtc.power_state&#10;system=testsys&#10;time=Thu Jan &#160;1 00:00:00 2009">
<path fill="#c7a793" stroke="#000000" d="M2942,-424C2942,-424 2988,-424 2988,-424 2994,-424 3000,-430 3000,-436 3000,-436 3000,-503 3000,-503 3000,-509 2994,-515 2988,-515 2988,-515 2942,-515 2942,-515 2936,-515 2930,-509 2930,-503 2930,-503 2930,-436 2930,-436 2930,-430 2936,-424 2942,-424"/>
<text text-anchor="middle" x="2965" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">rtc </text>
<text text-anchor="middle" x="2965" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: PL031</text>
</a>
</g>
</g>
<g id="clust96" class="cluster">
<title>cluster_testsys_realview_pci_host</title>
<g id="a_clust96"><a xlink:title="clk_domain=testsys.clk_domain&#10;conf_base=805306368&#10;conf_device_bits=12&#10;conf_size=268435456&#10;eventq_index=0&#10;int_base=100&#10;int_count=4&#10;int_policy=ARM_PCI_INT_DEV&#10;pci_dma_base=0&#10;pci_mem_base=1073741824&#10;pci_pio_base=788529152&#10;platform=testsys.realview&#10;power_model=&#10;power_state=testsys.realview.pci_host.power_state&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M2790,-424C2790,-424 2910,-424 2910,-424 2916,-424 2922,-430 2922,-436 2922,-436 2922,-503 2922,-503 2922,-509 2916,-515 2910,-515 2910,-515 2790,-515 2790,-515 2784,-515 2778,-509 2778,-503 2778,-503 2778,-436 2778,-436 2778,-430 2784,-424 2790,-424"/>
<text text-anchor="middle" x="2850" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">pci_host </text>
<text text-anchor="middle" x="2850" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericArmPciHost</text>
</a>
</g>
</g>
<g id="clust98" class="cluster">
<title>cluster_testsys_realview_energy_ctrl</title>
<g id="a_clust98"><a xlink:title="clk_domain=testsys.clk_domain&#10;dvfs_handler=testsys.dvfs_handler&#10;eventq_index=0&#10;pio_addr=268435456&#10;pio_latency=100000&#10;power_model=&#10;power_state=testsys.realview.energy_ctrl.power_state&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M2694,-424C2694,-424 2758,-424 2758,-424 2764,-424 2770,-430 2770,-436 2770,-436 2770,-503 2770,-503 2770,-509 2764,-515 2758,-515 2758,-515 2694,-515 2694,-515 2688,-515 2682,-509 2682,-503 2682,-503 2682,-436 2682,-436 2682,-430 2688,-424 2694,-424"/>
<text text-anchor="middle" x="2726" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">energy_ctrl </text>
<text text-anchor="middle" x="2726" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: EnergyCtrl</text>
</a>
</g>
</g>
<g id="clust100" class="cluster">
<title>cluster_testsys_realview_pwr_ctrl</title>
<g id="a_clust100"><a xlink:title="clk_domain=testsys.clk_domain&#10;eventq_index=0&#10;pio_addr=470810624&#10;pio_latency=100000&#10;power_model=&#10;power_state=testsys.realview.pwr_ctrl.power_state&#10;system=testsys">
<path fill="#c7a793" stroke="#000000" d="M2561,-424C2561,-424 2662,-424 2662,-424 2668,-424 2674,-430 2674,-436 2674,-436 2674,-503 2674,-503 2674,-509 2668,-515 2662,-515 2662,-515 2561,-515 2561,-515 2555,-515 2549,-509 2549,-503 2549,-503 2549,-436 2549,-436 2549,-430 2555,-424 2561,-424"/>
<text text-anchor="middle" x="2611.5" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">pwr_ctrl </text>
<text text-anchor="middle" x="2611.5" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: FVPBasePwrCtrl</text>
</a>
</g>
</g>
<g id="clust102" class="cluster">
<title>cluster_testsys_realview_vio0</title>
<g id="a_clust102"><a xlink:title="clk_domain=testsys.clk_domain&#10;eventq_index=0&#10;interrupt=testsys.realview.vio0.interrupt&#10;pio_addr=471007232&#10;pio_latency=100000&#10;pio_size=4096&#10;power_model=&#10;power_state=testsys.realview.vio0.power_state&#10;system=testsys&#10;vio=testsys.realview.vio0.vio">
<path fill="#c7a793" stroke="#000000" d="M2459,-424C2459,-424 2529,-424 2529,-424 2535,-424 2541,-430 2541,-436 2541,-436 2541,-503 2541,-503 2541,-509 2535,-515 2529,-515 2529,-515 2459,-515 2459,-515 2453,-515 2447,-509 2447,-503 2447,-503 2447,-436 2447,-436 2447,-430 2453,-424 2459,-424"/>
<text text-anchor="middle" x="2494" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">vio0 </text>
<text text-anchor="middle" x="2494" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: MmioVirtIO</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_testsys_realview_vio1</title>
<g id="a_clust106"><a xlink:title="clk_domain=testsys.clk_domain&#10;eventq_index=0&#10;interrupt=testsys.realview.vio1.interrupt&#10;pio_addr=471072768&#10;pio_latency=100000&#10;pio_size=4096&#10;power_model=&#10;power_state=testsys.realview.vio1.power_state&#10;system=testsys&#10;vio=testsys.realview.vio1.vio">
<path fill="#c7a793" stroke="#000000" d="M2357,-424C2357,-424 2427,-424 2427,-424 2433,-424 2439,-430 2439,-436 2439,-436 2439,-503 2439,-503 2439,-509 2433,-515 2427,-515 2427,-515 2357,-515 2357,-515 2351,-515 2345,-509 2345,-503 2345,-503 2345,-436 2345,-436 2345,-430 2351,-424 2357,-424"/>
<text text-anchor="middle" x="2392" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">vio1 </text>
<text text-anchor="middle" x="2392" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: MmioVirtIO</text>
</a>
</g>
</g>
<g id="clust110" class="cluster">
<title>cluster_testsys_realview_flash1</title>
<g id="a_clust110"><a xlink:title="bandwidth=73.000000&#10;bank_width=4&#10;blk_size=65536&#10;clk_domain=testsys.clk_domain&#10;conf_table_reported=false&#10;device_id=0&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=testsys.realview.flash1.power_state&#10;&#13;ange=201326592:268435456&#10;vendor_id=0">
<path fill="#5e5958" stroke="#000000" d="M2258,-424C2258,-424 2325,-424 2325,-424 2331,-424 2337,-430 2337,-436 2337,-436 2337,-503 2337,-503 2337,-509 2331,-515 2325,-515 2325,-515 2258,-515 2258,-515 2252,-515 2246,-509 2246,-503 2246,-503 2246,-436 2246,-436 2246,-430 2252,-424 2258,-424"/>
<text text-anchor="middle" x="2291.5" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">flash1 </text>
<text text-anchor="middle" x="2291.5" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: CfiMemory</text>
</a>
</g>
</g>
<g id="clust112" class="cluster">
<title>cluster_testsys_realview_vram</title>
<g id="a_clust112"><a xlink:title="bandwidth=73.000000&#10;clk_domain=testsys.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=testsys.realview.vram.power_state&#10;&#13;ange=402653184:436207616">
<path fill="#5e5958" stroke="#000000" d="M3684,-424C3684,-424 3776,-424 3776,-424 3782,-424 3788,-430 3788,-436 3788,-436 3788,-503 3788,-503 3788,-509 3782,-515 3776,-515 3776,-515 3684,-515 3684,-515 3678,-515 3672,-509 3672,-503 3672,-503 3672,-436 3672,-436 3672,-430 3678,-424 3684,-424"/>
<text text-anchor="middle" x="3730" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">vram </text>
<text text-anchor="middle" x="3730" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_testsys_membus</title>
<g id="a_clust114"><a xlink:title="clk_domain=testsys.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=testsys.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=testsys.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=testsys&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-32C36,-32 348,-32 348,-32 354,-32 360,-38 360,-44 360,-44 360,-250 360,-250 360,-256 354,-262 348,-262 348,-262 36,-262 36,-262 30,-262 24,-256 24,-250 24,-250 24,-44 24,-44 24,-38 30,-32 36,-32"/>
<text text-anchor="middle" x="192" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="192" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: MemBus</text>
</a>
</g>
</g>
<g id="clust115" class="cluster">
<title>cluster_testsys_membus_badaddr_responder</title>
<g id="a_clust115"><a xlink:title="clk_domain=testsys.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=testsys.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=testsys&#10;update_data=false&#10;warn_access=warn">
<path fill="#c7a793" stroke="#000000" d="M44,-40C44,-40 158,-40 158,-40 164,-40 170,-46 170,-52 170,-52 170,-119 170,-119 170,-125 164,-131 158,-131 158,-131 44,-131 44,-131 38,-131 32,-125 32,-119 32,-119 32,-52 32,-52 32,-46 38,-40 44,-40"/>
<text text-anchor="middle" x="101" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="101" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust121" class="cluster">
<title>cluster_testsys_iobus</title>
<g id="a_clust121"><a xlink:title="clk_domain=testsys.clk_domain&#10;eventq_index=0&#10;forward_latency=1&#10;frontend_latency=2&#10;header_latency=1&#10;power_model=&#10;power_state=testsys.iobus.power_state&#10;&#13;esponse_latency=2&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M4118,-171C4118,-171 4354,-171 4354,-171 4360,-171 4366,-177 4366,-183 4366,-183 4366,-250 4366,-250 4366,-256 4360,-262 4354,-262 4354,-262 4118,-262 4118,-262 4112,-262 4106,-256 4106,-250 4106,-250 4106,-183 4106,-183 4106,-177 4112,-171 4118,-171"/>
<text text-anchor="middle" x="4236" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">iobus </text>
<text text-anchor="middle" x="4236" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: IOXBar</text>
</a>
</g>
</g>
<g id="clust123" class="cluster">
<title>cluster_testsys_iobridge</title>
<g id="a_clust123"><a xlink:title="clk_domain=testsys.clk_domain&#10;delay=50000&#10;eventq_index=0&#10;power_model=&#10;power_state=testsys.iobridge.power_state&#10;&#13;anges=201326592:536870912 788529152:2147483648&#10;&#13;eq_size=16&#10;&#13;esp_size=16">
<path fill="#bab6ae" stroke="#000000" d="M4118,-40C4118,-40 4340,-40 4340,-40 4346,-40 4352,-46 4352,-52 4352,-52 4352,-119 4352,-119 4352,-125 4346,-131 4340,-131 4340,-131 4118,-131 4118,-131 4112,-131 4106,-125 4106,-119 4106,-119 4106,-52 4106,-52 4106,-46 4112,-40 4118,-40"/>
<text text-anchor="middle" x="4229" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">iobridge </text>
<text text-anchor="middle" x="4229" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: Bridge</text>
</a>
</g>
</g>
<g id="clust125" class="cluster">
<title>cluster_testsys_iocache</title>
<g id="a_clust125"><a xlink:title="addr_ranges=2147483648:4294967296&#10;assoc=8&#10;clk_domain=testsys.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=testsys.iocache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.iocache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=1024&#10;system=testsys&#10;tag_latency=20&#10;tags=testsys.iocache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4372,-40C4372,-40 4534,-40 4534,-40 4540,-40 4546,-46 4546,-52 4546,-52 4546,-119 4546,-119 4546,-125 4540,-131 4534,-131 4534,-131 4372,-131 4372,-131 4366,-131 4360,-125 4360,-119 4360,-119 4360,-52 4360,-52 4360,-46 4366,-40 4372,-40"/>
<text text-anchor="middle" x="4453" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">iocache </text>
<text text-anchor="middle" x="4453" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: IOCache</text>
</a>
</g>
</g>
<g id="clust131" class="cluster">
<title>cluster_testsys_mem_ctrls</title>
<g id="a_clust131"><a xlink:title="clk_domain=testsys.clk_domain&#10;command_window=10000&#10;dram=testsys.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_writes_per_switch=16&#10;&#10;vm=Null&#10;power_model=&#10;power_state=testsys.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=testsys&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M380,-40C380,-40 440,-40 440,-40 446,-40 452,-46 452,-52 452,-52 452,-119 452,-119 452,-125 446,-131 440,-131 440,-131 380,-131 380,-131 374,-131 368,-125 368,-119 368,-119 368,-52 368,-52 368,-46 374,-40 380,-40"/>
<text text-anchor="middle" x="410" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="410" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_testsys_pci_devices0</title>
<g id="a_clust135"><a xlink:title="BAR0=testsys.pci_devices0.BAR0&#10;BAR1=testsys.pci_devices0.BAR1&#10;BAR2=testsys.pci_devices0.BAR2&#10;BAR3=testsys.pci_devices0.BAR3&#10;BAR4=testsys.pci_devices0.BAR4&#10;BAR5=testsys.pci_devices0.BAR5&#10;BIST=0&#10;CacheLineSize=0&#10;CapabilityPtr=0&#10;CardbusCIS=0&#10;ClassCode=255&#10;Command=0&#10;DeviceID=4096&#10;ExpansionROM=0&#10;HeaderType=0&#10;InterruptLine=0&#10;InterruptPin=1&#10;LatencyTimer=0&#10;MSICAPBaseOffset=0&#10;MSICAPCapId=0&#10;MSICAPMaskBits=0&#10;MSICAPMsgAddr=0&#10;MSICAPMsgCtrl=0&#10;MSICAPMsgData=0&#10;MSICAPMsgUpperAddr=0&#10;MSICAPNextCapability=0&#10;MSICAPPendingBits=0&#10;MSIXCAPBaseOffset=0&#10;MSIXCAPCapId=0&#10;MSIXCAPNextCapability=0&#10;MSIXMsgCtrl=0&#10;MSIXPbaOffset=0&#10;MSIXTableOffset=0&#10;MaximumLatency=0&#10;MinimumGrant=0&#10;PMCAPBaseOffset=0&#10;PMCAPCapId=0&#10;PMCAPCapabilities=0&#10;PMCAPCtrlStatus=0&#10;PMCAPNextCapability=0&#10;PXCAPBaseOffset=0&#10;PXCAPCapId=0&#10;PXCAPCapabilities=0&#10;PXCAPDevCap2=0&#10;PXCAPDevCapabilities=0&#10;PXCAPDevCtrl=0&#10;PXCAPDevCtrl2=0&#10;PXCAPDevStatus=0&#10;PXCAPLinkCap=0&#10;PXCAPLinkCtrl=0&#10;PXCAPLinkStatus=0&#10;PXCAPNextCapability=0&#10;ProgIF=0&#10;Revision=0&#10;Status=0&#10;SubClassCode=0&#10;SubsystemID=0&#10;SubsystemVendorID=6900&#10;VendorID=6900&#10;clk_domain=testsys.clk_domain&#10;config_latency=20000&#10;eventq_index=0&#10;host=testsys.realview.pci_host&#10;pci_bus=0&#10;pci_dev=1&#10;pci_func=0&#10;pio_latency=30000&#10;power_model=&#10;power_state=testsys.pci_devices0.power_state&#10;sid=0&#10;ssid=0&#10;system=testsys&#10;vio=testsys.pci_devices0.vio">
<path fill="#c7a793" stroke="#000000" d="M3816,-424C3816,-424 3934,-424 3934,-424 3940,-424 3946,-430 3946,-436 3946,-436 3946,-503 3946,-503 3946,-509 3940,-515 3934,-515 3934,-515 3816,-515 3816,-515 3810,-515 3804,-509 3804,-503 3804,-503 3804,-436 3804,-436 3804,-430 3810,-424 3816,-424"/>
<text text-anchor="middle" x="3875" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">pci_devices0 </text>
<text text-anchor="middle" x="3875" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: PciVirtIO</text>
</a>
</g>
</g>
<g id="clust146" class="cluster">
<title>cluster_testsys_pci_devices1</title>
<g id="a_clust146"><a xlink:title="BAR0=testsys.pci_devices1.BAR0&#10;BAR1=testsys.pci_devices1.BAR1&#10;BAR2=testsys.pci_devices1.BAR2&#10;BAR3=testsys.pci_devices1.BAR3&#10;BAR4=testsys.pci_devices1.BAR4&#10;BAR5=testsys.pci_devices1.BAR5&#10;BIST=0&#10;CacheLineSize=0&#10;CapabilityPtr=0&#10;CardbusCIS=0&#10;ClassCode=2&#10;Command=0&#10;DeviceID=4213&#10;ExpansionROM=0&#10;HeaderType=0&#10;InterruptLine=30&#10;InterruptPin=1&#10;LatencyTimer=0&#10;MSICAPBaseOffset=0&#10;MSICAPCapId=0&#10;MSICAPMaskBits=0&#10;MSICAPMsgAddr=0&#10;MSICAPMsgCtrl=0&#10;MSICAPMsgData=0&#10;MSICAPMsgUpperAddr=0&#10;MSICAPNextCapability=0&#10;MSICAPPendingBits=0&#10;MSIXCAPBaseOffset=0&#10;MSIXCAPCapId=0&#10;MSIXCAPNextCapability=0&#10;MSIXMsgCtrl=0&#10;MSIXPbaOffset=0&#10;MSIXTableOffset=0&#10;MaximumLatency=0&#10;MinimumGrant=255&#10;PMCAPBaseOffset=0&#10;PMCAPCapId=0&#10;PMCAPCapabilities=0&#10;PMCAPCtrlStatus=0&#10;PMCAPNextCapability=0&#10;PXCAPBaseOffset=0&#10;PXCAPCapId=0&#10;PXCAPCapabilities=0&#10;PXCAPDevCap2=0&#10;PXCAPDevCapabilities=0&#10;PXCAPDevCtrl=0&#10;PXCAPDevCtrl2=0&#10;PXCAPDevStatus=0&#10;PXCAPLinkCap=0&#10;PXCAPLinkCtrl=0&#10;PXCAPLinkStatus=0&#10;PXCAPNextCapability=0&#10;ProgIF=0&#10;Revision=0&#10;Status=0&#10;SubClassCode=0&#10;SubsystemID=4104&#10;SubsystemVendorID=32902&#10;VendorID=32902&#10;clk_domain=testsys.clk_domain&#10;config_latency=20000&#10;eventq_index=0&#10;fetch_comp_delay=10000&#10;fetch_delay=10000&#10;hardware_address=00:90:00:00:00:01&#10;host=testsys.realview.pci_host&#10;pci_bus=0&#10;pci_dev=2&#10;pci_func=0&#10;phy_epid=896&#10;phy_pid=680&#10;pio_latency=30000&#10;power_model=&#10;power_state=testsys.pci_devices1.power_state&#10;&#13;x_desc_cache_size=64&#10;&#13;x_fifo_size=393216&#10;&#13;x_write_delay=0&#10;sid=0&#10;ssid=0&#10;system=testsys&#10;tx_desc_cache_size=64&#10;tx_fifo_size=393216&#10;tx_read_delay=0&#10;wb_comp_delay=10000&#10;wb_delay=10000">
<path fill="#c7a793" stroke="#000000" d="M4416,-424C4416,-424 4534,-424 4534,-424 4540,-424 4546,-430 4546,-436 4546,-436 4546,-503 4546,-503 4546,-509 4540,-515 4534,-515 4534,-515 4416,-515 4416,-515 4410,-515 4404,-509 4404,-503 4404,-503 4404,-436 4404,-436 4404,-430 4410,-424 4416,-424"/>
<text text-anchor="middle" x="4475" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">pci_devices1 </text>
<text text-anchor="middle" x="4475" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: IGbE_e1000</text>
</a>
</g>
</g>
<g id="clust154" class="cluster">
<title>cluster_testsys_pci_devices2</title>
<g id="a_clust154"><a xlink:title="BAR0=testsys.pci_devices2.BAR0&#10;BAR1=testsys.pci_devices2.BAR1&#10;BAR2=testsys.pci_devices2.BAR2&#10;BAR3=testsys.pci_devices2.BAR3&#10;BAR4=testsys.pci_devices2.BAR4&#10;BAR5=testsys.pci_devices2.BAR5&#10;BIST=0&#10;CacheLineSize=0&#10;CapabilityPtr=0&#10;CardbusCIS=0&#10;ClassCode=2&#10;Command=0&#10;DeviceID=4213&#10;ExpansionROM=0&#10;HeaderType=0&#10;InterruptLine=30&#10;InterruptPin=1&#10;LatencyTimer=0&#10;MSICAPBaseOffset=0&#10;MSICAPCapId=0&#10;MSICAPMaskBits=0&#10;MSICAPMsgAddr=0&#10;MSICAPMsgCtrl=0&#10;MSICAPMsgData=0&#10;MSICAPMsgUpperAddr=0&#10;MSICAPNextCapability=0&#10;MSICAPPendingBits=0&#10;MSIXCAPBaseOffset=0&#10;MSIXCAPCapId=0&#10;MSIXCAPNextCapability=0&#10;MSIXMsgCtrl=0&#10;MSIXPbaOffset=0&#10;MSIXTableOffset=0&#10;MaximumLatency=0&#10;MinimumGrant=255&#10;PMCAPBaseOffset=0&#10;PMCAPCapId=0&#10;PMCAPCapabilities=0&#10;PMCAPCtrlStatus=0&#10;PMCAPNextCapability=0&#10;PXCAPBaseOffset=0&#10;PXCAPCapId=0&#10;PXCAPCapabilities=0&#10;PXCAPDevCap2=0&#10;PXCAPDevCapabilities=0&#10;PXCAPDevCtrl=0&#10;PXCAPDevCtrl2=0&#10;PXCAPDevStatus=0&#10;PXCAPLinkCap=0&#10;PXCAPLinkCtrl=0&#10;PXCAPLinkStatus=0&#10;PXCAPNextCapability=0&#10;ProgIF=0&#10;Revision=0&#10;Status=0&#10;SubClassCode=0&#10;SubsystemID=4104&#10;SubsystemVendorID=32902&#10;VendorID=32902&#10;clk_domain=testsys.clk_domain&#10;config_latency=20000&#10;eventq_index=0&#10;fetch_comp_delay=10000&#10;fetch_delay=10000&#10;hardware_address=00:90:00:00:00:02&#10;host=testsys.realview.pci_host&#10;pci_bus=0&#10;pci_dev=3&#10;pci_func=0&#10;phy_epid=896&#10;phy_pid=680&#10;pio_latency=30000&#10;power_model=&#10;power_state=testsys.pci_devices2.power_state&#10;&#13;x_desc_cache_size=64&#10;&#13;x_fifo_size=393216&#10;&#13;x_write_delay=0&#10;sid=0&#10;ssid=0&#10;system=testsys&#10;tx_desc_cache_size=64&#10;tx_fifo_size=393216&#10;tx_read_delay=0&#10;wb_comp_delay=10000&#10;wb_delay=10000">
<path fill="#c7a793" stroke="#000000" d="M4266,-424C4266,-424 4384,-424 4384,-424 4390,-424 4396,-430 4396,-436 4396,-436 4396,-503 4396,-503 4396,-509 4390,-515 4384,-515 4384,-515 4266,-515 4266,-515 4260,-515 4254,-509 4254,-503 4254,-503 4254,-436 4254,-436 4254,-430 4260,-424 4266,-424"/>
<text text-anchor="middle" x="4325" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">pci_devices2 </text>
<text text-anchor="middle" x="4325" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: IGbE_e1000</text>
</a>
</g>
</g>
<g id="clust162" class="cluster">
<title>cluster_testsys_pci_devices3</title>
<g id="a_clust162"><a xlink:title="BAR0=testsys.pci_devices3.BAR0&#10;BAR1=testsys.pci_devices3.BAR1&#10;BAR2=testsys.pci_devices3.BAR2&#10;BAR3=testsys.pci_devices3.BAR3&#10;BAR4=testsys.pci_devices3.BAR4&#10;BAR5=testsys.pci_devices3.BAR5&#10;BIST=0&#10;CacheLineSize=0&#10;CapabilityPtr=0&#10;CardbusCIS=0&#10;ClassCode=2&#10;Command=0&#10;DeviceID=4213&#10;ExpansionROM=0&#10;HeaderType=0&#10;InterruptLine=30&#10;InterruptPin=1&#10;LatencyTimer=0&#10;MSICAPBaseOffset=0&#10;MSICAPCapId=0&#10;MSICAPMaskBits=0&#10;MSICAPMsgAddr=0&#10;MSICAPMsgCtrl=0&#10;MSICAPMsgData=0&#10;MSICAPMsgUpperAddr=0&#10;MSICAPNextCapability=0&#10;MSICAPPendingBits=0&#10;MSIXCAPBaseOffset=0&#10;MSIXCAPCapId=0&#10;MSIXCAPNextCapability=0&#10;MSIXMsgCtrl=0&#10;MSIXPbaOffset=0&#10;MSIXTableOffset=0&#10;MaximumLatency=0&#10;MinimumGrant=255&#10;PMCAPBaseOffset=0&#10;PMCAPCapId=0&#10;PMCAPCapabilities=0&#10;PMCAPCtrlStatus=0&#10;PMCAPNextCapability=0&#10;PXCAPBaseOffset=0&#10;PXCAPCapId=0&#10;PXCAPCapabilities=0&#10;PXCAPDevCap2=0&#10;PXCAPDevCapabilities=0&#10;PXCAPDevCtrl=0&#10;PXCAPDevCtrl2=0&#10;PXCAPDevStatus=0&#10;PXCAPLinkCap=0&#10;PXCAPLinkCtrl=0&#10;PXCAPLinkStatus=0&#10;PXCAPNextCapability=0&#10;ProgIF=0&#10;Revision=0&#10;Status=0&#10;SubClassCode=0&#10;SubsystemID=4104&#10;SubsystemVendorID=32902&#10;VendorID=32902&#10;clk_domain=testsys.clk_domain&#10;config_latency=20000&#10;eventq_index=0&#10;fetch_comp_delay=10000&#10;fetch_delay=10000&#10;hardware_address=00:90:00:00:00:03&#10;host=testsys.realview.pci_host&#10;pci_bus=0&#10;pci_dev=4&#10;pci_func=0&#10;phy_epid=896&#10;phy_pid=680&#10;pio_latency=30000&#10;power_model=&#10;power_state=testsys.pci_devices3.power_state&#10;&#13;x_desc_cache_size=64&#10;&#13;x_fifo_size=393216&#10;&#13;x_write_delay=0&#10;sid=0&#10;ssid=0&#10;system=testsys&#10;tx_desc_cache_size=64&#10;tx_fifo_size=393216&#10;tx_read_delay=0&#10;wb_comp_delay=10000&#10;wb_delay=10000">
<path fill="#c7a793" stroke="#000000" d="M4116,-424C4116,-424 4234,-424 4234,-424 4240,-424 4246,-430 4246,-436 4246,-436 4246,-503 4246,-503 4246,-509 4240,-515 4234,-515 4234,-515 4116,-515 4116,-515 4110,-515 4104,-509 4104,-503 4104,-503 4104,-436 4104,-436 4104,-430 4110,-424 4116,-424"/>
<text text-anchor="middle" x="4175" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">pci_devices3 </text>
<text text-anchor="middle" x="4175" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: IGbE_e1000</text>
</a>
</g>
</g>
<g id="clust170" class="cluster">
<title>cluster_testsys_pci_devices4</title>
<g id="a_clust170"><a xlink:title="BAR0=testsys.pci_devices4.BAR0&#10;BAR1=testsys.pci_devices4.BAR1&#10;BAR2=testsys.pci_devices4.BAR2&#10;BAR3=testsys.pci_devices4.BAR3&#10;BAR4=testsys.pci_devices4.BAR4&#10;BAR5=testsys.pci_devices4.BAR5&#10;BIST=0&#10;CacheLineSize=0&#10;CapabilityPtr=0&#10;CardbusCIS=0&#10;ClassCode=2&#10;Command=0&#10;DeviceID=4213&#10;ExpansionROM=0&#10;HeaderType=0&#10;InterruptLine=30&#10;InterruptPin=1&#10;LatencyTimer=0&#10;MSICAPBaseOffset=0&#10;MSICAPCapId=0&#10;MSICAPMaskBits=0&#10;MSICAPMsgAddr=0&#10;MSICAPMsgCtrl=0&#10;MSICAPMsgData=0&#10;MSICAPMsgUpperAddr=0&#10;MSICAPNextCapability=0&#10;MSICAPPendingBits=0&#10;MSIXCAPBaseOffset=0&#10;MSIXCAPCapId=0&#10;MSIXCAPNextCapability=0&#10;MSIXMsgCtrl=0&#10;MSIXPbaOffset=0&#10;MSIXTableOffset=0&#10;MaximumLatency=0&#10;MinimumGrant=255&#10;PMCAPBaseOffset=0&#10;PMCAPCapId=0&#10;PMCAPCapabilities=0&#10;PMCAPCtrlStatus=0&#10;PMCAPNextCapability=0&#10;PXCAPBaseOffset=0&#10;PXCAPCapId=0&#10;PXCAPCapabilities=0&#10;PXCAPDevCap2=0&#10;PXCAPDevCapabilities=0&#10;PXCAPDevCtrl=0&#10;PXCAPDevCtrl2=0&#10;PXCAPDevStatus=0&#10;PXCAPLinkCap=0&#10;PXCAPLinkCtrl=0&#10;PXCAPLinkStatus=0&#10;PXCAPNextCapability=0&#10;ProgIF=0&#10;Revision=0&#10;Status=0&#10;SubClassCode=0&#10;SubsystemID=4104&#10;SubsystemVendorID=32902&#10;VendorID=32902&#10;clk_domain=testsys.clk_domain&#10;config_latency=20000&#10;eventq_index=0&#10;fetch_comp_delay=10000&#10;fetch_delay=10000&#10;hardware_address=00:90:00:00:00:04&#10;host=testsys.realview.pci_host&#10;pci_bus=0&#10;pci_dev=5&#10;pci_func=0&#10;phy_epid=896&#10;phy_pid=680&#10;pio_latency=30000&#10;power_model=&#10;power_state=testsys.pci_devices4.power_state&#10;&#13;x_desc_cache_size=64&#10;&#13;x_fifo_size=393216&#10;&#13;x_write_delay=0&#10;sid=0&#10;ssid=0&#10;system=testsys&#10;tx_desc_cache_size=64&#10;tx_fifo_size=393216&#10;tx_read_delay=0&#10;wb_comp_delay=10000&#10;wb_delay=10000">
<path fill="#c7a793" stroke="#000000" d="M3966,-424C3966,-424 4084,-424 4084,-424 4090,-424 4096,-430 4096,-436 4096,-436 4096,-503 4096,-503 4096,-509 4090,-515 4084,-515 4084,-515 3966,-515 3966,-515 3960,-515 3954,-509 3954,-503 3954,-503 3954,-436 3954,-436 3954,-430 3960,-424 3966,-424"/>
<text text-anchor="middle" x="4025" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">pci_devices4 </text>
<text text-anchor="middle" x="4025" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: IGbE_e1000</text>
</a>
</g>
</g>
<g id="clust178" class="cluster">
<title>cluster_testsys_cpu_cluster</title>
<g id="a_clust178"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M472,-24C472,-24 4086,-24 4086,-24 4092,-24 4098,-30 4098,-36 4098,-36 4098,-388 4098,-388 4098,-394 4092,-400 4086,-400 4086,-400 472,-400 472,-400 466,-400 460,-394 460,-388 460,-388 460,-36 460,-36 460,-30 466,-24 472,-24"/>
<text text-anchor="middle" x="2279" y="-384.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_cluster </text>
<text text-anchor="middle" x="2279" y="-369.8" font-family="Arial" font-size="14.00" fill="#000000">: CpuCluster</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus0</title>
<g id="a_clust181"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=testsys.cpu_cluster.cpus0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=testsys.cpu_cluster.cpus0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=testsys.cpu_cluster.cpus0.interrupts&#10;isa=testsys.cpu_cluster.cpus0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=testsys.cpu_cluster.cpus0.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=testsys&#10;tracer=testsys.cpu_cluster.cpus0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M674,-32C674,-32 1434,-32 1434,-32 1440,-32 1446,-38 1446,-44 1446,-44 1446,-342 1446,-342 1446,-348 1440,-354 1434,-354 1434,-354 674,-354 674,-354 668,-354 662,-348 662,-342 662,-342 662,-44 662,-44 662,-38 668,-32 674,-32"/>
<text text-anchor="middle" x="1054" y="-338.8" font-family="Arial" font-size="14.00" fill="#000000">cpus0 </text>
<text text-anchor="middle" x="1054" y="-323.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust242" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus0_mmu</title>
<g id="a_clust242"><a xlink:title="dtb=testsys.cpu_cluster.cpus0.mmu.dtb&#10;dtb_walker=testsys.cpu_cluster.cpus0.mmu.dtb_walker&#10;eventq_index=0&#10;itb=testsys.cpu_cluster.cpus0.mmu.itb&#10;itb_walker=testsys.cpu_cluster.cpus0.mmu.itb_walker&#10;stage2_dtb=testsys.cpu_cluster.cpus0.mmu.stage2_dtb&#10;stage2_dtb_walker=testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker&#10;stage2_itb=testsys.cpu_cluster.cpus0.mmu.stage2_itb&#10;stage2_itb_walker=testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker&#10;sys=testsys">
<path fill="#bab6ae" stroke="#000000" d="M1076,-163C1076,-163 1322,-163 1322,-163 1328,-163 1334,-169 1334,-175 1334,-175 1334,-296 1334,-296 1334,-302 1328,-308 1322,-308 1322,-308 1076,-308 1076,-308 1070,-308 1064,-302 1064,-296 1064,-296 1064,-175 1064,-175 1064,-169 1070,-163 1076,-163"/>
<text text-anchor="middle" x="1199" y="-292.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1199" y="-277.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust247" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus0_mmu_itb_walker</title>
<g id="a_clust247"><a xlink:title="clk_domain=testsys.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state&#10;sys=testsys">
<path fill="#9f9c95" stroke="#000000" d="M1084,-171C1084,-171 1183,-171 1183,-171 1189,-171 1195,-177 1195,-183 1195,-183 1195,-250 1195,-250 1195,-256 1189,-262 1183,-262 1183,-262 1084,-262 1084,-262 1078,-262 1072,-256 1072,-250 1072,-250 1072,-183 1072,-183 1072,-177 1078,-171 1084,-171"/>
<text text-anchor="middle" x="1133.5" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1133.5" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust249" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus0_mmu_dtb_walker</title>
<g id="a_clust249"><a xlink:title="clk_domain=testsys.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state&#10;sys=testsys">
<path fill="#9f9c95" stroke="#000000" d="M1215,-171C1215,-171 1314,-171 1314,-171 1320,-171 1326,-177 1326,-183 1326,-183 1326,-250 1326,-250 1326,-256 1320,-262 1314,-262 1314,-262 1215,-262 1215,-262 1209,-262 1203,-256 1203,-250 1203,-250 1203,-183 1203,-183 1203,-177 1209,-171 1215,-171"/>
<text text-anchor="middle" x="1264.5" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="1264.5" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust259" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus0_icache</title>
<g id="a_clust259"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=3&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus0.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=49152&#10;system=testsys&#10;tag_latency=1&#10;tags=testsys.cpu_cluster.cpus0.icache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M876,-40C876,-40 1038,-40 1038,-40 1044,-40 1050,-46 1050,-52 1050,-52 1050,-119 1050,-119 1050,-125 1044,-131 1038,-131 1038,-131 876,-131 876,-131 870,-131 864,-125 864,-119 864,-119 864,-52 864,-52 864,-46 870,-40 876,-40"/>
<text text-anchor="middle" x="957" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="957" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1I</text>
</a>
</g>
</g>
<g id="clust265" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus0_dcache</title>
<g id="a_clust265"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus0.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=testsys&#10;tag_latency=2&#10;tags=testsys.cpu_cluster.cpus0.dcache.tags&#10;tgts_per_mshr=16&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M682,-40C682,-40 844,-40 844,-40 850,-40 856,-46 856,-52 856,-52 856,-119 856,-119 856,-125 850,-131 844,-131 844,-131 682,-131 682,-131 676,-131 670,-125 670,-119 670,-119 670,-52 670,-52 670,-46 676,-40 682,-40"/>
<text text-anchor="middle" x="763" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="763" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1D</text>
</a>
</g>
</g>
<g id="clust271" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus0_itb_walker_cache</title>
<g id="a_clust271"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=4&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=6&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=4&#10;sequential_access=false&#10;size=1024&#10;system=testsys&#10;tag_latency=4&#10;tags=testsys.cpu_cluster.cpus0.itb_walker_cache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1070,-40C1070,-40 1232,-40 1232,-40 1238,-40 1244,-46 1244,-52 1244,-52 1244,-119 1244,-119 1244,-125 1238,-131 1232,-131 1232,-131 1070,-131 1070,-131 1064,-131 1058,-125 1058,-119 1058,-119 1058,-52 1058,-52 1058,-46 1064,-40 1070,-40"/>
<text text-anchor="middle" x="1151" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1151" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: WalkCache</text>
</a>
</g>
</g>
<g id="clust277" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus0_dtb_walker_cache</title>
<g id="a_clust277"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=4&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=6&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=4&#10;sequential_access=false&#10;size=1024&#10;system=testsys&#10;tag_latency=4&#10;tags=testsys.cpu_cluster.cpus0.dtb_walker_cache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1264,-40C1264,-40 1426,-40 1426,-40 1432,-40 1438,-46 1438,-52 1438,-52 1438,-119 1438,-119 1438,-125 1432,-131 1426,-131 1426,-131 1264,-131 1264,-131 1258,-131 1252,-125 1252,-119 1252,-119 1252,-52 1252,-52 1252,-46 1258,-40 1264,-40"/>
<text text-anchor="middle" x="1345" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1345" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: WalkCache</text>
</a>
</g>
</g>
<g id="clust283" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus1</title>
<g id="a_clust283"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=testsys.cpu_cluster.cpus1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=testsys.cpu_cluster.cpus1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=testsys.cpu_cluster.cpus1.interrupts&#10;isa=testsys.cpu_cluster.cpus1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=testsys.cpu_cluster.cpus1.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=testsys&#10;tracer=testsys.cpu_cluster.cpus1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M1466,-32C1466,-32 2226,-32 2226,-32 2232,-32 2238,-38 2238,-44 2238,-44 2238,-342 2238,-342 2238,-348 2232,-354 2226,-354 2226,-354 1466,-354 1466,-354 1460,-354 1454,-348 1454,-342 1454,-342 1454,-44 1454,-44 1454,-38 1460,-32 1466,-32"/>
<text text-anchor="middle" x="1846" y="-338.8" font-family="Arial" font-size="14.00" fill="#000000">cpus1 </text>
<text text-anchor="middle" x="1846" y="-323.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust344" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus1_mmu</title>
<g id="a_clust344"><a xlink:title="dtb=testsys.cpu_cluster.cpus1.mmu.dtb&#10;dtb_walker=testsys.cpu_cluster.cpus1.mmu.dtb_walker&#10;eventq_index=0&#10;itb=testsys.cpu_cluster.cpus1.mmu.itb&#10;itb_walker=testsys.cpu_cluster.cpus1.mmu.itb_walker&#10;stage2_dtb=testsys.cpu_cluster.cpus1.mmu.stage2_dtb&#10;stage2_dtb_walker=testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker&#10;stage2_itb=testsys.cpu_cluster.cpus1.mmu.stage2_itb&#10;stage2_itb_walker=testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker&#10;sys=testsys">
<path fill="#bab6ae" stroke="#000000" d="M1868,-163C1868,-163 2114,-163 2114,-163 2120,-163 2126,-169 2126,-175 2126,-175 2126,-296 2126,-296 2126,-302 2120,-308 2114,-308 2114,-308 1868,-308 1868,-308 1862,-308 1856,-302 1856,-296 1856,-296 1856,-175 1856,-175 1856,-169 1862,-163 1868,-163"/>
<text text-anchor="middle" x="1991" y="-292.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1991" y="-277.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust349" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus1_mmu_itb_walker</title>
<g id="a_clust349"><a xlink:title="clk_domain=testsys.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state&#10;sys=testsys">
<path fill="#9f9c95" stroke="#000000" d="M1876,-171C1876,-171 1975,-171 1975,-171 1981,-171 1987,-177 1987,-183 1987,-183 1987,-250 1987,-250 1987,-256 1981,-262 1975,-262 1975,-262 1876,-262 1876,-262 1870,-262 1864,-256 1864,-250 1864,-250 1864,-183 1864,-183 1864,-177 1870,-171 1876,-171"/>
<text text-anchor="middle" x="1925.5" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1925.5" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust351" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus1_mmu_dtb_walker</title>
<g id="a_clust351"><a xlink:title="clk_domain=testsys.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state&#10;sys=testsys">
<path fill="#9f9c95" stroke="#000000" d="M2007,-171C2007,-171 2106,-171 2106,-171 2112,-171 2118,-177 2118,-183 2118,-183 2118,-250 2118,-250 2118,-256 2112,-262 2106,-262 2106,-262 2007,-262 2007,-262 2001,-262 1995,-256 1995,-250 1995,-250 1995,-183 1995,-183 1995,-177 2001,-171 2007,-171"/>
<text text-anchor="middle" x="2056.5" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="2056.5" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust361" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus1_icache</title>
<g id="a_clust361"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=3&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus1.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=49152&#10;system=testsys&#10;tag_latency=1&#10;tags=testsys.cpu_cluster.cpus1.icache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1668,-40C1668,-40 1830,-40 1830,-40 1836,-40 1842,-46 1842,-52 1842,-52 1842,-119 1842,-119 1842,-125 1836,-131 1830,-131 1830,-131 1668,-131 1668,-131 1662,-131 1656,-125 1656,-119 1656,-119 1656,-52 1656,-52 1656,-46 1662,-40 1668,-40"/>
<text text-anchor="middle" x="1749" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1749" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1I</text>
</a>
</g>
</g>
<g id="clust367" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus1_dcache</title>
<g id="a_clust367"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus1.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=testsys&#10;tag_latency=2&#10;tags=testsys.cpu_cluster.cpus1.dcache.tags&#10;tgts_per_mshr=16&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1474,-40C1474,-40 1636,-40 1636,-40 1642,-40 1648,-46 1648,-52 1648,-52 1648,-119 1648,-119 1648,-125 1642,-131 1636,-131 1636,-131 1474,-131 1474,-131 1468,-131 1462,-125 1462,-119 1462,-119 1462,-52 1462,-52 1462,-46 1468,-40 1474,-40"/>
<text text-anchor="middle" x="1555" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1555" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1D</text>
</a>
</g>
</g>
<g id="clust373" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus1_itb_walker_cache</title>
<g id="a_clust373"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=4&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=6&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=4&#10;sequential_access=false&#10;size=1024&#10;system=testsys&#10;tag_latency=4&#10;tags=testsys.cpu_cluster.cpus1.itb_walker_cache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1862,-40C1862,-40 2024,-40 2024,-40 2030,-40 2036,-46 2036,-52 2036,-52 2036,-119 2036,-119 2036,-125 2030,-131 2024,-131 2024,-131 1862,-131 1862,-131 1856,-131 1850,-125 1850,-119 1850,-119 1850,-52 1850,-52 1850,-46 1856,-40 1862,-40"/>
<text text-anchor="middle" x="1943" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1943" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: WalkCache</text>
</a>
</g>
</g>
<g id="clust379" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus1_dtb_walker_cache</title>
<g id="a_clust379"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=4&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=6&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=4&#10;sequential_access=false&#10;size=1024&#10;system=testsys&#10;tag_latency=4&#10;tags=testsys.cpu_cluster.cpus1.dtb_walker_cache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2056,-40C2056,-40 2218,-40 2218,-40 2224,-40 2230,-46 2230,-52 2230,-52 2230,-119 2230,-119 2230,-125 2224,-131 2218,-131 2218,-131 2056,-131 2056,-131 2050,-131 2044,-125 2044,-119 2044,-119 2044,-52 2044,-52 2044,-46 2050,-40 2056,-40"/>
<text text-anchor="middle" x="2137" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2137" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: WalkCache</text>
</a>
</g>
</g>
<g id="clust385" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus2</title>
<g id="a_clust385"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=testsys.cpu_cluster.cpus2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=testsys.cpu_cluster.cpus2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=testsys.cpu_cluster.cpus2.interrupts&#10;isa=testsys.cpu_cluster.cpus2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=testsys.cpu_cluster.cpus2.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=testsys&#10;tracer=testsys.cpu_cluster.cpus2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M2526,-32C2526,-32 3286,-32 3286,-32 3292,-32 3298,-38 3298,-44 3298,-44 3298,-342 3298,-342 3298,-348 3292,-354 3286,-354 3286,-354 2526,-354 2526,-354 2520,-354 2514,-348 2514,-342 2514,-342 2514,-44 2514,-44 2514,-38 2520,-32 2526,-32"/>
<text text-anchor="middle" x="2906" y="-338.8" font-family="Arial" font-size="14.00" fill="#000000">cpus2 </text>
<text text-anchor="middle" x="2906" y="-323.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust446" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus2_mmu</title>
<g id="a_clust446"><a xlink:title="dtb=testsys.cpu_cluster.cpus2.mmu.dtb&#10;dtb_walker=testsys.cpu_cluster.cpus2.mmu.dtb_walker&#10;eventq_index=0&#10;itb=testsys.cpu_cluster.cpus2.mmu.itb&#10;itb_walker=testsys.cpu_cluster.cpus2.mmu.itb_walker&#10;stage2_dtb=testsys.cpu_cluster.cpus2.mmu.stage2_dtb&#10;stage2_dtb_walker=testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker&#10;stage2_itb=testsys.cpu_cluster.cpus2.mmu.stage2_itb&#10;stage2_itb_walker=testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker&#10;sys=testsys">
<path fill="#bab6ae" stroke="#000000" d="M3026,-163C3026,-163 3272,-163 3272,-163 3278,-163 3284,-169 3284,-175 3284,-175 3284,-296 3284,-296 3284,-302 3278,-308 3272,-308 3272,-308 3026,-308 3026,-308 3020,-308 3014,-302 3014,-296 3014,-296 3014,-175 3014,-175 3014,-169 3020,-163 3026,-163"/>
<text text-anchor="middle" x="3149" y="-292.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3149" y="-277.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust451" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus2_mmu_itb_walker</title>
<g id="a_clust451"><a xlink:title="clk_domain=testsys.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state&#10;sys=testsys">
<path fill="#9f9c95" stroke="#000000" d="M3034,-171C3034,-171 3133,-171 3133,-171 3139,-171 3145,-177 3145,-183 3145,-183 3145,-250 3145,-250 3145,-256 3139,-262 3133,-262 3133,-262 3034,-262 3034,-262 3028,-262 3022,-256 3022,-250 3022,-250 3022,-183 3022,-183 3022,-177 3028,-171 3034,-171"/>
<text text-anchor="middle" x="3083.5" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="3083.5" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust453" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus2_mmu_dtb_walker</title>
<g id="a_clust453"><a xlink:title="clk_domain=testsys.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state&#10;sys=testsys">
<path fill="#9f9c95" stroke="#000000" d="M3165,-171C3165,-171 3264,-171 3264,-171 3270,-171 3276,-177 3276,-183 3276,-183 3276,-250 3276,-250 3276,-256 3270,-262 3264,-262 3264,-262 3165,-262 3165,-262 3159,-262 3153,-256 3153,-250 3153,-250 3153,-183 3153,-183 3153,-177 3159,-171 3165,-171"/>
<text text-anchor="middle" x="3214.5" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="3214.5" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust463" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus2_icache</title>
<g id="a_clust463"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=3&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus2.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=49152&#10;system=testsys&#10;tag_latency=1&#10;tags=testsys.cpu_cluster.cpus2.icache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2728,-40C2728,-40 2890,-40 2890,-40 2896,-40 2902,-46 2902,-52 2902,-52 2902,-119 2902,-119 2902,-125 2896,-131 2890,-131 2890,-131 2728,-131 2728,-131 2722,-131 2716,-125 2716,-119 2716,-119 2716,-52 2716,-52 2716,-46 2722,-40 2728,-40"/>
<text text-anchor="middle" x="2809" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2809" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1I</text>
</a>
</g>
</g>
<g id="clust469" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus2_dcache</title>
<g id="a_clust469"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus2.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=testsys&#10;tag_latency=2&#10;tags=testsys.cpu_cluster.cpus2.dcache.tags&#10;tgts_per_mshr=16&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2534,-40C2534,-40 2696,-40 2696,-40 2702,-40 2708,-46 2708,-52 2708,-52 2708,-119 2708,-119 2708,-125 2702,-131 2696,-131 2696,-131 2534,-131 2534,-131 2528,-131 2522,-125 2522,-119 2522,-119 2522,-52 2522,-52 2522,-46 2528,-40 2534,-40"/>
<text text-anchor="middle" x="2615" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2615" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1D</text>
</a>
</g>
</g>
<g id="clust475" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus2_itb_walker_cache</title>
<g id="a_clust475"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=4&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=6&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=4&#10;sequential_access=false&#10;size=1024&#10;system=testsys&#10;tag_latency=4&#10;tags=testsys.cpu_cluster.cpus2.itb_walker_cache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2922,-40C2922,-40 3084,-40 3084,-40 3090,-40 3096,-46 3096,-52 3096,-52 3096,-119 3096,-119 3096,-125 3090,-131 3084,-131 3084,-131 2922,-131 2922,-131 2916,-131 2910,-125 2910,-119 2910,-119 2910,-52 2910,-52 2910,-46 2916,-40 2922,-40"/>
<text text-anchor="middle" x="3003" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3003" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: WalkCache</text>
</a>
</g>
</g>
<g id="clust481" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus2_dtb_walker_cache</title>
<g id="a_clust481"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=4&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=6&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=4&#10;sequential_access=false&#10;size=1024&#10;system=testsys&#10;tag_latency=4&#10;tags=testsys.cpu_cluster.cpus2.dtb_walker_cache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3116,-40C3116,-40 3278,-40 3278,-40 3284,-40 3290,-46 3290,-52 3290,-52 3290,-119 3290,-119 3290,-125 3284,-131 3278,-131 3278,-131 3116,-131 3116,-131 3110,-131 3104,-125 3104,-119 3104,-119 3104,-52 3104,-52 3104,-46 3110,-40 3116,-40"/>
<text text-anchor="middle" x="3197" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3197" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: WalkCache</text>
</a>
</g>
</g>
<g id="clust487" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus3</title>
<g id="a_clust487"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=testsys.cpu_cluster.cpus3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=testsys.cpu_cluster.cpus3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=testsys.cpu_cluster.cpus3.interrupts&#10;isa=testsys.cpu_cluster.cpus3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=testsys.cpu_cluster.cpus3.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=testsys&#10;tracer=testsys.cpu_cluster.cpus3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M3318,-32C3318,-32 4078,-32 4078,-32 4084,-32 4090,-38 4090,-44 4090,-44 4090,-342 4090,-342 4090,-348 4084,-354 4078,-354 4078,-354 3318,-354 3318,-354 3312,-354 3306,-348 3306,-342 3306,-342 3306,-44 3306,-44 3306,-38 3312,-32 3318,-32"/>
<text text-anchor="middle" x="3698" y="-338.8" font-family="Arial" font-size="14.00" fill="#000000">cpus3 </text>
<text text-anchor="middle" x="3698" y="-323.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust548" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus3_mmu</title>
<g id="a_clust548"><a xlink:title="dtb=testsys.cpu_cluster.cpus3.mmu.dtb&#10;dtb_walker=testsys.cpu_cluster.cpus3.mmu.dtb_walker&#10;eventq_index=0&#10;itb=testsys.cpu_cluster.cpus3.mmu.itb&#10;itb_walker=testsys.cpu_cluster.cpus3.mmu.itb_walker&#10;stage2_dtb=testsys.cpu_cluster.cpus3.mmu.stage2_dtb&#10;stage2_dtb_walker=testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker&#10;stage2_itb=testsys.cpu_cluster.cpus3.mmu.stage2_itb&#10;stage2_itb_walker=testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker&#10;sys=testsys">
<path fill="#bab6ae" stroke="#000000" d="M3818,-163C3818,-163 4064,-163 4064,-163 4070,-163 4076,-169 4076,-175 4076,-175 4076,-296 4076,-296 4076,-302 4070,-308 4064,-308 4064,-308 3818,-308 3818,-308 3812,-308 3806,-302 3806,-296 3806,-296 3806,-175 3806,-175 3806,-169 3812,-163 3818,-163"/>
<text text-anchor="middle" x="3941" y="-292.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3941" y="-277.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust553" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus3_mmu_itb_walker</title>
<g id="a_clust553"><a xlink:title="clk_domain=testsys.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state&#10;sys=testsys">
<path fill="#9f9c95" stroke="#000000" d="M3826,-171C3826,-171 3925,-171 3925,-171 3931,-171 3937,-177 3937,-183 3937,-183 3937,-250 3937,-250 3937,-256 3931,-262 3925,-262 3925,-262 3826,-262 3826,-262 3820,-262 3814,-256 3814,-250 3814,-250 3814,-183 3814,-183 3814,-177 3820,-171 3826,-171"/>
<text text-anchor="middle" x="3875.5" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="3875.5" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust555" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus3_mmu_dtb_walker</title>
<g id="a_clust555"><a xlink:title="clk_domain=testsys.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state&#10;sys=testsys">
<path fill="#9f9c95" stroke="#000000" d="M3957,-171C3957,-171 4056,-171 4056,-171 4062,-171 4068,-177 4068,-183 4068,-183 4068,-250 4068,-250 4068,-256 4062,-262 4056,-262 4056,-262 3957,-262 3957,-262 3951,-262 3945,-256 3945,-250 3945,-250 3945,-183 3945,-183 3945,-177 3951,-171 3957,-171"/>
<text text-anchor="middle" x="4006.5" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="4006.5" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust565" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus3_icache</title>
<g id="a_clust565"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=3&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus3.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=49152&#10;system=testsys&#10;tag_latency=1&#10;tags=testsys.cpu_cluster.cpus3.icache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3520,-40C3520,-40 3682,-40 3682,-40 3688,-40 3694,-46 3694,-52 3694,-52 3694,-119 3694,-119 3694,-125 3688,-131 3682,-131 3682,-131 3520,-131 3520,-131 3514,-131 3508,-125 3508,-119 3508,-119 3508,-52 3508,-52 3508,-46 3514,-40 3520,-40"/>
<text text-anchor="middle" x="3601" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3601" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1I</text>
</a>
</g>
</g>
<g id="clust571" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus3_dcache</title>
<g id="a_clust571"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus3.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=testsys&#10;tag_latency=2&#10;tags=testsys.cpu_cluster.cpus3.dcache.tags&#10;tgts_per_mshr=16&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3326,-40C3326,-40 3488,-40 3488,-40 3494,-40 3500,-46 3500,-52 3500,-52 3500,-119 3500,-119 3500,-125 3494,-131 3488,-131 3488,-131 3326,-131 3326,-131 3320,-131 3314,-125 3314,-119 3314,-119 3314,-52 3314,-52 3314,-46 3320,-40 3326,-40"/>
<text text-anchor="middle" x="3407" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3407" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1D</text>
</a>
</g>
</g>
<g id="clust577" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus3_itb_walker_cache</title>
<g id="a_clust577"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=4&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=6&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=4&#10;sequential_access=false&#10;size=1024&#10;system=testsys&#10;tag_latency=4&#10;tags=testsys.cpu_cluster.cpus3.itb_walker_cache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3714,-40C3714,-40 3876,-40 3876,-40 3882,-40 3888,-46 3888,-52 3888,-52 3888,-119 3888,-119 3888,-125 3882,-131 3876,-131 3876,-131 3714,-131 3714,-131 3708,-131 3702,-125 3702,-119 3702,-119 3702,-52 3702,-52 3702,-46 3708,-40 3714,-40"/>
<text text-anchor="middle" x="3795" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3795" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: WalkCache</text>
</a>
</g>
</g>
<g id="clust583" class="cluster">
<title>cluster_testsys_cpu_cluster_cpus3_dtb_walker_cache</title>
<g id="a_clust583"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=4&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=6&#10;power_model=&#10;power_state=testsys.cpu_cluster.cpus3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.cpus3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=4&#10;sequential_access=false&#10;size=1024&#10;system=testsys&#10;tag_latency=4&#10;tags=testsys.cpu_cluster.cpus3.dtb_walker_cache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3908,-40C3908,-40 4070,-40 4070,-40 4076,-40 4082,-46 4082,-52 4082,-52 4082,-119 4082,-119 4082,-125 4076,-131 4070,-131 4070,-131 3908,-131 3908,-131 3902,-131 3896,-125 3896,-119 3896,-119 3896,-52 3896,-52 3896,-46 3902,-40 3908,-40"/>
<text text-anchor="middle" x="3989" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3989" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: WalkCache</text>
</a>
</g>
</g>
<g id="clust589" class="cluster">
<title>cluster_testsys_cpu_cluster_toL2Bus</title>
<g id="a_clust589"><a xlink:title="clk_domain=testsys.cpu_cluster.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=testsys.cpu_cluster.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=testsys.cpu_cluster.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=testsys&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M2258,-171C2258,-171 2494,-171 2494,-171 2500,-171 2506,-177 2506,-183 2506,-183 2506,-250 2506,-250 2506,-256 2500,-262 2494,-262 2494,-262 2258,-262 2258,-262 2252,-262 2246,-256 2246,-250 2246,-250 2246,-183 2246,-183 2246,-177 2252,-171 2258,-171"/>
<text text-anchor="middle" x="2376" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="2376" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust592" class="cluster">
<title>cluster_testsys_cpu_cluster_l2</title>
<g id="a_clust592"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=testsys.cpu_cluster.clk_domain&#10;clusivity=mostly_excl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=32&#10;power_model=&#10;power_state=testsys.cpu_cluster.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=testsys.cpu_cluster.l2.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=testsys.cpu_cluster.l2.replacement_policy&#10;&#13;esponse_latency=5&#10;sequential_access=false&#10;size=1048576&#10;system=testsys&#10;tag_latency=12&#10;tags=testsys.cpu_cluster.l2.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M480,-40C480,-40 642,-40 642,-40 648,-40 654,-46 654,-52 654,-52 654,-119 654,-119 654,-125 648,-131 642,-131 642,-131 480,-131 480,-131 474,-131 468,-125 468,-119 468,-119 468,-52 468,-52 468,-46 474,-40 480,-40"/>
<text text-anchor="middle" x="561" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="561" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L2</text>
</a>
</g>
</g>
<!-- testsys_system_port -->
<g id="node1" class="node">
<title>testsys_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M128.5,-432.5C128.5,-432.5 195.5,-432.5 195.5,-432.5 201.5,-432.5 207.5,-438.5 207.5,-444.5 207.5,-444.5 207.5,-456.5 207.5,-456.5 207.5,-462.5 201.5,-468.5 195.5,-468.5 195.5,-468.5 128.5,-468.5 128.5,-468.5 122.5,-468.5 116.5,-462.5 116.5,-456.5 116.5,-456.5 116.5,-444.5 116.5,-444.5 116.5,-438.5 122.5,-432.5 128.5,-432.5"/>
<text text-anchor="middle" x="162" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- testsys_membus_cpu_side_ports -->
<g id="node31" class="node">
<title>testsys_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M120,-179.5C120,-179.5 204,-179.5 204,-179.5 210,-179.5 216,-185.5 216,-191.5 216,-191.5 216,-203.5 216,-203.5 216,-209.5 210,-215.5 204,-215.5 204,-215.5 120,-215.5 120,-215.5 114,-215.5 108,-209.5 108,-203.5 108,-203.5 108,-191.5 108,-191.5 108,-185.5 114,-179.5 120,-179.5"/>
<text text-anchor="middle" x="162" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- testsys_system_port&#45;&gt;testsys_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>testsys_system_port&#45;&gt;testsys_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M162,-432.25C162,-389.34 162,-277.52 162,-225.65"/>
<polygon fill="black" stroke="black" points="165.5,-225.54 162,-215.54 158.5,-225.54 165.5,-225.54"/>
</g>
<!-- testsys_realview_gic_pio -->
<g id="node2" class="node">
<title>testsys_realview_gic_pio</title>
<path fill="#9f8575" stroke="#000000" d="M720,-432.5C720,-432.5 750,-432.5 750,-432.5 756,-432.5 762,-438.5 762,-444.5 762,-444.5 762,-456.5 762,-456.5 762,-462.5 756,-468.5 750,-468.5 750,-468.5 720,-468.5 720,-468.5 714,-468.5 708,-462.5 708,-456.5 708,-456.5 708,-444.5 708,-444.5 708,-438.5 714,-432.5 720,-432.5"/>
<text text-anchor="middle" x="735" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_membus_mem_side_ports -->
<g id="node32" class="node">
<title>testsys_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M246,-179.5C246,-179.5 340,-179.5 340,-179.5 346,-179.5 352,-185.5 352,-191.5 352,-191.5 352,-203.5 352,-203.5 352,-209.5 346,-215.5 340,-215.5 340,-215.5 246,-215.5 246,-215.5 240,-215.5 234,-209.5 234,-203.5 234,-203.5 234,-191.5 234,-191.5 234,-185.5 240,-179.5 246,-179.5"/>
<text text-anchor="middle" x="293" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- testsys_realview_gic_pio&#45;&gt;testsys_membus_mem_side_ports -->
<g id="edge2" class="edge">
<title>testsys_realview_gic_pio&#45;&gt;testsys_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M720.74,-424.1C716.15,-417.95 710.53,-412.01 704,-408 686.32,-397.14 677.58,-406.89 658,-400 520.76,-351.71 374.02,-255.03 317.3,-215.72"/>
<polygon fill="black" stroke="black" points="717.87,-426.09 726.35,-432.43 723.67,-422.18 717.87,-426.09"/>
</g>
<!-- testsys_realview_vgic_pio -->
<g id="node3" class="node">
<title>testsys_realview_vgic_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2188,-432.5C2188,-432.5 2218,-432.5 2218,-432.5 2224,-432.5 2230,-438.5 2230,-444.5 2230,-444.5 2230,-456.5 2230,-456.5 2230,-462.5 2224,-468.5 2218,-468.5 2218,-468.5 2188,-468.5 2188,-468.5 2182,-468.5 2176,-462.5 2176,-456.5 2176,-456.5 2176,-444.5 2176,-444.5 2176,-438.5 2182,-432.5 2188,-432.5"/>
<text text-anchor="middle" x="2203" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_vgic_pio&#45;&gt;testsys_membus_mem_side_ports -->
<g id="edge3" class="edge">
<title>testsys_realview_vgic_pio&#45;&gt;testsys_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2185.47,-424.39C2179.49,-417.82 2172.21,-411.58 2164,-408 2125.65,-391.29 698.48,-410.55 658,-400 515.46,-362.86 368.89,-257.44 314.77,-215.76"/>
<polygon fill="black" stroke="black" points="2182.8,-426.65 2191.88,-432.11 2188.19,-422.18 2182.8,-426.65"/>
</g>
<!-- testsys_realview_gicv2m_pio -->
<g id="node4" class="node">
<title>testsys_realview_gicv2m_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2109,-432.5C2109,-432.5 2139,-432.5 2139,-432.5 2145,-432.5 2151,-438.5 2151,-444.5 2151,-444.5 2151,-456.5 2151,-456.5 2151,-462.5 2145,-468.5 2139,-468.5 2139,-468.5 2109,-468.5 2109,-468.5 2103,-468.5 2097,-462.5 2097,-456.5 2097,-456.5 2097,-444.5 2097,-444.5 2097,-438.5 2103,-432.5 2109,-432.5"/>
<text text-anchor="middle" x="2124" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_gicv2m_pio&#45;&gt;testsys_membus_mem_side_ports -->
<g id="edge4" class="edge">
<title>testsys_realview_gicv2m_pio&#45;&gt;testsys_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2106.47,-424.39C2100.49,-417.82 2093.21,-411.58 2085,-408 2048.66,-392.16 696.36,-410 658,-400 515.46,-362.84 368.89,-257.43 314.77,-215.76"/>
<polygon fill="black" stroke="black" points="2103.8,-426.65 2112.88,-432.11 2109.19,-422.18 2103.8,-426.65"/>
</g>
<!-- testsys_realview_bootmem_port -->
<g id="node5" class="node">
<title>testsys_realview_bootmem_port</title>
<path fill="#4b4746" stroke="#000000" d="M1985,-432.5C1985,-432.5 2015,-432.5 2015,-432.5 2021,-432.5 2027,-438.5 2027,-444.5 2027,-444.5 2027,-456.5 2027,-456.5 2027,-462.5 2021,-468.5 2015,-468.5 2015,-468.5 1985,-468.5 1985,-468.5 1979,-468.5 1973,-462.5 1973,-456.5 1973,-456.5 1973,-444.5 1973,-444.5 1973,-438.5 1979,-432.5 1985,-432.5"/>
<text text-anchor="middle" x="2000" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_realview_bootmem_port&#45;&gt;testsys_membus_mem_side_ports -->
<g id="edge5" class="edge">
<title>testsys_realview_bootmem_port&#45;&gt;testsys_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1982.47,-424.39C1976.49,-417.82 1969.21,-411.58 1961,-408 1927.82,-393.53 693.02,-409.14 658,-400 515.47,-362.8 368.9,-257.42 314.77,-215.75"/>
<polygon fill="black" stroke="black" points="1979.8,-426.65 1988.88,-432.12 1985.19,-422.18 1979.8,-426.65"/>
</g>
<!-- testsys_realview_flash0_port -->
<g id="node6" class="node">
<title>testsys_realview_flash0_port</title>
<path fill="#4b4746" stroke="#000000" d="M1861,-432.5C1861,-432.5 1891,-432.5 1891,-432.5 1897,-432.5 1903,-438.5 1903,-444.5 1903,-444.5 1903,-456.5 1903,-456.5 1903,-462.5 1897,-468.5 1891,-468.5 1891,-468.5 1861,-468.5 1861,-468.5 1855,-468.5 1849,-462.5 1849,-456.5 1849,-456.5 1849,-444.5 1849,-444.5 1849,-438.5 1855,-432.5 1861,-432.5"/>
<text text-anchor="middle" x="1876" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_realview_flash0_port&#45;&gt;testsys_membus_mem_side_ports -->
<g id="edge6" class="edge">
<title>testsys_realview_flash0_port&#45;&gt;testsys_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1858.47,-424.39C1852.49,-417.82 1845.21,-411.58 1837,-408 1806.98,-394.9 689.69,-408.28 658,-400 515.49,-362.76 368.9,-257.4 314.78,-215.75"/>
<polygon fill="black" stroke="black" points="1855.8,-426.66 1864.88,-432.12 1861.19,-422.19 1855.8,-426.66"/>
</g>
<!-- testsys_realview_trusted_sram_port -->
<g id="node7" class="node">
<title>testsys_realview_trusted_sram_port</title>
<path fill="#4b4746" stroke="#000000" d="M1737,-432.5C1737,-432.5 1767,-432.5 1767,-432.5 1773,-432.5 1779,-438.5 1779,-444.5 1779,-444.5 1779,-456.5 1779,-456.5 1779,-462.5 1773,-468.5 1767,-468.5 1767,-468.5 1737,-468.5 1737,-468.5 1731,-468.5 1725,-462.5 1725,-456.5 1725,-456.5 1725,-444.5 1725,-444.5 1725,-438.5 1731,-432.5 1737,-432.5"/>
<text text-anchor="middle" x="1752" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_realview_trusted_sram_port&#45;&gt;testsys_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>testsys_realview_trusted_sram_port&#45;&gt;testsys_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1734.47,-424.4C1728.49,-417.83 1721.2,-411.59 1713,-408 1686.15,-396.26 686.35,-407.42 658,-400 515.5,-362.7 368.91,-257.37 314.78,-215.74"/>
<polygon fill="black" stroke="black" points="1731.8,-426.66 1740.87,-432.12 1737.18,-422.19 1731.8,-426.66"/>
</g>
<!-- testsys_realview_non_trusted_sram_port -->
<g id="node8" class="node">
<title>testsys_realview_non_trusted_sram_port</title>
<path fill="#4b4746" stroke="#000000" d="M1599,-432.5C1599,-432.5 1629,-432.5 1629,-432.5 1635,-432.5 1641,-438.5 1641,-444.5 1641,-444.5 1641,-456.5 1641,-456.5 1641,-462.5 1635,-468.5 1629,-468.5 1629,-468.5 1599,-468.5 1599,-468.5 1593,-468.5 1587,-462.5 1587,-456.5 1587,-456.5 1587,-444.5 1587,-444.5 1587,-438.5 1593,-432.5 1599,-432.5"/>
<text text-anchor="middle" x="1614" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_realview_non_trusted_sram_port&#45;&gt;testsys_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>testsys_realview_non_trusted_sram_port&#45;&gt;testsys_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1596.47,-424.4C1590.48,-417.83 1583.2,-411.59 1575,-408 1551.66,-397.79 682.64,-406.46 658,-400 515.52,-362.62 368.92,-257.34 314.78,-215.73"/>
<polygon fill="black" stroke="black" points="1593.79,-426.67 1602.87,-432.13 1599.18,-422.2 1593.79,-426.67"/>
</g>
<!-- testsys_realview_realview_io_pio -->
<g id="node9" class="node">
<title>testsys_realview_realview_io_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3614,-432.5C3614,-432.5 3644,-432.5 3644,-432.5 3650,-432.5 3656,-438.5 3656,-444.5 3656,-444.5 3656,-456.5 3656,-456.5 3656,-462.5 3650,-468.5 3644,-468.5 3644,-468.5 3614,-468.5 3614,-468.5 3608,-468.5 3602,-462.5 3602,-456.5 3602,-456.5 3602,-444.5 3602,-444.5 3602,-438.5 3608,-432.5 3614,-432.5"/>
<text text-anchor="middle" x="3629" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_iobus_mem_side_ports -->
<g id="node36" class="node">
<title>testsys_iobus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4126,-179.5C4126,-179.5 4220,-179.5 4220,-179.5 4226,-179.5 4232,-185.5 4232,-191.5 4232,-191.5 4232,-203.5 4232,-203.5 4232,-209.5 4226,-215.5 4220,-215.5 4220,-215.5 4126,-215.5 4126,-215.5 4120,-215.5 4114,-209.5 4114,-203.5 4114,-203.5 4114,-191.5 4114,-191.5 4114,-185.5 4120,-179.5 4126,-179.5"/>
<text text-anchor="middle" x="4173" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- testsys_realview_realview_io_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge9" class="edge">
<title>testsys_realview_realview_io_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3646.56,-424.46C3652.54,-417.89 3659.82,-411.64 3668,-408 3688.51,-398.88 4053.02,-411.98 4072,-400 4139.01,-357.71 4163.2,-256.24 4170.39,-215.68"/>
<polygon fill="black" stroke="black" points="3643.85,-422.25 3640.15,-432.18 3649.23,-426.72 3643.85,-422.25"/>
</g>
<!-- testsys_realview_el2_watchdog_pio -->
<g id="node10" class="node">
<title>testsys_realview_el2_watchdog_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1321,-432.5C1321,-432.5 1351,-432.5 1351,-432.5 1357,-432.5 1363,-438.5 1363,-444.5 1363,-444.5 1363,-456.5 1363,-456.5 1363,-462.5 1357,-468.5 1351,-468.5 1351,-468.5 1321,-468.5 1321,-468.5 1315,-468.5 1309,-462.5 1309,-456.5 1309,-456.5 1309,-444.5 1309,-444.5 1309,-438.5 1315,-432.5 1321,-432.5"/>
<text text-anchor="middle" x="1336" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_el2_watchdog_pio&#45;&gt;testsys_membus_mem_side_ports -->
<g id="edge10" class="edge">
<title>testsys_realview_el2_watchdog_pio&#45;&gt;testsys_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1318.46,-424.42C1312.47,-417.85 1305.2,-411.61 1297,-408 1264.5,-393.7 692.32,-409.07 658,-400 515.59,-362.35 368.95,-257.23 314.79,-215.7"/>
<polygon fill="black" stroke="black" points="1315.79,-426.68 1324.86,-432.14 1321.17,-422.21 1315.79,-426.68"/>
</g>
<!-- testsys_realview_trusted_watchdog_pio -->
<g id="node11" class="node">
<title>testsys_realview_trusted_watchdog_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1186,-432.5C1186,-432.5 1216,-432.5 1216,-432.5 1222,-432.5 1228,-438.5 1228,-444.5 1228,-444.5 1228,-456.5 1228,-456.5 1228,-462.5 1222,-468.5 1216,-468.5 1216,-468.5 1186,-468.5 1186,-468.5 1180,-468.5 1174,-462.5 1174,-456.5 1174,-456.5 1174,-444.5 1174,-444.5 1174,-438.5 1180,-432.5 1186,-432.5"/>
<text text-anchor="middle" x="1201" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_trusted_watchdog_pio&#45;&gt;testsys_membus_mem_side_ports -->
<g id="edge11" class="edge">
<title>testsys_realview_trusted_watchdog_pio&#45;&gt;testsys_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1179.47,-424.8C1172.13,-418.07 1163.39,-411.64 1154,-408 1102.61,-388.08 711.26,-414.18 658,-400 515.66,-362.09 368.98,-257.12 314.8,-215.66"/>
<polygon fill="black" stroke="black" points="1177.27,-427.55 1186.84,-432.1 1182.2,-422.57 1177.27,-427.55"/>
</g>
<!-- testsys_realview_generic_timer_mem_pio -->
<g id="node12" class="node">
<title>testsys_realview_generic_timer_mem_pio</title>
<path fill="#9f8575" stroke="#000000" d="M798,-432.5C798,-432.5 828,-432.5 828,-432.5 834,-432.5 840,-438.5 840,-444.5 840,-444.5 840,-456.5 840,-456.5 840,-462.5 834,-468.5 828,-468.5 828,-468.5 798,-468.5 798,-468.5 792,-468.5 786,-462.5 786,-456.5 786,-456.5 786,-444.5 786,-444.5 786,-438.5 792,-432.5 798,-432.5"/>
<text text-anchor="middle" x="813" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_generic_timer_mem_pio&#45;&gt;testsys_membus_mem_side_ports -->
<g id="edge12" class="edge">
<title>testsys_realview_generic_timer_mem_pio&#45;&gt;testsys_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M795.33,-424.71C789.34,-418.15 782.09,-411.84 774,-408 750.65,-396.93 682.78,-407.31 658,-400 517.4,-358.56 370.85,-256.6 315.74,-215.79"/>
<polygon fill="black" stroke="black" points="792.65,-426.97 801.75,-432.39 798.02,-422.48 792.65,-426.97"/>
</g>
<!-- testsys_realview_generic_timer_mem_frames0_pio -->
<g id="node13" class="node">
<title>testsys_realview_generic_timer_mem_frames0_pio</title>
<path fill="#887264" stroke="#000000" d="M1023,-432.5C1023,-432.5 1053,-432.5 1053,-432.5 1059,-432.5 1065,-438.5 1065,-444.5 1065,-444.5 1065,-456.5 1065,-456.5 1065,-462.5 1059,-468.5 1053,-468.5 1053,-468.5 1023,-468.5 1023,-468.5 1017,-468.5 1011,-462.5 1011,-456.5 1011,-456.5 1011,-444.5 1011,-444.5 1011,-438.5 1017,-432.5 1023,-432.5"/>
<text text-anchor="middle" x="1038" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_generic_timer_mem_frames0_pio&#45;&gt;testsys_membus_mem_side_ports -->
<g id="edge13" class="edge">
<title>testsys_realview_generic_timer_mem_frames0_pio&#45;&gt;testsys_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1020.43,-424.48C1014.45,-417.91 1007.18,-411.65 999,-408 964.39,-392.55 694.59,-409.89 658,-400 515.8,-361.57 369.03,-256.91 314.81,-215.6"/>
<polygon fill="black" stroke="black" points="1017.76,-426.74 1026.84,-432.19 1023.14,-422.27 1017.76,-426.74"/>
</g>
<!-- testsys_realview_generic_timer_mem_frames1_pio -->
<g id="node14" class="node">
<title>testsys_realview_generic_timer_mem_frames1_pio</title>
<path fill="#887264" stroke="#000000" d="M870,-432.5C870,-432.5 900,-432.5 900,-432.5 906,-432.5 912,-438.5 912,-444.5 912,-444.5 912,-456.5 912,-456.5 912,-462.5 906,-468.5 900,-468.5 900,-468.5 870,-468.5 870,-468.5 864,-468.5 858,-462.5 858,-456.5 858,-456.5 858,-444.5 858,-444.5 858,-438.5 864,-432.5 870,-432.5"/>
<text text-anchor="middle" x="885" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_generic_timer_mem_frames1_pio&#45;&gt;testsys_membus_mem_side_ports -->
<g id="edge14" class="edge">
<title>testsys_realview_generic_timer_mem_frames1_pio&#45;&gt;testsys_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M871.3,-423.81C866.67,-417.56 860.89,-411.63 854,-408 834.72,-397.84 678.99,-405.87 658,-400 516.49,-360.44 369.89,-256.92 315.26,-215.75"/>
<polygon fill="black" stroke="black" points="868.48,-425.9 876.89,-432.35 874.34,-422.07 868.48,-425.9"/>
</g>
<!-- testsys_realview_system_watchdog_pio -->
<g id="node15" class="node">
<title>testsys_realview_system_watchdog_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1462,-432.5C1462,-432.5 1492,-432.5 1492,-432.5 1498,-432.5 1504,-438.5 1504,-444.5 1504,-444.5 1504,-456.5 1504,-456.5 1504,-462.5 1498,-468.5 1492,-468.5 1492,-468.5 1462,-468.5 1462,-468.5 1456,-468.5 1450,-462.5 1450,-456.5 1450,-456.5 1450,-444.5 1450,-444.5 1450,-438.5 1456,-432.5 1462,-432.5"/>
<text text-anchor="middle" x="1477" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_system_watchdog_pio&#45;&gt;testsys_membus_mem_side_ports -->
<g id="edge15" class="edge">
<title>testsys_realview_system_watchdog_pio&#45;&gt;testsys_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1459.46,-424.41C1453.48,-417.84 1446.2,-411.6 1438,-408 1398.31,-390.59 699.91,-411.03 658,-400 515.55,-362.51 368.93,-257.3 314.78,-215.72"/>
<polygon fill="black" stroke="black" points="1456.79,-426.67 1465.87,-432.13 1462.18,-422.2 1456.79,-426.67"/>
</g>
<!-- testsys_realview_uart0_pio -->
<g id="node16" class="node">
<title>testsys_realview_uart0_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3504,-432.5C3504,-432.5 3534,-432.5 3534,-432.5 3540,-432.5 3546,-438.5 3546,-444.5 3546,-444.5 3546,-456.5 3546,-456.5 3546,-462.5 3540,-468.5 3534,-468.5 3534,-468.5 3504,-468.5 3504,-468.5 3498,-468.5 3492,-462.5 3492,-456.5 3492,-456.5 3492,-444.5 3492,-444.5 3492,-438.5 3498,-432.5 3504,-432.5"/>
<text text-anchor="middle" x="3519" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_uart0_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge16" class="edge">
<title>testsys_realview_uart0_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3536.55,-424.44C3542.53,-417.87 3549.81,-411.62 3558,-408 3584.12,-396.46 4047.82,-415.19 4072,-400 4139.1,-357.85 4163.24,-256.3 4170.4,-215.7"/>
<polygon fill="black" stroke="black" points="3533.84,-422.23 3530.14,-432.16 3539.22,-426.7 3533.84,-422.23"/>
</g>
<!-- testsys_realview_uart1_pio -->
<g id="node17" class="node">
<title>testsys_realview_uart1_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3426,-432.5C3426,-432.5 3456,-432.5 3456,-432.5 3462,-432.5 3468,-438.5 3468,-444.5 3468,-444.5 3468,-456.5 3468,-456.5 3468,-462.5 3462,-468.5 3456,-468.5 3456,-468.5 3426,-468.5 3426,-468.5 3420,-468.5 3414,-462.5 3414,-456.5 3414,-456.5 3414,-444.5 3414,-444.5 3414,-438.5 3420,-432.5 3426,-432.5"/>
<text text-anchor="middle" x="3441" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_uart1_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge17" class="edge">
<title>testsys_realview_uart1_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3458.54,-424.43C3464.53,-417.86 3471.81,-411.61 3480,-408 3510.1,-394.74 4044.13,-417.47 4072,-400 4139.14,-357.92 4163.26,-256.33 4170.41,-215.71"/>
<polygon fill="black" stroke="black" points="3455.83,-422.22 3452.14,-432.15 3461.22,-426.69 3455.83,-422.22"/>
</g>
<!-- testsys_realview_uart2_pio -->
<g id="node18" class="node">
<title>testsys_realview_uart2_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3348,-432.5C3348,-432.5 3378,-432.5 3378,-432.5 3384,-432.5 3390,-438.5 3390,-444.5 3390,-444.5 3390,-456.5 3390,-456.5 3390,-462.5 3384,-468.5 3378,-468.5 3378,-468.5 3348,-468.5 3348,-468.5 3342,-468.5 3336,-462.5 3336,-456.5 3336,-456.5 3336,-444.5 3336,-444.5 3336,-438.5 3342,-432.5 3348,-432.5"/>
<text text-anchor="middle" x="3363" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_uart2_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge18" class="edge">
<title>testsys_realview_uart2_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3380.54,-424.42C3386.53,-417.85 3393.8,-411.6 3402,-408 3436.08,-393.02 4040.44,-419.74 4072,-400 4139.18,-357.97 4163.27,-256.35 4170.41,-215.72"/>
<polygon fill="black" stroke="black" points="3377.83,-422.21 3374.13,-432.14 3383.21,-426.68 3377.83,-422.21"/>
</g>
<!-- testsys_realview_uart3_pio -->
<g id="node19" class="node">
<title>testsys_realview_uart3_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3270,-432.5C3270,-432.5 3300,-432.5 3300,-432.5 3306,-432.5 3312,-438.5 3312,-444.5 3312,-444.5 3312,-456.5 3312,-456.5 3312,-462.5 3306,-468.5 3300,-468.5 3300,-468.5 3270,-468.5 3270,-468.5 3264,-468.5 3258,-462.5 3258,-456.5 3258,-456.5 3258,-444.5 3258,-444.5 3258,-438.5 3264,-432.5 3270,-432.5"/>
<text text-anchor="middle" x="3285" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_uart3_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge19" class="edge">
<title>testsys_realview_uart3_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3302.54,-424.41C3308.52,-417.84 3315.8,-411.6 3324,-408 3343.03,-399.65 4054.38,-411.01 4072,-400 4139.2,-358.01 4163.29,-256.37 4170.42,-215.72"/>
<polygon fill="black" stroke="black" points="3299.82,-422.21 3296.13,-432.14 3305.21,-426.68 3299.82,-422.21"/>
</g>
<!-- testsys_realview_kmi0_pio -->
<g id="node20" class="node">
<title>testsys_realview_kmi0_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3192,-432.5C3192,-432.5 3222,-432.5 3222,-432.5 3228,-432.5 3234,-438.5 3234,-444.5 3234,-444.5 3234,-456.5 3234,-456.5 3234,-462.5 3228,-468.5 3222,-468.5 3222,-468.5 3192,-468.5 3192,-468.5 3186,-468.5 3180,-462.5 3180,-456.5 3180,-456.5 3180,-444.5 3180,-444.5 3180,-438.5 3186,-432.5 3192,-432.5"/>
<text text-anchor="middle" x="3207" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_kmi0_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge20" class="edge">
<title>testsys_realview_kmi0_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3224.54,-424.41C3230.52,-417.84 3237.8,-411.59 3246,-408 3267.02,-398.79 4052.53,-412.15 4072,-400 4139.22,-358.05 4163.29,-256.39 4170.42,-215.73"/>
<polygon fill="black" stroke="black" points="3221.82,-422.2 3218.13,-432.13 3227.21,-426.67 3221.82,-422.2"/>
</g>
<!-- testsys_realview_kmi1_pio -->
<g id="node21" class="node">
<title>testsys_realview_kmi1_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3114,-432.5C3114,-432.5 3144,-432.5 3144,-432.5 3150,-432.5 3156,-438.5 3156,-444.5 3156,-444.5 3156,-456.5 3156,-456.5 3156,-462.5 3150,-468.5 3144,-468.5 3144,-468.5 3114,-468.5 3114,-468.5 3108,-468.5 3102,-462.5 3102,-456.5 3102,-456.5 3102,-444.5 3102,-444.5 3102,-438.5 3108,-432.5 3114,-432.5"/>
<text text-anchor="middle" x="3129" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_kmi1_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge21" class="edge">
<title>testsys_realview_kmi1_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3146.53,-424.41C3152.52,-417.83 3159.8,-411.59 3168,-408 3191,-397.93 4050.69,-413.29 4072,-400 4139.24,-358.08 4163.3,-256.4 4170.42,-215.73"/>
<polygon fill="black" stroke="black" points="3143.82,-422.2 3140.13,-432.13 3149.21,-426.67 3143.82,-422.2"/>
</g>
<!-- testsys_realview_watchdog_pio -->
<g id="node22" class="node">
<title>testsys_realview_watchdog_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3036,-432.5C3036,-432.5 3066,-432.5 3066,-432.5 3072,-432.5 3078,-438.5 3078,-444.5 3078,-444.5 3078,-456.5 3078,-456.5 3078,-462.5 3072,-468.5 3066,-468.5 3066,-468.5 3036,-468.5 3036,-468.5 3030,-468.5 3024,-462.5 3024,-456.5 3024,-456.5 3024,-444.5 3024,-444.5 3024,-438.5 3030,-432.5 3036,-432.5"/>
<text text-anchor="middle" x="3051" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_watchdog_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge22" class="edge">
<title>testsys_realview_watchdog_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3068.53,-424.4C3074.52,-417.83 3081.8,-411.59 3090,-408 3114.99,-397.07 4048.85,-414.42 4072,-400 4139.26,-358.1 4163.31,-256.41 4170.42,-215.73"/>
<polygon fill="black" stroke="black" points="3065.82,-422.19 3062.13,-432.13 3071.2,-426.66 3065.82,-422.19"/>
</g>
<!-- testsys_realview_rtc_pio -->
<g id="node23" class="node">
<title>testsys_realview_rtc_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2950,-432.5C2950,-432.5 2980,-432.5 2980,-432.5 2986,-432.5 2992,-438.5 2992,-444.5 2992,-444.5 2992,-456.5 2992,-456.5 2992,-462.5 2986,-468.5 2980,-468.5 2980,-468.5 2950,-468.5 2950,-468.5 2944,-468.5 2938,-462.5 2938,-456.5 2938,-456.5 2938,-444.5 2938,-444.5 2938,-438.5 2944,-432.5 2950,-432.5"/>
<text text-anchor="middle" x="2965" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_rtc_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge23" class="edge">
<title>testsys_realview_rtc_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2982.53,-424.4C2988.51,-417.83 2995.8,-411.59 3004,-408 3031.19,-396.12 4046.81,-415.68 4072,-400 4139.27,-358.12 4163.31,-256.42 4170.42,-215.74"/>
<polygon fill="black" stroke="black" points="2979.81,-422.19 2976.13,-432.12 2985.2,-426.66 2979.81,-422.19"/>
</g>
<!-- testsys_realview_pci_host_pio -->
<g id="node24" class="node">
<title>testsys_realview_pci_host_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2872,-432.5C2872,-432.5 2902,-432.5 2902,-432.5 2908,-432.5 2914,-438.5 2914,-444.5 2914,-444.5 2914,-456.5 2914,-456.5 2914,-462.5 2908,-468.5 2902,-468.5 2902,-468.5 2872,-468.5 2872,-468.5 2866,-468.5 2860,-462.5 2860,-456.5 2860,-456.5 2860,-444.5 2860,-444.5 2860,-438.5 2866,-432.5 2872,-432.5"/>
<text text-anchor="middle" x="2887" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_pci_host_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge24" class="edge">
<title>testsys_realview_pci_host_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2904.53,-424.4C2910.51,-417.82 2917.79,-411.58 2926,-408 2955.17,-395.26 4044.97,-416.82 4072,-400 4139.28,-358.14 4163.32,-256.42 4170.43,-215.74"/>
<polygon fill="black" stroke="black" points="2901.81,-422.19 2898.12,-432.12 2907.2,-426.66 2901.81,-422.19"/>
</g>
<!-- testsys_realview_energy_ctrl_pio -->
<g id="node25" class="node">
<title>testsys_realview_energy_ctrl_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2720,-432.5C2720,-432.5 2750,-432.5 2750,-432.5 2756,-432.5 2762,-438.5 2762,-444.5 2762,-444.5 2762,-456.5 2762,-456.5 2762,-462.5 2756,-468.5 2750,-468.5 2750,-468.5 2720,-468.5 2720,-468.5 2714,-468.5 2708,-462.5 2708,-456.5 2708,-456.5 2708,-444.5 2708,-444.5 2708,-438.5 2714,-432.5 2720,-432.5"/>
<text text-anchor="middle" x="2735" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_energy_ctrl_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge25" class="edge">
<title>testsys_realview_energy_ctrl_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2752.53,-424.39C2758.51,-417.82 2765.79,-411.58 2774,-408 2807.05,-393.58 4041.38,-419.04 4072,-400 4139.3,-358.17 4163.32,-256.44 4170.43,-215.74"/>
<polygon fill="black" stroke="black" points="2749.81,-422.18 2746.12,-432.12 2755.2,-426.65 2749.81,-422.18"/>
</g>
<!-- testsys_realview_pwr_ctrl_pio -->
<g id="node26" class="node">
<title>testsys_realview_pwr_ctrl_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2624,-432.5C2624,-432.5 2654,-432.5 2654,-432.5 2660,-432.5 2666,-438.5 2666,-444.5 2666,-444.5 2666,-456.5 2666,-456.5 2666,-462.5 2660,-468.5 2654,-468.5 2654,-468.5 2624,-468.5 2624,-468.5 2618,-468.5 2612,-462.5 2612,-456.5 2612,-456.5 2612,-444.5 2612,-444.5 2612,-438.5 2618,-432.5 2624,-432.5"/>
<text text-anchor="middle" x="2639" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_pwr_ctrl_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge26" class="edge">
<title>testsys_realview_pwr_ctrl_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2656.53,-424.39C2662.51,-417.82 2669.79,-411.58 2678,-408 2713.5,-392.53 4039.11,-420.44 4072,-400 4139.31,-358.18 4163.33,-256.44 4170.43,-215.74"/>
<polygon fill="black" stroke="black" points="2653.81,-422.18 2650.12,-432.11 2659.2,-426.65 2653.81,-422.18"/>
</g>
<!-- testsys_realview_vio0_pio -->
<g id="node27" class="node">
<title>testsys_realview_vio0_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2491,-432.5C2491,-432.5 2521,-432.5 2521,-432.5 2527,-432.5 2533,-438.5 2533,-444.5 2533,-444.5 2533,-456.5 2533,-456.5 2533,-462.5 2527,-468.5 2521,-468.5 2521,-468.5 2491,-468.5 2491,-468.5 2485,-468.5 2479,-462.5 2479,-456.5 2479,-456.5 2479,-444.5 2479,-444.5 2479,-438.5 2485,-432.5 2491,-432.5"/>
<text text-anchor="middle" x="2506" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_vio0_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge27" class="edge">
<title>testsys_realview_vio0_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2523.53,-424.39C2529.51,-417.82 2536.79,-411.58 2545,-408 2564.44,-399.53 4053.98,-411.19 4072,-400 4139.32,-358.2 4163.33,-256.45 4170.43,-215.75"/>
<polygon fill="black" stroke="black" points="2520.81,-422.18 2517.12,-432.11 2526.2,-426.65 2520.81,-422.18"/>
</g>
<!-- testsys_realview_vio1_pio -->
<g id="node28" class="node">
<title>testsys_realview_vio1_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2389,-432.5C2389,-432.5 2419,-432.5 2419,-432.5 2425,-432.5 2431,-438.5 2431,-444.5 2431,-444.5 2431,-456.5 2431,-456.5 2431,-462.5 2425,-468.5 2419,-468.5 2419,-468.5 2389,-468.5 2389,-468.5 2383,-468.5 2377,-462.5 2377,-456.5 2377,-456.5 2377,-444.5 2377,-444.5 2377,-438.5 2383,-432.5 2389,-432.5"/>
<text text-anchor="middle" x="2404" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_realview_vio1_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge28" class="edge">
<title>testsys_realview_vio1_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2421.53,-424.38C2427.51,-417.81 2434.79,-411.57 2443,-408 2463.74,-398.97 4052.78,-411.93 4072,-400 4139.32,-358.21 4163.34,-256.45 4170.43,-215.75"/>
<polygon fill="black" stroke="black" points="2418.81,-422.18 2415.12,-432.11 2424.2,-426.65 2418.81,-422.18"/>
</g>
<!-- testsys_realview_flash1_port -->
<g id="node29" class="node">
<title>testsys_realview_flash1_port</title>
<path fill="#4b4746" stroke="#000000" d="M2287,-432.5C2287,-432.5 2317,-432.5 2317,-432.5 2323,-432.5 2329,-438.5 2329,-444.5 2329,-444.5 2329,-456.5 2329,-456.5 2329,-462.5 2323,-468.5 2317,-468.5 2317,-468.5 2287,-468.5 2287,-468.5 2281,-468.5 2275,-462.5 2275,-456.5 2275,-456.5 2275,-444.5 2275,-444.5 2275,-438.5 2281,-432.5 2287,-432.5"/>
<text text-anchor="middle" x="2302" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_realview_flash1_port&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge29" class="edge">
<title>testsys_realview_flash1_port&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2319.52,-424.38C2325.51,-417.81 2332.79,-411.57 2341,-408 2363.04,-398.4 4051.57,-412.68 4072,-400 4139.33,-358.22 4163.34,-256.46 4170.43,-215.75"/>
<polygon fill="black" stroke="black" points="2316.81,-422.18 2313.12,-432.11 2322.2,-426.64 2316.81,-422.18"/>
</g>
<!-- testsys_realview_vram_port -->
<g id="node30" class="node">
<title>testsys_realview_vram_port</title>
<path fill="#4b4746" stroke="#000000" d="M3738,-432.5C3738,-432.5 3768,-432.5 3768,-432.5 3774,-432.5 3780,-438.5 3780,-444.5 3780,-444.5 3780,-456.5 3780,-456.5 3780,-462.5 3774,-468.5 3768,-468.5 3768,-468.5 3738,-468.5 3738,-468.5 3732,-468.5 3726,-462.5 3726,-456.5 3726,-456.5 3726,-444.5 3726,-444.5 3726,-438.5 3732,-432.5 3738,-432.5"/>
<text text-anchor="middle" x="3753" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_realview_vram_port&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge30" class="edge">
<title>testsys_realview_vram_port&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3774.56,-424.87C3781.9,-418.15 3790.63,-411.7 3800,-408 3828.12,-396.89 4046.51,-416.26 4072,-400 4138.81,-357.39 4163.12,-256.11 4170.36,-215.64"/>
<polygon fill="black" stroke="black" points="3771.84,-422.65 3767.18,-432.16 3776.76,-427.62 3771.84,-422.65"/>
</g>
<!-- testsys_iocache_mem_side -->
<g id="node40" class="node">
<title>testsys_iocache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4380,-48.5C4380,-48.5 4436,-48.5 4436,-48.5 4442,-48.5 4448,-54.5 4448,-60.5 4448,-60.5 4448,-72.5 4448,-72.5 4448,-78.5 4442,-84.5 4436,-84.5 4436,-84.5 4380,-84.5 4380,-84.5 4374,-84.5 4368,-78.5 4368,-72.5 4368,-72.5 4368,-60.5 4368,-60.5 4368,-54.5 4374,-48.5 4380,-48.5"/>
<text text-anchor="middle" x="4408" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_membus_cpu_side_ports&#45;&gt;testsys_iocache_mem_side -->
<g id="edge31" class="edge">
<title>testsys_membus_cpu_side_ports&#45;&gt;testsys_iocache_mem_side</title>
<path fill="none" stroke="black" d="M196.47,-174.38C205.42,-169.71 215.29,-165.46 225,-163 336.24,-134.81 4252.48,-180.52 4356,-131 4376.05,-121.41 4390.98,-99.93 4399.57,-84.61"/>
<polygon fill="black" stroke="black" points="194.57,-171.43 187.52,-179.33 197.96,-177.55 194.57,-171.43"/>
</g>
<!-- testsys_cpu_cluster_l2_mem_side -->
<g id="node103" class="node">
<title>testsys_cpu_cluster_l2_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M488,-48.5C488,-48.5 544,-48.5 544,-48.5 550,-48.5 556,-54.5 556,-60.5 556,-60.5 556,-72.5 556,-72.5 556,-78.5 550,-84.5 544,-84.5 544,-84.5 488,-84.5 488,-84.5 482,-84.5 476,-78.5 476,-72.5 476,-72.5 476,-60.5 476,-60.5 476,-54.5 482,-48.5 488,-48.5"/>
<text text-anchor="middle" x="516" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_membus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_l2_mem_side -->
<g id="edge32" class="edge">
<title>testsys_membus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_l2_mem_side</title>
<path fill="none" stroke="black" d="M197.98,-174.6C206.58,-170.15 215.91,-165.94 225,-163 323.61,-131.07 363.86,-178.47 456,-131 476.76,-120.3 494.26,-99.5 504.9,-84.61"/>
<polygon fill="black" stroke="black" points="196.11,-171.63 188.98,-179.47 199.44,-177.79 196.11,-171.63"/>
</g>
<!-- testsys_iobridge_cpu_side_port -->
<g id="node38" class="node">
<title>testsys_iobridge_cpu_side_port</title>
<path fill="#94918b" stroke="#000000" d="M4126.5,-48.5C4126.5,-48.5 4203.5,-48.5 4203.5,-48.5 4209.5,-48.5 4215.5,-54.5 4215.5,-60.5 4215.5,-60.5 4215.5,-72.5 4215.5,-72.5 4215.5,-78.5 4209.5,-84.5 4203.5,-84.5 4203.5,-84.5 4126.5,-84.5 4126.5,-84.5 4120.5,-84.5 4114.5,-78.5 4114.5,-72.5 4114.5,-72.5 4114.5,-60.5 4114.5,-60.5 4114.5,-54.5 4120.5,-48.5 4126.5,-48.5"/>
<text text-anchor="middle" x="4165" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_port</text>
</g>
<!-- testsys_membus_mem_side_ports&#45;&gt;testsys_iobridge_cpu_side_port -->
<g id="edge34" class="edge">
<title>testsys_membus_mem_side_ports&#45;&gt;testsys_iobridge_cpu_side_port</title>
<path fill="none" stroke="black" d="M352,-189.58C424.08,-181.47 549.8,-168.46 658,-163 753.11,-158.2 3996.33,-163.04 4086,-131 4108.01,-123.13 4128.45,-106.33 4143.02,-91.99"/>
<polygon fill="black" stroke="black" points="4145.6,-94.37 4150.09,-84.77 4140.59,-89.47 4145.6,-94.37"/>
</g>
<!-- testsys_mem_ctrls_port -->
<g id="node41" class="node">
<title>testsys_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M388,-48.5C388,-48.5 418,-48.5 418,-48.5 424,-48.5 430,-54.5 430,-60.5 430,-60.5 430,-72.5 430,-72.5 430,-78.5 424,-84.5 418,-84.5 418,-84.5 388,-84.5 388,-84.5 382,-84.5 376,-78.5 376,-72.5 376,-72.5 376,-60.5 376,-60.5 376,-54.5 382,-48.5 388,-48.5"/>
<text text-anchor="middle" x="403" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_membus_mem_side_ports&#45;&gt;testsys_mem_ctrls_port -->
<g id="edge33" class="edge">
<title>testsys_membus_mem_side_ports&#45;&gt;testsys_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M307.61,-179.37C326.59,-157.11 359.89,-118.06 381.69,-92.49"/>
<polygon fill="black" stroke="black" points="384.51,-94.58 388.33,-84.7 379.18,-90.04 384.51,-94.58"/>
</g>
<!-- testsys_membus_default -->
<g id="node33" class="node">
<title>testsys_membus_default</title>
<path fill="#586070" stroke="#000000" d="M44.5,-179.5C44.5,-179.5 77.5,-179.5 77.5,-179.5 83.5,-179.5 89.5,-185.5 89.5,-191.5 89.5,-191.5 89.5,-203.5 89.5,-203.5 89.5,-209.5 83.5,-215.5 77.5,-215.5 77.5,-215.5 44.5,-215.5 44.5,-215.5 38.5,-215.5 32.5,-209.5 32.5,-203.5 32.5,-203.5 32.5,-191.5 32.5,-191.5 32.5,-185.5 38.5,-179.5 44.5,-179.5"/>
<text text-anchor="middle" x="61" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- testsys_membus_badaddr_responder_pio -->
<g id="node34" class="node">
<title>testsys_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M52,-48.5C52,-48.5 82,-48.5 82,-48.5 88,-48.5 94,-54.5 94,-60.5 94,-60.5 94,-72.5 94,-72.5 94,-78.5 88,-84.5 82,-84.5 82,-84.5 52,-84.5 52,-84.5 46,-84.5 40,-78.5 40,-72.5 40,-72.5 40,-60.5 40,-60.5 40,-54.5 46,-48.5 52,-48.5"/>
<text text-anchor="middle" x="67" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_membus_default&#45;&gt;testsys_membus_badaddr_responder_pio -->
<g id="edge35" class="edge">
<title>testsys_membus_default&#45;&gt;testsys_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M61.8,-179.37C62.8,-157.78 64.54,-120.41 65.73,-94.85"/>
<polygon fill="black" stroke="black" points="69.23,-94.85 66.2,-84.7 62.24,-94.53 69.23,-94.85"/>
</g>
<!-- testsys_iobus_cpu_side_ports -->
<g id="node35" class="node">
<title>testsys_iobus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4262,-179.5C4262,-179.5 4346,-179.5 4346,-179.5 4352,-179.5 4358,-185.5 4358,-191.5 4358,-191.5 4358,-203.5 4358,-203.5 4358,-209.5 4352,-215.5 4346,-215.5 4346,-215.5 4262,-215.5 4262,-215.5 4256,-215.5 4250,-209.5 4250,-203.5 4250,-203.5 4250,-191.5 4250,-191.5 4250,-185.5 4256,-179.5 4262,-179.5"/>
<text text-anchor="middle" x="4304" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- testsys_iobridge_mem_side_port -->
<g id="node37" class="node">
<title>testsys_iobridge_mem_side_port</title>
<path fill="#94918b" stroke="#000000" d="M4245.5,-48.5C4245.5,-48.5 4332.5,-48.5 4332.5,-48.5 4338.5,-48.5 4344.5,-54.5 4344.5,-60.5 4344.5,-60.5 4344.5,-72.5 4344.5,-72.5 4344.5,-78.5 4338.5,-84.5 4332.5,-84.5 4332.5,-84.5 4245.5,-84.5 4245.5,-84.5 4239.5,-84.5 4233.5,-78.5 4233.5,-72.5 4233.5,-72.5 4233.5,-60.5 4233.5,-60.5 4233.5,-54.5 4239.5,-48.5 4245.5,-48.5"/>
<text text-anchor="middle" x="4289" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_port</text>
</g>
<!-- testsys_iobus_cpu_side_ports&#45;&gt;testsys_iobridge_mem_side_port -->
<g id="edge36" class="edge">
<title>testsys_iobus_cpu_side_ports&#45;&gt;testsys_iobridge_mem_side_port</title>
<path fill="none" stroke="black" d="M4300.83,-169.23C4297.86,-143.7 4293.51,-106.32 4291,-84.7"/>
<polygon fill="black" stroke="black" points="4297.38,-169.84 4302.01,-179.37 4304.33,-169.03 4297.38,-169.84"/>
</g>
<!-- testsys_iocache_cpu_side -->
<g id="node39" class="node">
<title>testsys_iocache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4478.5,-48.5C4478.5,-48.5 4525.5,-48.5 4525.5,-48.5 4531.5,-48.5 4537.5,-54.5 4537.5,-60.5 4537.5,-60.5 4537.5,-72.5 4537.5,-72.5 4537.5,-78.5 4531.5,-84.5 4525.5,-84.5 4525.5,-84.5 4478.5,-84.5 4478.5,-84.5 4472.5,-84.5 4466.5,-78.5 4466.5,-72.5 4466.5,-72.5 4466.5,-60.5 4466.5,-60.5 4466.5,-54.5 4472.5,-48.5 4478.5,-48.5"/>
<text text-anchor="middle" x="4502" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_iocache_cpu_side&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge37" class="edge">
<title>testsys_iocache_cpu_side&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4490.04,-93.38C4482.48,-106.78 4471.41,-122.15 4457,-131 4374.3,-181.78 4333.64,-134.1 4241,-163 4227.93,-167.08 4214.26,-173.37 4202.63,-179.41"/>
<polygon fill="black" stroke="black" points="4493.14,-95 4494.71,-84.52 4486.95,-91.74 4493.14,-95"/>
</g>
<!-- testsys_pci_devices0_dma -->
<g id="node42" class="node">
<title>testsys_pci_devices0_dma</title>
<path fill="#9f8575" stroke="#000000" d="M3896,-432.5C3896,-432.5 3926,-432.5 3926,-432.5 3932,-432.5 3938,-438.5 3938,-444.5 3938,-444.5 3938,-456.5 3938,-456.5 3938,-462.5 3932,-468.5 3926,-468.5 3926,-468.5 3896,-468.5 3896,-468.5 3890,-468.5 3884,-462.5 3884,-456.5 3884,-456.5 3884,-444.5 3884,-444.5 3884,-438.5 3890,-432.5 3896,-432.5"/>
<text text-anchor="middle" x="3911" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">dma</text>
</g>
<!-- testsys_pci_devices0_dma&#45;&gt;testsys_iobus_cpu_side_ports -->
<g id="edge38" class="edge">
<title>testsys_pci_devices0_dma&#45;&gt;testsys_iobus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3922.16,-432.21C3929.01,-423.24 3938.64,-413.1 3950,-408 3979.51,-394.75 4215.2,-419.51 4241,-400 4295.55,-358.74 4304.05,-270.56 4304.65,-225.79"/>
<polygon fill="black" stroke="black" points="4308.15,-225.66 4304.65,-215.65 4301.15,-225.65 4308.15,-225.66"/>
</g>
<!-- testsys_pci_devices0_pio -->
<g id="node43" class="node">
<title>testsys_pci_devices0_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3824,-432.5C3824,-432.5 3854,-432.5 3854,-432.5 3860,-432.5 3866,-438.5 3866,-444.5 3866,-444.5 3866,-456.5 3866,-456.5 3866,-462.5 3860,-468.5 3854,-468.5 3854,-468.5 3824,-468.5 3824,-468.5 3818,-468.5 3812,-462.5 3812,-456.5 3812,-456.5 3812,-444.5 3812,-444.5 3812,-438.5 3818,-432.5 3824,-432.5"/>
<text text-anchor="middle" x="3839" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_pci_devices0_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge39" class="edge">
<title>testsys_pci_devices0_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3855.28,-424.17C3860.73,-417.76 3867.39,-411.66 3875,-408 3894.74,-398.5 4053.6,-411.88 4072,-400 4138.57,-357.01 4163.02,-255.95 4170.33,-215.59"/>
<polygon fill="black" stroke="black" points="3852.36,-422.23 3849.04,-432.29 3857.91,-426.49 3852.36,-422.23"/>
</g>
<!-- testsys_pci_devices1_dma -->
<g id="node44" class="node">
<title>testsys_pci_devices1_dma</title>
<path fill="#9f8575" stroke="#000000" d="M4496,-432.5C4496,-432.5 4526,-432.5 4526,-432.5 4532,-432.5 4538,-438.5 4538,-444.5 4538,-444.5 4538,-456.5 4538,-456.5 4538,-462.5 4532,-468.5 4526,-468.5 4526,-468.5 4496,-468.5 4496,-468.5 4490,-468.5 4484,-462.5 4484,-456.5 4484,-456.5 4484,-444.5 4484,-444.5 4484,-438.5 4490,-432.5 4496,-432.5"/>
<text text-anchor="middle" x="4511" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">dma</text>
</g>
<!-- testsys_pci_devices1_dma&#45;&gt;testsys_iobus_cpu_side_ports -->
<g id="edge40" class="edge">
<title>testsys_pci_devices1_dma&#45;&gt;testsys_iobus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4496.77,-432.25C4460.86,-388.71 4366.45,-274.23 4324.55,-223.41"/>
<polygon fill="black" stroke="black" points="4327.12,-221.03 4318.05,-215.54 4321.72,-225.48 4327.12,-221.03"/>
</g>
<!-- testsys_pci_devices1_pio -->
<g id="node45" class="node">
<title>testsys_pci_devices1_pio</title>
<path fill="#9f8575" stroke="#000000" d="M4424,-432.5C4424,-432.5 4454,-432.5 4454,-432.5 4460,-432.5 4466,-438.5 4466,-444.5 4466,-444.5 4466,-456.5 4466,-456.5 4466,-462.5 4460,-468.5 4454,-468.5 4454,-468.5 4424,-468.5 4424,-468.5 4418,-468.5 4412,-462.5 4412,-456.5 4412,-456.5 4412,-444.5 4412,-444.5 4412,-438.5 4418,-432.5 4424,-432.5"/>
<text text-anchor="middle" x="4439" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_pci_devices1_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge41" class="edge">
<title>testsys_pci_devices1_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4421.37,-424.62C4415.38,-418.05 4408.13,-411.76 4400,-408 4383.95,-400.57 4255.11,-410.67 4241,-400 4181.53,-355 4173.57,-255.56 4172.86,-215.61"/>
<polygon fill="black" stroke="black" points="4418.7,-426.87 4427.79,-432.31 4424.07,-422.39 4418.7,-426.87"/>
</g>
<!-- testsys_pci_devices2_dma -->
<g id="node46" class="node">
<title>testsys_pci_devices2_dma</title>
<path fill="#9f8575" stroke="#000000" d="M4346,-432.5C4346,-432.5 4376,-432.5 4376,-432.5 4382,-432.5 4388,-438.5 4388,-444.5 4388,-444.5 4388,-456.5 4388,-456.5 4388,-462.5 4382,-468.5 4376,-468.5 4376,-468.5 4346,-468.5 4346,-468.5 4340,-468.5 4334,-462.5 4334,-456.5 4334,-456.5 4334,-444.5 4334,-444.5 4334,-438.5 4340,-432.5 4346,-432.5"/>
<text text-anchor="middle" x="4361" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">dma</text>
</g>
<!-- testsys_pci_devices2_dma&#45;&gt;testsys_iobus_cpu_side_ports -->
<g id="edge42" class="edge">
<title>testsys_pci_devices2_dma&#45;&gt;testsys_iobus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4357.08,-432.25C4347.32,-389.25 4321.84,-277.05 4310.09,-225.33"/>
<polygon fill="black" stroke="black" points="4313.5,-224.52 4307.87,-215.54 4306.67,-226.07 4313.5,-224.52"/>
</g>
<!-- testsys_pci_devices2_pio -->
<g id="node47" class="node">
<title>testsys_pci_devices2_pio</title>
<path fill="#9f8575" stroke="#000000" d="M4274,-432.5C4274,-432.5 4304,-432.5 4304,-432.5 4310,-432.5 4316,-438.5 4316,-444.5 4316,-444.5 4316,-456.5 4316,-456.5 4316,-462.5 4310,-468.5 4304,-468.5 4304,-468.5 4274,-468.5 4274,-468.5 4268,-468.5 4262,-462.5 4262,-456.5 4262,-456.5 4262,-444.5 4262,-444.5 4262,-438.5 4268,-432.5 4274,-432.5"/>
<text text-anchor="middle" x="4289" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_pci_devices2_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge43" class="edge">
<title>testsys_pci_devices2_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4266.47,-424.79C4261.16,-419.18 4255.46,-413.31 4250,-408 4246.16,-404.27 4243.95,-404.46 4241,-400 4200.75,-339.2 4182.13,-252.28 4175.72,-215.73"/>
<polygon fill="black" stroke="black" points="4264.01,-427.29 4273.4,-432.21 4269.13,-422.51 4264.01,-427.29"/>
</g>
<!-- testsys_pci_devices3_dma -->
<g id="node48" class="node">
<title>testsys_pci_devices3_dma</title>
<path fill="#9f8575" stroke="#000000" d="M4196,-432.5C4196,-432.5 4226,-432.5 4226,-432.5 4232,-432.5 4238,-438.5 4238,-444.5 4238,-444.5 4238,-456.5 4238,-456.5 4238,-462.5 4232,-468.5 4226,-468.5 4226,-468.5 4196,-468.5 4196,-468.5 4190,-468.5 4184,-462.5 4184,-456.5 4184,-456.5 4184,-444.5 4184,-444.5 4184,-438.5 4190,-432.5 4196,-432.5"/>
<text text-anchor="middle" x="4211" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">dma</text>
</g>
<!-- testsys_pci_devices3_dma&#45;&gt;testsys_iobus_cpu_side_ports -->
<g id="edge44" class="edge">
<title>testsys_pci_devices3_dma&#45;&gt;testsys_iobus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4222.91,-432.2C4228.91,-422.94 4235.96,-411.17 4241,-400 4268.07,-340.02 4288.16,-265.06 4297.74,-225.64"/>
<polygon fill="black" stroke="black" points="4301.19,-226.27 4300.11,-215.73 4294.38,-224.64 4301.19,-226.27"/>
</g>
<!-- testsys_pci_devices3_pio -->
<g id="node49" class="node">
<title>testsys_pci_devices3_pio</title>
<path fill="#9f8575" stroke="#000000" d="M4124,-432.5C4124,-432.5 4154,-432.5 4154,-432.5 4160,-432.5 4166,-438.5 4166,-444.5 4166,-444.5 4166,-456.5 4166,-456.5 4166,-462.5 4160,-468.5 4154,-468.5 4154,-468.5 4124,-468.5 4124,-468.5 4118,-468.5 4112,-462.5 4112,-456.5 4112,-456.5 4112,-444.5 4112,-444.5 4112,-438.5 4118,-432.5 4124,-432.5"/>
<text text-anchor="middle" x="4139" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_pci_devices3_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge45" class="edge">
<title>testsys_pci_devices3_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4142.71,-422.09C4149.77,-370.03 4164.91,-258.23 4170.69,-215.54"/>
<polygon fill="black" stroke="black" points="4139.21,-421.87 4141.34,-432.25 4146.15,-422.81 4139.21,-421.87"/>
</g>
<!-- testsys_pci_devices4_dma -->
<g id="node50" class="node">
<title>testsys_pci_devices4_dma</title>
<path fill="#9f8575" stroke="#000000" d="M4046,-432.5C4046,-432.5 4076,-432.5 4076,-432.5 4082,-432.5 4088,-438.5 4088,-444.5 4088,-444.5 4088,-456.5 4088,-456.5 4088,-462.5 4082,-468.5 4076,-468.5 4076,-468.5 4046,-468.5 4046,-468.5 4040,-468.5 4034,-462.5 4034,-456.5 4034,-456.5 4034,-444.5 4034,-444.5 4034,-438.5 4040,-432.5 4046,-432.5"/>
<text text-anchor="middle" x="4061" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">dma</text>
</g>
<!-- testsys_pci_devices4_dma&#45;&gt;testsys_iobus_cpu_side_ports -->
<g id="edge46" class="edge">
<title>testsys_pci_devices4_dma&#45;&gt;testsys_iobus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4072.22,-432.34C4079.09,-423.4 4088.71,-413.27 4100,-408 4128.44,-394.73 4216.25,-419.3 4241,-400 4294.94,-357.94 4303.72,-270.13 4304.51,-225.62"/>
<polygon fill="black" stroke="black" points="4308.01,-225.56 4304.57,-215.54 4301.01,-225.52 4308.01,-225.56"/>
</g>
<!-- testsys_pci_devices4_pio -->
<g id="node51" class="node">
<title>testsys_pci_devices4_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3974,-432.5C3974,-432.5 4004,-432.5 4004,-432.5 4010,-432.5 4016,-438.5 4016,-444.5 4016,-444.5 4016,-456.5 4016,-456.5 4016,-462.5 4010,-468.5 4004,-468.5 4004,-468.5 3974,-468.5 3974,-468.5 3968,-468.5 3962,-462.5 3962,-456.5 3962,-456.5 3962,-444.5 3962,-444.5 3962,-438.5 3968,-432.5 3974,-432.5"/>
<text text-anchor="middle" x="3989" y="-446.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- testsys_pci_devices4_pio&#45;&gt;testsys_iobus_mem_side_ports -->
<g id="edge47" class="edge">
<title>testsys_pci_devices4_pio&#45;&gt;testsys_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4005.86,-424.48C4011.27,-418.19 4017.75,-412.08 4025,-408 4043.47,-397.61 4054.97,-412.61 4072,-400 4135.37,-353.08 4161.55,-255.18 4169.83,-215.63"/>
<polygon fill="black" stroke="black" points="4003.06,-422.38 3999.62,-432.4 4008.56,-426.71 4003.06,-422.38"/>
</g>
<!-- testsys_cpu_cluster_cpus0_icache_port -->
<g id="node52" class="node">
<title>testsys_cpu_cluster_cpus0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M877,-179.5C877,-179.5 939,-179.5 939,-179.5 945,-179.5 951,-185.5 951,-191.5 951,-191.5 951,-203.5 951,-203.5 951,-209.5 945,-215.5 939,-215.5 939,-215.5 877,-215.5 877,-215.5 871,-215.5 865,-209.5 865,-203.5 865,-203.5 865,-191.5 865,-191.5 865,-185.5 871,-179.5 877,-179.5"/>
<text text-anchor="middle" x="908" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- testsys_cpu_cluster_cpus0_icache_cpu_side -->
<g id="node56" class="node">
<title>testsys_cpu_cluster_cpus0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M884.5,-48.5C884.5,-48.5 931.5,-48.5 931.5,-48.5 937.5,-48.5 943.5,-54.5 943.5,-60.5 943.5,-60.5 943.5,-72.5 943.5,-72.5 943.5,-78.5 937.5,-84.5 931.5,-84.5 931.5,-84.5 884.5,-84.5 884.5,-84.5 878.5,-84.5 872.5,-78.5 872.5,-72.5 872.5,-72.5 872.5,-60.5 872.5,-60.5 872.5,-54.5 878.5,-48.5 884.5,-48.5"/>
<text text-anchor="middle" x="908" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus0_icache_port&#45;&gt;testsys_cpu_cluster_cpus0_icache_cpu_side -->
<g id="edge48" class="edge">
<title>testsys_cpu_cluster_cpus0_icache_port&#45;&gt;testsys_cpu_cluster_cpus0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M908,-179.37C908,-157.78 908,-120.41 908,-94.85"/>
<polygon fill="black" stroke="black" points="911.5,-94.7 908,-84.7 904.5,-94.7 911.5,-94.7"/>
</g>
<!-- testsys_cpu_cluster_cpus0_dcache_port -->
<g id="node53" class="node">
<title>testsys_cpu_cluster_cpus0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M682.5,-179.5C682.5,-179.5 749.5,-179.5 749.5,-179.5 755.5,-179.5 761.5,-185.5 761.5,-191.5 761.5,-191.5 761.5,-203.5 761.5,-203.5 761.5,-209.5 755.5,-215.5 749.5,-215.5 749.5,-215.5 682.5,-215.5 682.5,-215.5 676.5,-215.5 670.5,-209.5 670.5,-203.5 670.5,-203.5 670.5,-191.5 670.5,-191.5 670.5,-185.5 676.5,-179.5 682.5,-179.5"/>
<text text-anchor="middle" x="716" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- testsys_cpu_cluster_cpus0_dcache_cpu_side -->
<g id="node58" class="node">
<title>testsys_cpu_cluster_cpus0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M690.5,-48.5C690.5,-48.5 737.5,-48.5 737.5,-48.5 743.5,-48.5 749.5,-54.5 749.5,-60.5 749.5,-60.5 749.5,-72.5 749.5,-72.5 749.5,-78.5 743.5,-84.5 737.5,-84.5 737.5,-84.5 690.5,-84.5 690.5,-84.5 684.5,-84.5 678.5,-78.5 678.5,-72.5 678.5,-72.5 678.5,-60.5 678.5,-60.5 678.5,-54.5 684.5,-48.5 690.5,-48.5"/>
<text text-anchor="middle" x="714" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus0_dcache_port&#45;&gt;testsys_cpu_cluster_cpus0_dcache_cpu_side -->
<g id="edge49" class="edge">
<title>testsys_cpu_cluster_cpus0_dcache_port&#45;&gt;testsys_cpu_cluster_cpus0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M715.73,-179.37C715.4,-157.78 714.82,-120.41 714.42,-94.85"/>
<polygon fill="black" stroke="black" points="717.92,-94.65 714.27,-84.7 710.92,-94.75 717.92,-94.65"/>
</g>
<!-- testsys_cpu_cluster_cpus0_mmu_itb_walker_port -->
<g id="node54" class="node">
<title>testsys_cpu_cluster_cpus0_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1092,-179.5C1092,-179.5 1122,-179.5 1122,-179.5 1128,-179.5 1134,-185.5 1134,-191.5 1134,-191.5 1134,-203.5 1134,-203.5 1134,-209.5 1128,-215.5 1122,-215.5 1122,-215.5 1092,-215.5 1092,-215.5 1086,-215.5 1080,-209.5 1080,-203.5 1080,-203.5 1080,-191.5 1080,-191.5 1080,-185.5 1086,-179.5 1092,-179.5"/>
<text text-anchor="middle" x="1107" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_cpu_cluster_cpus0_itb_walker_cache_cpu_side -->
<g id="node60" class="node">
<title>testsys_cpu_cluster_cpus0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1078.5,-48.5C1078.5,-48.5 1125.5,-48.5 1125.5,-48.5 1131.5,-48.5 1137.5,-54.5 1137.5,-60.5 1137.5,-60.5 1137.5,-72.5 1137.5,-72.5 1137.5,-78.5 1131.5,-84.5 1125.5,-84.5 1125.5,-84.5 1078.5,-84.5 1078.5,-84.5 1072.5,-84.5 1066.5,-78.5 1066.5,-72.5 1066.5,-72.5 1066.5,-60.5 1066.5,-60.5 1066.5,-54.5 1072.5,-48.5 1078.5,-48.5"/>
<text text-anchor="middle" x="1102" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus0_mmu_itb_walker_port&#45;&gt;testsys_cpu_cluster_cpus0_itb_walker_cache_cpu_side -->
<g id="edge50" class="edge">
<title>testsys_cpu_cluster_cpus0_mmu_itb_walker_port&#45;&gt;testsys_cpu_cluster_cpus0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1106.34,-179.37C1105.5,-157.78 1104.05,-120.41 1103.06,-94.85"/>
<polygon fill="black" stroke="black" points="1106.55,-94.56 1102.67,-84.7 1099.56,-94.83 1106.55,-94.56"/>
</g>
<!-- testsys_cpu_cluster_cpus0_mmu_dtb_walker_port -->
<g id="node55" class="node">
<title>testsys_cpu_cluster_cpus0_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1276,-179.5C1276,-179.5 1306,-179.5 1306,-179.5 1312,-179.5 1318,-185.5 1318,-191.5 1318,-191.5 1318,-203.5 1318,-203.5 1318,-209.5 1312,-215.5 1306,-215.5 1306,-215.5 1276,-215.5 1276,-215.5 1270,-215.5 1264,-209.5 1264,-203.5 1264,-203.5 1264,-191.5 1264,-191.5 1264,-185.5 1270,-179.5 1276,-179.5"/>
<text text-anchor="middle" x="1291" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_cpu_cluster_cpus0_dtb_walker_cache_cpu_side -->
<g id="node62" class="node">
<title>testsys_cpu_cluster_cpus0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1272.5,-48.5C1272.5,-48.5 1319.5,-48.5 1319.5,-48.5 1325.5,-48.5 1331.5,-54.5 1331.5,-60.5 1331.5,-60.5 1331.5,-72.5 1331.5,-72.5 1331.5,-78.5 1325.5,-84.5 1319.5,-84.5 1319.5,-84.5 1272.5,-84.5 1272.5,-84.5 1266.5,-84.5 1260.5,-78.5 1260.5,-72.5 1260.5,-72.5 1260.5,-60.5 1260.5,-60.5 1260.5,-54.5 1266.5,-48.5 1272.5,-48.5"/>
<text text-anchor="middle" x="1296" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus0_mmu_dtb_walker_port&#45;&gt;testsys_cpu_cluster_cpus0_dtb_walker_cache_cpu_side -->
<g id="edge51" class="edge">
<title>testsys_cpu_cluster_cpus0_mmu_dtb_walker_port&#45;&gt;testsys_cpu_cluster_cpus0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1291.66,-179.37C1292.5,-157.78 1293.95,-120.41 1294.94,-94.85"/>
<polygon fill="black" stroke="black" points="1298.44,-94.83 1295.33,-84.7 1291.45,-94.56 1298.44,-94.83"/>
</g>
<!-- testsys_cpu_cluster_cpus0_icache_mem_side -->
<g id="node57" class="node">
<title>testsys_cpu_cluster_cpus0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M974,-48.5C974,-48.5 1030,-48.5 1030,-48.5 1036,-48.5 1042,-54.5 1042,-60.5 1042,-60.5 1042,-72.5 1042,-72.5 1042,-78.5 1036,-84.5 1030,-84.5 1030,-84.5 974,-84.5 974,-84.5 968,-84.5 962,-78.5 962,-72.5 962,-72.5 962,-60.5 962,-60.5 962,-54.5 968,-48.5 974,-48.5"/>
<text text-anchor="middle" x="1002" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus0_dcache_mem_side -->
<g id="node59" class="node">
<title>testsys_cpu_cluster_cpus0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M780,-48.5C780,-48.5 836,-48.5 836,-48.5 842,-48.5 848,-54.5 848,-60.5 848,-60.5 848,-72.5 848,-72.5 848,-78.5 842,-84.5 836,-84.5 836,-84.5 780,-84.5 780,-84.5 774,-84.5 768,-78.5 768,-72.5 768,-72.5 768,-60.5 768,-60.5 768,-54.5 774,-48.5 780,-48.5"/>
<text text-anchor="middle" x="808" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus0_itb_walker_cache_mem_side -->
<g id="node61" class="node">
<title>testsys_cpu_cluster_cpus0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1168,-48.5C1168,-48.5 1224,-48.5 1224,-48.5 1230,-48.5 1236,-54.5 1236,-60.5 1236,-60.5 1236,-72.5 1236,-72.5 1236,-78.5 1230,-84.5 1224,-84.5 1224,-84.5 1168,-84.5 1168,-84.5 1162,-84.5 1156,-78.5 1156,-72.5 1156,-72.5 1156,-60.5 1156,-60.5 1156,-54.5 1162,-48.5 1168,-48.5"/>
<text text-anchor="middle" x="1196" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus0_dtb_walker_cache_mem_side -->
<g id="node63" class="node">
<title>testsys_cpu_cluster_cpus0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1362,-48.5C1362,-48.5 1418,-48.5 1418,-48.5 1424,-48.5 1430,-54.5 1430,-60.5 1430,-60.5 1430,-72.5 1430,-72.5 1430,-78.5 1424,-84.5 1418,-84.5 1418,-84.5 1362,-84.5 1362,-84.5 1356,-84.5 1350,-78.5 1350,-72.5 1350,-72.5 1350,-60.5 1350,-60.5 1350,-54.5 1356,-48.5 1362,-48.5"/>
<text text-anchor="middle" x="1390" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus1_icache_port -->
<g id="node64" class="node">
<title>testsys_cpu_cluster_cpus1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1669,-179.5C1669,-179.5 1731,-179.5 1731,-179.5 1737,-179.5 1743,-185.5 1743,-191.5 1743,-191.5 1743,-203.5 1743,-203.5 1743,-209.5 1737,-215.5 1731,-215.5 1731,-215.5 1669,-215.5 1669,-215.5 1663,-215.5 1657,-209.5 1657,-203.5 1657,-203.5 1657,-191.5 1657,-191.5 1657,-185.5 1663,-179.5 1669,-179.5"/>
<text text-anchor="middle" x="1700" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- testsys_cpu_cluster_cpus1_icache_cpu_side -->
<g id="node68" class="node">
<title>testsys_cpu_cluster_cpus1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1676.5,-48.5C1676.5,-48.5 1723.5,-48.5 1723.5,-48.5 1729.5,-48.5 1735.5,-54.5 1735.5,-60.5 1735.5,-60.5 1735.5,-72.5 1735.5,-72.5 1735.5,-78.5 1729.5,-84.5 1723.5,-84.5 1723.5,-84.5 1676.5,-84.5 1676.5,-84.5 1670.5,-84.5 1664.5,-78.5 1664.5,-72.5 1664.5,-72.5 1664.5,-60.5 1664.5,-60.5 1664.5,-54.5 1670.5,-48.5 1676.5,-48.5"/>
<text text-anchor="middle" x="1700" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus1_icache_port&#45;&gt;testsys_cpu_cluster_cpus1_icache_cpu_side -->
<g id="edge52" class="edge">
<title>testsys_cpu_cluster_cpus1_icache_port&#45;&gt;testsys_cpu_cluster_cpus1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1700,-179.37C1700,-157.78 1700,-120.41 1700,-94.85"/>
<polygon fill="black" stroke="black" points="1703.5,-94.7 1700,-84.7 1696.5,-94.7 1703.5,-94.7"/>
</g>
<!-- testsys_cpu_cluster_cpus1_dcache_port -->
<g id="node65" class="node">
<title>testsys_cpu_cluster_cpus1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1474.5,-179.5C1474.5,-179.5 1541.5,-179.5 1541.5,-179.5 1547.5,-179.5 1553.5,-185.5 1553.5,-191.5 1553.5,-191.5 1553.5,-203.5 1553.5,-203.5 1553.5,-209.5 1547.5,-215.5 1541.5,-215.5 1541.5,-215.5 1474.5,-215.5 1474.5,-215.5 1468.5,-215.5 1462.5,-209.5 1462.5,-203.5 1462.5,-203.5 1462.5,-191.5 1462.5,-191.5 1462.5,-185.5 1468.5,-179.5 1474.5,-179.5"/>
<text text-anchor="middle" x="1508" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- testsys_cpu_cluster_cpus1_dcache_cpu_side -->
<g id="node70" class="node">
<title>testsys_cpu_cluster_cpus1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1482.5,-48.5C1482.5,-48.5 1529.5,-48.5 1529.5,-48.5 1535.5,-48.5 1541.5,-54.5 1541.5,-60.5 1541.5,-60.5 1541.5,-72.5 1541.5,-72.5 1541.5,-78.5 1535.5,-84.5 1529.5,-84.5 1529.5,-84.5 1482.5,-84.5 1482.5,-84.5 1476.5,-84.5 1470.5,-78.5 1470.5,-72.5 1470.5,-72.5 1470.5,-60.5 1470.5,-60.5 1470.5,-54.5 1476.5,-48.5 1482.5,-48.5"/>
<text text-anchor="middle" x="1506" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus1_dcache_port&#45;&gt;testsys_cpu_cluster_cpus1_dcache_cpu_side -->
<g id="edge53" class="edge">
<title>testsys_cpu_cluster_cpus1_dcache_port&#45;&gt;testsys_cpu_cluster_cpus1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1507.73,-179.37C1507.4,-157.78 1506.82,-120.41 1506.42,-94.85"/>
<polygon fill="black" stroke="black" points="1509.92,-94.65 1506.27,-84.7 1502.92,-94.75 1509.92,-94.65"/>
</g>
<!-- testsys_cpu_cluster_cpus1_mmu_itb_walker_port -->
<g id="node66" class="node">
<title>testsys_cpu_cluster_cpus1_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1884,-179.5C1884,-179.5 1914,-179.5 1914,-179.5 1920,-179.5 1926,-185.5 1926,-191.5 1926,-191.5 1926,-203.5 1926,-203.5 1926,-209.5 1920,-215.5 1914,-215.5 1914,-215.5 1884,-215.5 1884,-215.5 1878,-215.5 1872,-209.5 1872,-203.5 1872,-203.5 1872,-191.5 1872,-191.5 1872,-185.5 1878,-179.5 1884,-179.5"/>
<text text-anchor="middle" x="1899" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_cpu_cluster_cpus1_itb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>testsys_cpu_cluster_cpus1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1870.5,-48.5C1870.5,-48.5 1917.5,-48.5 1917.5,-48.5 1923.5,-48.5 1929.5,-54.5 1929.5,-60.5 1929.5,-60.5 1929.5,-72.5 1929.5,-72.5 1929.5,-78.5 1923.5,-84.5 1917.5,-84.5 1917.5,-84.5 1870.5,-84.5 1870.5,-84.5 1864.5,-84.5 1858.5,-78.5 1858.5,-72.5 1858.5,-72.5 1858.5,-60.5 1858.5,-60.5 1858.5,-54.5 1864.5,-48.5 1870.5,-48.5"/>
<text text-anchor="middle" x="1894" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus1_mmu_itb_walker_port&#45;&gt;testsys_cpu_cluster_cpus1_itb_walker_cache_cpu_side -->
<g id="edge54" class="edge">
<title>testsys_cpu_cluster_cpus1_mmu_itb_walker_port&#45;&gt;testsys_cpu_cluster_cpus1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1898.34,-179.37C1897.5,-157.78 1896.05,-120.41 1895.06,-94.85"/>
<polygon fill="black" stroke="black" points="1898.55,-94.56 1894.67,-84.7 1891.56,-94.83 1898.55,-94.56"/>
</g>
<!-- testsys_cpu_cluster_cpus1_mmu_dtb_walker_port -->
<g id="node67" class="node">
<title>testsys_cpu_cluster_cpus1_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2068,-179.5C2068,-179.5 2098,-179.5 2098,-179.5 2104,-179.5 2110,-185.5 2110,-191.5 2110,-191.5 2110,-203.5 2110,-203.5 2110,-209.5 2104,-215.5 2098,-215.5 2098,-215.5 2068,-215.5 2068,-215.5 2062,-215.5 2056,-209.5 2056,-203.5 2056,-203.5 2056,-191.5 2056,-191.5 2056,-185.5 2062,-179.5 2068,-179.5"/>
<text text-anchor="middle" x="2083" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_cpu_cluster_cpus1_dtb_walker_cache_cpu_side -->
<g id="node74" class="node">
<title>testsys_cpu_cluster_cpus1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2064.5,-48.5C2064.5,-48.5 2111.5,-48.5 2111.5,-48.5 2117.5,-48.5 2123.5,-54.5 2123.5,-60.5 2123.5,-60.5 2123.5,-72.5 2123.5,-72.5 2123.5,-78.5 2117.5,-84.5 2111.5,-84.5 2111.5,-84.5 2064.5,-84.5 2064.5,-84.5 2058.5,-84.5 2052.5,-78.5 2052.5,-72.5 2052.5,-72.5 2052.5,-60.5 2052.5,-60.5 2052.5,-54.5 2058.5,-48.5 2064.5,-48.5"/>
<text text-anchor="middle" x="2088" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus1_mmu_dtb_walker_port&#45;&gt;testsys_cpu_cluster_cpus1_dtb_walker_cache_cpu_side -->
<g id="edge55" class="edge">
<title>testsys_cpu_cluster_cpus1_mmu_dtb_walker_port&#45;&gt;testsys_cpu_cluster_cpus1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2083.66,-179.37C2084.5,-157.78 2085.95,-120.41 2086.94,-94.85"/>
<polygon fill="black" stroke="black" points="2090.44,-94.83 2087.33,-84.7 2083.45,-94.56 2090.44,-94.83"/>
</g>
<!-- testsys_cpu_cluster_cpus1_icache_mem_side -->
<g id="node69" class="node">
<title>testsys_cpu_cluster_cpus1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1766,-48.5C1766,-48.5 1822,-48.5 1822,-48.5 1828,-48.5 1834,-54.5 1834,-60.5 1834,-60.5 1834,-72.5 1834,-72.5 1834,-78.5 1828,-84.5 1822,-84.5 1822,-84.5 1766,-84.5 1766,-84.5 1760,-84.5 1754,-78.5 1754,-72.5 1754,-72.5 1754,-60.5 1754,-60.5 1754,-54.5 1760,-48.5 1766,-48.5"/>
<text text-anchor="middle" x="1794" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus1_dcache_mem_side -->
<g id="node71" class="node">
<title>testsys_cpu_cluster_cpus1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1572,-48.5C1572,-48.5 1628,-48.5 1628,-48.5 1634,-48.5 1640,-54.5 1640,-60.5 1640,-60.5 1640,-72.5 1640,-72.5 1640,-78.5 1634,-84.5 1628,-84.5 1628,-84.5 1572,-84.5 1572,-84.5 1566,-84.5 1560,-78.5 1560,-72.5 1560,-72.5 1560,-60.5 1560,-60.5 1560,-54.5 1566,-48.5 1572,-48.5"/>
<text text-anchor="middle" x="1600" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus1_itb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>testsys_cpu_cluster_cpus1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1960,-48.5C1960,-48.5 2016,-48.5 2016,-48.5 2022,-48.5 2028,-54.5 2028,-60.5 2028,-60.5 2028,-72.5 2028,-72.5 2028,-78.5 2022,-84.5 2016,-84.5 2016,-84.5 1960,-84.5 1960,-84.5 1954,-84.5 1948,-78.5 1948,-72.5 1948,-72.5 1948,-60.5 1948,-60.5 1948,-54.5 1954,-48.5 1960,-48.5"/>
<text text-anchor="middle" x="1988" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus1_dtb_walker_cache_mem_side -->
<g id="node75" class="node">
<title>testsys_cpu_cluster_cpus1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2154,-48.5C2154,-48.5 2210,-48.5 2210,-48.5 2216,-48.5 2222,-54.5 2222,-60.5 2222,-60.5 2222,-72.5 2222,-72.5 2222,-78.5 2216,-84.5 2210,-84.5 2210,-84.5 2154,-84.5 2154,-84.5 2148,-84.5 2142,-78.5 2142,-72.5 2142,-72.5 2142,-60.5 2142,-60.5 2142,-54.5 2148,-48.5 2154,-48.5"/>
<text text-anchor="middle" x="2182" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus2_icache_port -->
<g id="node76" class="node">
<title>testsys_cpu_cluster_cpus2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2827,-179.5C2827,-179.5 2889,-179.5 2889,-179.5 2895,-179.5 2901,-185.5 2901,-191.5 2901,-191.5 2901,-203.5 2901,-203.5 2901,-209.5 2895,-215.5 2889,-215.5 2889,-215.5 2827,-215.5 2827,-215.5 2821,-215.5 2815,-209.5 2815,-203.5 2815,-203.5 2815,-191.5 2815,-191.5 2815,-185.5 2821,-179.5 2827,-179.5"/>
<text text-anchor="middle" x="2858" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- testsys_cpu_cluster_cpus2_icache_cpu_side -->
<g id="node80" class="node">
<title>testsys_cpu_cluster_cpus2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2834.5,-48.5C2834.5,-48.5 2881.5,-48.5 2881.5,-48.5 2887.5,-48.5 2893.5,-54.5 2893.5,-60.5 2893.5,-60.5 2893.5,-72.5 2893.5,-72.5 2893.5,-78.5 2887.5,-84.5 2881.5,-84.5 2881.5,-84.5 2834.5,-84.5 2834.5,-84.5 2828.5,-84.5 2822.5,-78.5 2822.5,-72.5 2822.5,-72.5 2822.5,-60.5 2822.5,-60.5 2822.5,-54.5 2828.5,-48.5 2834.5,-48.5"/>
<text text-anchor="middle" x="2858" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus2_icache_port&#45;&gt;testsys_cpu_cluster_cpus2_icache_cpu_side -->
<g id="edge56" class="edge">
<title>testsys_cpu_cluster_cpus2_icache_port&#45;&gt;testsys_cpu_cluster_cpus2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2858,-179.37C2858,-157.78 2858,-120.41 2858,-94.85"/>
<polygon fill="black" stroke="black" points="2861.5,-94.7 2858,-84.7 2854.5,-94.7 2861.5,-94.7"/>
</g>
<!-- testsys_cpu_cluster_cpus2_dcache_port -->
<g id="node77" class="node">
<title>testsys_cpu_cluster_cpus2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2630.5,-179.5C2630.5,-179.5 2697.5,-179.5 2697.5,-179.5 2703.5,-179.5 2709.5,-185.5 2709.5,-191.5 2709.5,-191.5 2709.5,-203.5 2709.5,-203.5 2709.5,-209.5 2703.5,-215.5 2697.5,-215.5 2697.5,-215.5 2630.5,-215.5 2630.5,-215.5 2624.5,-215.5 2618.5,-209.5 2618.5,-203.5 2618.5,-203.5 2618.5,-191.5 2618.5,-191.5 2618.5,-185.5 2624.5,-179.5 2630.5,-179.5"/>
<text text-anchor="middle" x="2664" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- testsys_cpu_cluster_cpus2_dcache_cpu_side -->
<g id="node82" class="node">
<title>testsys_cpu_cluster_cpus2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2640.5,-48.5C2640.5,-48.5 2687.5,-48.5 2687.5,-48.5 2693.5,-48.5 2699.5,-54.5 2699.5,-60.5 2699.5,-60.5 2699.5,-72.5 2699.5,-72.5 2699.5,-78.5 2693.5,-84.5 2687.5,-84.5 2687.5,-84.5 2640.5,-84.5 2640.5,-84.5 2634.5,-84.5 2628.5,-78.5 2628.5,-72.5 2628.5,-72.5 2628.5,-60.5 2628.5,-60.5 2628.5,-54.5 2634.5,-48.5 2640.5,-48.5"/>
<text text-anchor="middle" x="2664" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus2_dcache_port&#45;&gt;testsys_cpu_cluster_cpus2_dcache_cpu_side -->
<g id="edge57" class="edge">
<title>testsys_cpu_cluster_cpus2_dcache_port&#45;&gt;testsys_cpu_cluster_cpus2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2664,-179.37C2664,-157.78 2664,-120.41 2664,-94.85"/>
<polygon fill="black" stroke="black" points="2667.5,-94.7 2664,-84.7 2660.5,-94.7 2667.5,-94.7"/>
</g>
<!-- testsys_cpu_cluster_cpus2_mmu_itb_walker_port -->
<g id="node78" class="node">
<title>testsys_cpu_cluster_cpus2_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3042,-179.5C3042,-179.5 3072,-179.5 3072,-179.5 3078,-179.5 3084,-185.5 3084,-191.5 3084,-191.5 3084,-203.5 3084,-203.5 3084,-209.5 3078,-215.5 3072,-215.5 3072,-215.5 3042,-215.5 3042,-215.5 3036,-215.5 3030,-209.5 3030,-203.5 3030,-203.5 3030,-191.5 3030,-191.5 3030,-185.5 3036,-179.5 3042,-179.5"/>
<text text-anchor="middle" x="3057" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_cpu_cluster_cpus2_itb_walker_cache_cpu_side -->
<g id="node84" class="node">
<title>testsys_cpu_cluster_cpus2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3028.5,-48.5C3028.5,-48.5 3075.5,-48.5 3075.5,-48.5 3081.5,-48.5 3087.5,-54.5 3087.5,-60.5 3087.5,-60.5 3087.5,-72.5 3087.5,-72.5 3087.5,-78.5 3081.5,-84.5 3075.5,-84.5 3075.5,-84.5 3028.5,-84.5 3028.5,-84.5 3022.5,-84.5 3016.5,-78.5 3016.5,-72.5 3016.5,-72.5 3016.5,-60.5 3016.5,-60.5 3016.5,-54.5 3022.5,-48.5 3028.5,-48.5"/>
<text text-anchor="middle" x="3052" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus2_mmu_itb_walker_port&#45;&gt;testsys_cpu_cluster_cpus2_itb_walker_cache_cpu_side -->
<g id="edge58" class="edge">
<title>testsys_cpu_cluster_cpus2_mmu_itb_walker_port&#45;&gt;testsys_cpu_cluster_cpus2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3056.34,-179.37C3055.5,-157.78 3054.05,-120.41 3053.06,-94.85"/>
<polygon fill="black" stroke="black" points="3056.55,-94.56 3052.67,-84.7 3049.56,-94.83 3056.55,-94.56"/>
</g>
<!-- testsys_cpu_cluster_cpus2_mmu_dtb_walker_port -->
<g id="node79" class="node">
<title>testsys_cpu_cluster_cpus2_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3226,-179.5C3226,-179.5 3256,-179.5 3256,-179.5 3262,-179.5 3268,-185.5 3268,-191.5 3268,-191.5 3268,-203.5 3268,-203.5 3268,-209.5 3262,-215.5 3256,-215.5 3256,-215.5 3226,-215.5 3226,-215.5 3220,-215.5 3214,-209.5 3214,-203.5 3214,-203.5 3214,-191.5 3214,-191.5 3214,-185.5 3220,-179.5 3226,-179.5"/>
<text text-anchor="middle" x="3241" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_cpu_cluster_cpus2_dtb_walker_cache_cpu_side -->
<g id="node86" class="node">
<title>testsys_cpu_cluster_cpus2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3222.5,-48.5C3222.5,-48.5 3269.5,-48.5 3269.5,-48.5 3275.5,-48.5 3281.5,-54.5 3281.5,-60.5 3281.5,-60.5 3281.5,-72.5 3281.5,-72.5 3281.5,-78.5 3275.5,-84.5 3269.5,-84.5 3269.5,-84.5 3222.5,-84.5 3222.5,-84.5 3216.5,-84.5 3210.5,-78.5 3210.5,-72.5 3210.5,-72.5 3210.5,-60.5 3210.5,-60.5 3210.5,-54.5 3216.5,-48.5 3222.5,-48.5"/>
<text text-anchor="middle" x="3246" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus2_mmu_dtb_walker_port&#45;&gt;testsys_cpu_cluster_cpus2_dtb_walker_cache_cpu_side -->
<g id="edge59" class="edge">
<title>testsys_cpu_cluster_cpus2_mmu_dtb_walker_port&#45;&gt;testsys_cpu_cluster_cpus2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3241.66,-179.37C3242.5,-157.78 3243.95,-120.41 3244.94,-94.85"/>
<polygon fill="black" stroke="black" points="3248.44,-94.83 3245.33,-84.7 3241.45,-94.56 3248.44,-94.83"/>
</g>
<!-- testsys_cpu_cluster_cpus2_icache_mem_side -->
<g id="node81" class="node">
<title>testsys_cpu_cluster_cpus2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2736,-48.5C2736,-48.5 2792,-48.5 2792,-48.5 2798,-48.5 2804,-54.5 2804,-60.5 2804,-60.5 2804,-72.5 2804,-72.5 2804,-78.5 2798,-84.5 2792,-84.5 2792,-84.5 2736,-84.5 2736,-84.5 2730,-84.5 2724,-78.5 2724,-72.5 2724,-72.5 2724,-60.5 2724,-60.5 2724,-54.5 2730,-48.5 2736,-48.5"/>
<text text-anchor="middle" x="2764" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus2_dcache_mem_side -->
<g id="node83" class="node">
<title>testsys_cpu_cluster_cpus2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2542,-48.5C2542,-48.5 2598,-48.5 2598,-48.5 2604,-48.5 2610,-54.5 2610,-60.5 2610,-60.5 2610,-72.5 2610,-72.5 2610,-78.5 2604,-84.5 2598,-84.5 2598,-84.5 2542,-84.5 2542,-84.5 2536,-84.5 2530,-78.5 2530,-72.5 2530,-72.5 2530,-60.5 2530,-60.5 2530,-54.5 2536,-48.5 2542,-48.5"/>
<text text-anchor="middle" x="2570" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus2_itb_walker_cache_mem_side -->
<g id="node85" class="node">
<title>testsys_cpu_cluster_cpus2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2930,-48.5C2930,-48.5 2986,-48.5 2986,-48.5 2992,-48.5 2998,-54.5 2998,-60.5 2998,-60.5 2998,-72.5 2998,-72.5 2998,-78.5 2992,-84.5 2986,-84.5 2986,-84.5 2930,-84.5 2930,-84.5 2924,-84.5 2918,-78.5 2918,-72.5 2918,-72.5 2918,-60.5 2918,-60.5 2918,-54.5 2924,-48.5 2930,-48.5"/>
<text text-anchor="middle" x="2958" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus2_dtb_walker_cache_mem_side -->
<g id="node87" class="node">
<title>testsys_cpu_cluster_cpus2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3124,-48.5C3124,-48.5 3180,-48.5 3180,-48.5 3186,-48.5 3192,-54.5 3192,-60.5 3192,-60.5 3192,-72.5 3192,-72.5 3192,-78.5 3186,-84.5 3180,-84.5 3180,-84.5 3124,-84.5 3124,-84.5 3118,-84.5 3112,-78.5 3112,-72.5 3112,-72.5 3112,-60.5 3112,-60.5 3112,-54.5 3118,-48.5 3124,-48.5"/>
<text text-anchor="middle" x="3152" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus3_icache_port -->
<g id="node88" class="node">
<title>testsys_cpu_cluster_cpus3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3619,-179.5C3619,-179.5 3681,-179.5 3681,-179.5 3687,-179.5 3693,-185.5 3693,-191.5 3693,-191.5 3693,-203.5 3693,-203.5 3693,-209.5 3687,-215.5 3681,-215.5 3681,-215.5 3619,-215.5 3619,-215.5 3613,-215.5 3607,-209.5 3607,-203.5 3607,-203.5 3607,-191.5 3607,-191.5 3607,-185.5 3613,-179.5 3619,-179.5"/>
<text text-anchor="middle" x="3650" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- testsys_cpu_cluster_cpus3_icache_cpu_side -->
<g id="node92" class="node">
<title>testsys_cpu_cluster_cpus3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3626.5,-48.5C3626.5,-48.5 3673.5,-48.5 3673.5,-48.5 3679.5,-48.5 3685.5,-54.5 3685.5,-60.5 3685.5,-60.5 3685.5,-72.5 3685.5,-72.5 3685.5,-78.5 3679.5,-84.5 3673.5,-84.5 3673.5,-84.5 3626.5,-84.5 3626.5,-84.5 3620.5,-84.5 3614.5,-78.5 3614.5,-72.5 3614.5,-72.5 3614.5,-60.5 3614.5,-60.5 3614.5,-54.5 3620.5,-48.5 3626.5,-48.5"/>
<text text-anchor="middle" x="3650" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus3_icache_port&#45;&gt;testsys_cpu_cluster_cpus3_icache_cpu_side -->
<g id="edge60" class="edge">
<title>testsys_cpu_cluster_cpus3_icache_port&#45;&gt;testsys_cpu_cluster_cpus3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3650,-179.37C3650,-157.78 3650,-120.41 3650,-94.85"/>
<polygon fill="black" stroke="black" points="3653.5,-94.7 3650,-84.7 3646.5,-94.7 3653.5,-94.7"/>
</g>
<!-- testsys_cpu_cluster_cpus3_dcache_port -->
<g id="node89" class="node">
<title>testsys_cpu_cluster_cpus3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3422.5,-179.5C3422.5,-179.5 3489.5,-179.5 3489.5,-179.5 3495.5,-179.5 3501.5,-185.5 3501.5,-191.5 3501.5,-191.5 3501.5,-203.5 3501.5,-203.5 3501.5,-209.5 3495.5,-215.5 3489.5,-215.5 3489.5,-215.5 3422.5,-215.5 3422.5,-215.5 3416.5,-215.5 3410.5,-209.5 3410.5,-203.5 3410.5,-203.5 3410.5,-191.5 3410.5,-191.5 3410.5,-185.5 3416.5,-179.5 3422.5,-179.5"/>
<text text-anchor="middle" x="3456" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- testsys_cpu_cluster_cpus3_dcache_cpu_side -->
<g id="node94" class="node">
<title>testsys_cpu_cluster_cpus3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3432.5,-48.5C3432.5,-48.5 3479.5,-48.5 3479.5,-48.5 3485.5,-48.5 3491.5,-54.5 3491.5,-60.5 3491.5,-60.5 3491.5,-72.5 3491.5,-72.5 3491.5,-78.5 3485.5,-84.5 3479.5,-84.5 3479.5,-84.5 3432.5,-84.5 3432.5,-84.5 3426.5,-84.5 3420.5,-78.5 3420.5,-72.5 3420.5,-72.5 3420.5,-60.5 3420.5,-60.5 3420.5,-54.5 3426.5,-48.5 3432.5,-48.5"/>
<text text-anchor="middle" x="3456" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus3_dcache_port&#45;&gt;testsys_cpu_cluster_cpus3_dcache_cpu_side -->
<g id="edge61" class="edge">
<title>testsys_cpu_cluster_cpus3_dcache_port&#45;&gt;testsys_cpu_cluster_cpus3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3456,-179.37C3456,-157.78 3456,-120.41 3456,-94.85"/>
<polygon fill="black" stroke="black" points="3459.5,-94.7 3456,-84.7 3452.5,-94.7 3459.5,-94.7"/>
</g>
<!-- testsys_cpu_cluster_cpus3_mmu_itb_walker_port -->
<g id="node90" class="node">
<title>testsys_cpu_cluster_cpus3_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3834,-179.5C3834,-179.5 3864,-179.5 3864,-179.5 3870,-179.5 3876,-185.5 3876,-191.5 3876,-191.5 3876,-203.5 3876,-203.5 3876,-209.5 3870,-215.5 3864,-215.5 3864,-215.5 3834,-215.5 3834,-215.5 3828,-215.5 3822,-209.5 3822,-203.5 3822,-203.5 3822,-191.5 3822,-191.5 3822,-185.5 3828,-179.5 3834,-179.5"/>
<text text-anchor="middle" x="3849" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_cpu_cluster_cpus3_itb_walker_cache_cpu_side -->
<g id="node96" class="node">
<title>testsys_cpu_cluster_cpus3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3820.5,-48.5C3820.5,-48.5 3867.5,-48.5 3867.5,-48.5 3873.5,-48.5 3879.5,-54.5 3879.5,-60.5 3879.5,-60.5 3879.5,-72.5 3879.5,-72.5 3879.5,-78.5 3873.5,-84.5 3867.5,-84.5 3867.5,-84.5 3820.5,-84.5 3820.5,-84.5 3814.5,-84.5 3808.5,-78.5 3808.5,-72.5 3808.5,-72.5 3808.5,-60.5 3808.5,-60.5 3808.5,-54.5 3814.5,-48.5 3820.5,-48.5"/>
<text text-anchor="middle" x="3844" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus3_mmu_itb_walker_port&#45;&gt;testsys_cpu_cluster_cpus3_itb_walker_cache_cpu_side -->
<g id="edge62" class="edge">
<title>testsys_cpu_cluster_cpus3_mmu_itb_walker_port&#45;&gt;testsys_cpu_cluster_cpus3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3848.34,-179.37C3847.5,-157.78 3846.05,-120.41 3845.06,-94.85"/>
<polygon fill="black" stroke="black" points="3848.55,-94.56 3844.67,-84.7 3841.56,-94.83 3848.55,-94.56"/>
</g>
<!-- testsys_cpu_cluster_cpus3_mmu_dtb_walker_port -->
<g id="node91" class="node">
<title>testsys_cpu_cluster_cpus3_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4018,-179.5C4018,-179.5 4048,-179.5 4048,-179.5 4054,-179.5 4060,-185.5 4060,-191.5 4060,-191.5 4060,-203.5 4060,-203.5 4060,-209.5 4054,-215.5 4048,-215.5 4048,-215.5 4018,-215.5 4018,-215.5 4012,-215.5 4006,-209.5 4006,-203.5 4006,-203.5 4006,-191.5 4006,-191.5 4006,-185.5 4012,-179.5 4018,-179.5"/>
<text text-anchor="middle" x="4033" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- testsys_cpu_cluster_cpus3_dtb_walker_cache_cpu_side -->
<g id="node98" class="node">
<title>testsys_cpu_cluster_cpus3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4014.5,-48.5C4014.5,-48.5 4061.5,-48.5 4061.5,-48.5 4067.5,-48.5 4073.5,-54.5 4073.5,-60.5 4073.5,-60.5 4073.5,-72.5 4073.5,-72.5 4073.5,-78.5 4067.5,-84.5 4061.5,-84.5 4061.5,-84.5 4014.5,-84.5 4014.5,-84.5 4008.5,-84.5 4002.5,-78.5 4002.5,-72.5 4002.5,-72.5 4002.5,-60.5 4002.5,-60.5 4002.5,-54.5 4008.5,-48.5 4014.5,-48.5"/>
<text text-anchor="middle" x="4038" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_cpus3_mmu_dtb_walker_port&#45;&gt;testsys_cpu_cluster_cpus3_dtb_walker_cache_cpu_side -->
<g id="edge63" class="edge">
<title>testsys_cpu_cluster_cpus3_mmu_dtb_walker_port&#45;&gt;testsys_cpu_cluster_cpus3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4033.66,-179.37C4034.5,-157.78 4035.95,-120.41 4036.94,-94.85"/>
<polygon fill="black" stroke="black" points="4040.44,-94.83 4037.33,-84.7 4033.45,-94.56 4040.44,-94.83"/>
</g>
<!-- testsys_cpu_cluster_cpus3_icache_mem_side -->
<g id="node93" class="node">
<title>testsys_cpu_cluster_cpus3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3528,-48.5C3528,-48.5 3584,-48.5 3584,-48.5 3590,-48.5 3596,-54.5 3596,-60.5 3596,-60.5 3596,-72.5 3596,-72.5 3596,-78.5 3590,-84.5 3584,-84.5 3584,-84.5 3528,-84.5 3528,-84.5 3522,-84.5 3516,-78.5 3516,-72.5 3516,-72.5 3516,-60.5 3516,-60.5 3516,-54.5 3522,-48.5 3528,-48.5"/>
<text text-anchor="middle" x="3556" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus3_dcache_mem_side -->
<g id="node95" class="node">
<title>testsys_cpu_cluster_cpus3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3334,-48.5C3334,-48.5 3390,-48.5 3390,-48.5 3396,-48.5 3402,-54.5 3402,-60.5 3402,-60.5 3402,-72.5 3402,-72.5 3402,-78.5 3396,-84.5 3390,-84.5 3390,-84.5 3334,-84.5 3334,-84.5 3328,-84.5 3322,-78.5 3322,-72.5 3322,-72.5 3322,-60.5 3322,-60.5 3322,-54.5 3328,-48.5 3334,-48.5"/>
<text text-anchor="middle" x="3362" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus3_itb_walker_cache_mem_side -->
<g id="node97" class="node">
<title>testsys_cpu_cluster_cpus3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3722,-48.5C3722,-48.5 3778,-48.5 3778,-48.5 3784,-48.5 3790,-54.5 3790,-60.5 3790,-60.5 3790,-72.5 3790,-72.5 3790,-78.5 3784,-84.5 3778,-84.5 3778,-84.5 3722,-84.5 3722,-84.5 3716,-84.5 3710,-78.5 3710,-72.5 3710,-72.5 3710,-60.5 3710,-60.5 3710,-54.5 3716,-48.5 3722,-48.5"/>
<text text-anchor="middle" x="3750" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_cpus3_dtb_walker_cache_mem_side -->
<g id="node99" class="node">
<title>testsys_cpu_cluster_cpus3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3916,-48.5C3916,-48.5 3972,-48.5 3972,-48.5 3978,-48.5 3984,-54.5 3984,-60.5 3984,-60.5 3984,-72.5 3984,-72.5 3984,-78.5 3978,-84.5 3972,-84.5 3972,-84.5 3916,-84.5 3916,-84.5 3910,-84.5 3904,-78.5 3904,-72.5 3904,-72.5 3904,-60.5 3904,-60.5 3904,-54.5 3910,-48.5 3916,-48.5"/>
<text text-anchor="middle" x="3944" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports -->
<g id="node100" class="node">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2402,-179.5C2402,-179.5 2486,-179.5 2486,-179.5 2492,-179.5 2498,-185.5 2498,-191.5 2498,-191.5 2498,-203.5 2498,-203.5 2498,-209.5 2492,-215.5 2486,-215.5 2486,-215.5 2402,-215.5 2402,-215.5 2396,-215.5 2390,-209.5 2390,-203.5 2390,-203.5 2390,-191.5 2390,-191.5 2390,-185.5 2396,-179.5 2402,-179.5"/>
<text text-anchor="middle" x="2444" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus0_icache_mem_side -->
<g id="edge64" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus0_icache_mem_side</title>
<path fill="none" stroke="black" d="M2409.5,-174.49C2400.55,-169.82 2390.69,-165.54 2381,-163 2238.33,-125.6 1186.52,-195.73 1054,-131 1034.03,-121.24 1019.09,-99.8 1010.46,-84.53"/>
<polygon fill="black" stroke="black" points="2408.01,-177.66 2418.46,-179.44 2411.4,-171.54 2408.01,-177.66"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus0_dcache_mem_side -->
<g id="edge65" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2409.51,-174.47C2400.56,-169.8 2390.7,-165.53 2381,-163 2217.42,-120.38 1012,-204.96 860,-131 840.01,-121.27 825.07,-99.82 816.45,-84.55"/>
<polygon fill="black" stroke="black" points="2408.02,-177.64 2418.46,-179.42 2411.4,-171.52 2408.02,-177.64"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus0_itb_walker_cache_mem_side -->
<g id="edge66" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2409.5,-174.52C2400.55,-169.85 2390.69,-165.56 2381,-163 2259.24,-130.81 1361.05,-186.51 1248,-131 1228.05,-121.2 1213.1,-99.77 1204.47,-84.51"/>
<polygon fill="black" stroke="black" points="2408,-177.69 2418.45,-179.46 2411.39,-171.56 2408,-177.69"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus0_dtb_walker_cache_mem_side -->
<g id="edge67" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2409.24,-174.43C2400.35,-169.81 2390.59,-165.57 2381,-163 2182.75,-109.9 1647.59,-209.58 1458,-131 1434.72,-121.35 1414.56,-99.88 1402.37,-84.58"/>
<polygon fill="black" stroke="black" points="2407.69,-177.57 2418.14,-179.33 2411.06,-171.44 2407.69,-177.57"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus1_icache_mem_side -->
<g id="edge68" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus1_icache_mem_side</title>
<path fill="none" stroke="black" d="M2409.19,-174.6C2400.31,-169.98 2390.56,-165.69 2381,-163 2266.35,-130.75 1952.07,-185.17 1846,-131 1826.33,-120.95 1811.42,-99.79 1802.71,-84.66"/>
<polygon fill="black" stroke="black" points="2407.64,-177.74 2418.09,-179.49 2411.01,-171.61 2407.64,-177.74"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus1_dcache_mem_side -->
<g id="edge69" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2409.22,-174.49C2400.34,-169.87 2390.58,-165.61 2381,-163 2224.56,-120.33 1796.99,-203.61 1652,-131 1632.25,-121.11 1617.35,-99.92 1608.67,-84.74"/>
<polygon fill="black" stroke="black" points="2407.67,-177.64 2418.12,-179.39 2411.04,-171.5 2407.67,-177.64"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus1_itb_walker_cache_mem_side -->
<g id="edge70" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2408.63,-174.57C2399.88,-170.04 2390.34,-165.8 2381,-163 2235.18,-119.31 2174.37,-202.52 2040,-131 2020.5,-120.62 2005.55,-99.53 1996.79,-84.51"/>
<polygon fill="black" stroke="black" points="2406.96,-177.65 2417.41,-179.36 2410.31,-171.5 2406.96,-177.65"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus1_dtb_walker_cache_mem_side -->
<g id="edge71" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2403.25,-174.52C2395.88,-170.63 2388.23,-166.65 2381,-163 2324.91,-134.65 2259.02,-103.43 2218.9,-84.65"/>
<polygon fill="black" stroke="black" points="2401.93,-177.78 2412.41,-179.37 2405.21,-171.6 2401.93,-177.78"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus2_icache_mem_side -->
<g id="edge72" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus2_icache_mem_side</title>
<path fill="none" stroke="black" d="M2481.81,-174.78C2490.82,-170.32 2500.56,-166.06 2510,-163 2596.47,-134.98 2633.16,-176.23 2712,-131 2731.03,-120.08 2745.98,-99.32 2754.88,-84.51"/>
<polygon fill="black" stroke="black" points="2480.02,-171.76 2472.73,-179.45 2483.22,-177.99 2480.02,-171.76"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus2_dcache_mem_side -->
<g id="edge73" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2468.01,-171.92C2492.95,-146.39 2531.32,-107.1 2553.2,-84.7"/>
<polygon fill="black" stroke="black" points="2465.22,-169.77 2460.73,-179.37 2470.22,-174.66 2465.22,-169.77"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus2_itb_walker_cache_mem_side -->
<g id="edge74" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2480.58,-174.77C2489.89,-170.14 2500.08,-165.8 2510,-163 2594.97,-139.01 2827.8,-171.98 2906,-131 2925.56,-120.75 2940.5,-99.63 2949.24,-84.57"/>
<polygon fill="black" stroke="black" points="2478.84,-171.73 2471.6,-179.46 2482.08,-177.93 2478.84,-171.73"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus2_dtb_walker_cache_mem_side -->
<g id="edge75" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2480.27,-174.72C2489.65,-170.04 2499.95,-165.7 2510,-163 2636.83,-129 2982.9,-190.4 3100,-131 3119.7,-121.01 3134.61,-99.84 3143.3,-84.69"/>
<polygon fill="black" stroke="black" points="2478.46,-171.71 2471.23,-179.46 2481.71,-177.91 2478.46,-171.71"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus3_icache_mem_side -->
<g id="edge76" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus3_icache_mem_side</title>
<path fill="none" stroke="black" d="M2479.96,-174.69C2489.42,-169.97 2499.82,-165.61 2510,-163 2617.04,-135.56 3404.91,-179.9 3504,-131 3523.81,-121.23 3538.69,-100.01 3547.35,-84.79"/>
<polygon fill="black" stroke="black" points="2478.08,-171.73 2470.87,-179.49 2481.35,-177.92 2478.08,-171.73"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus3_dcache_mem_side -->
<g id="edge77" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2480.24,-174.62C2489.62,-169.95 2499.93,-165.63 2510,-163 2678.72,-118.98 3133.13,-198.26 3294,-131 3317.25,-121.28 3337.41,-99.83 3349.62,-84.55"/>
<polygon fill="black" stroke="black" points="2478.43,-171.62 2471.21,-179.37 2481.69,-177.82 2478.43,-171.62"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus3_itb_walker_cache_mem_side -->
<g id="edge78" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2479.95,-174.66C2489.41,-169.93 2499.82,-165.58 2510,-163 2638,-130.55 3579.43,-189.12 3698,-131 3717.96,-121.22 3732.9,-99.78 3741.53,-84.52"/>
<polygon fill="black" stroke="black" points="2478.07,-171.69 2470.86,-179.45 2481.34,-177.88 2478.07,-171.69"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus3_dtb_walker_cache_mem_side -->
<g id="edge79" class="edge">
<title>testsys_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;testsys_cpu_cluster_cpus3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2479.95,-174.63C2489.4,-169.9 2499.81,-165.56 2510,-163 2658.96,-125.53 3753.96,-198.35 3892,-131 3911.98,-121.25 3926.92,-99.81 3935.54,-84.54"/>
<polygon fill="black" stroke="black" points="2478.07,-171.66 2470.86,-179.43 2481.33,-177.85 2478.07,-171.66"/>
</g>
<!-- testsys_cpu_cluster_toL2Bus_mem_side_ports -->
<g id="node101" class="node">
<title>testsys_cpu_cluster_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2266,-179.5C2266,-179.5 2360,-179.5 2360,-179.5 2366,-179.5 2372,-185.5 2372,-191.5 2372,-191.5 2372,-203.5 2372,-203.5 2372,-209.5 2366,-215.5 2360,-215.5 2360,-215.5 2266,-215.5 2266,-215.5 2260,-215.5 2254,-209.5 2254,-203.5 2254,-203.5 2254,-191.5 2254,-191.5 2254,-185.5 2260,-179.5 2266,-179.5"/>
<text text-anchor="middle" x="2313" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- testsys_cpu_cluster_l2_cpu_side -->
<g id="node102" class="node">
<title>testsys_cpu_cluster_l2_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M586.5,-48.5C586.5,-48.5 633.5,-48.5 633.5,-48.5 639.5,-48.5 645.5,-54.5 645.5,-60.5 645.5,-60.5 645.5,-72.5 645.5,-72.5 645.5,-78.5 639.5,-84.5 633.5,-84.5 633.5,-84.5 586.5,-84.5 586.5,-84.5 580.5,-84.5 574.5,-78.5 574.5,-72.5 574.5,-72.5 574.5,-60.5 574.5,-60.5 574.5,-54.5 580.5,-48.5 586.5,-48.5"/>
<text text-anchor="middle" x="610" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- testsys_cpu_cluster_toL2Bus_mem_side_ports&#45;&gt;testsys_cpu_cluster_l2_cpu_side -->
<g id="edge80" class="edge">
<title>testsys_cpu_cluster_toL2Bus_mem_side_ports&#45;&gt;testsys_cpu_cluster_l2_cpu_side</title>
<path fill="none" stroke="black" d="M2253.95,-183.76C2216.37,-176.24 2166.56,-167.37 2122,-163 2041.48,-155.1 739.37,-165.1 666,-131 648.94,-123.07 634.94,-107.2 625.21,-93.31"/>
<polygon fill="black" stroke="black" points="627.87,-90.99 619.44,-84.57 622.03,-94.85 627.87,-90.99"/>
</g>
</g>
</svg>
