<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 377</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page377-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a377.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:768px;white-space:nowrap" class="ft00">Vol. 1&#160;15-13</p>
<p style="position:absolute;top:47px;left:618px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL®&#160;AVX-512</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft02">Note&#160;that&#160;MXCSR.RM bits are ignored and&#160;unaffected by&#160;the outcome of this&#160;instruction.</p>
<p style="position:absolute;top:145px;left:69px;white-space:nowrap" class="ft02">Examples&#160;of instruction instances&#160;where&#160;the&#160;static&#160;rounding-mode&#160;is not allowed are&#160;shown below:</p>
<p style="position:absolute;top:196px;left:69px;white-space:nowrap" class="ft02">; rounding-mode already specified in&#160;the instruction&#160;immediate</p>
<p style="position:absolute;top:218px;left:69px;white-space:nowrap" class="ft02">vrndscaleps&#160;zmm7 {k6}, zmm2,&#160;0x00</p>
<p style="position:absolute;top:263px;left:69px;white-space:nowrap" class="ft02">; instructions with&#160;memory operands</p>
<p style="position:absolute;top:286px;left:69px;white-space:nowrap" class="ft02">vmulps zmm7&#160;{k6}, zmm2,[rax], {rd-sae}</p>
<p style="position:absolute;top:331px;left:69px;white-space:nowrap" class="ft02">; instructions with&#160;vector length different&#160;than MAX_VL (512-bit)</p>
<p style="position:absolute;top:353px;left:69px;white-space:nowrap" class="ft02">vaddps ymm7&#160;{k6}, ymm2, ymm4,{rd-sae}</p>
<p style="position:absolute;top:398px;left:69px;white-space:nowrap" class="ft03">15.6.5&#160;</p>
<p style="position:absolute;top:398px;left:149px;white-space:nowrap" class="ft03">Compressed Disp8*N Encoding</p>
<p style="position:absolute;top:427px;left:69px;white-space:nowrap" class="ft07">EVEX encoding supports a&#160;new&#160;displacement representation&#160;that allows for a&#160;more compact&#160;encoding&#160;of memory&#160;<br/>addressing&#160;commonly used in&#160;unrolled code,&#160;where an&#160;8-bit&#160;displacement can&#160;address&#160;a range&#160;exceeding&#160;the&#160;<br/>dynamic&#160;range&#160;of an&#160;8-bit&#160;value. This compressed&#160;displacement encoding&#160;is&#160;referred&#160;to as&#160;disp8*N,&#160;where N&#160;is a&#160;<br/>constant&#160;implied by the&#160;memory&#160;operation&#160;characteristic&#160;of each&#160;instruction.&#160;<br/>The&#160;compressed displacement&#160;is based on&#160;the assumption&#160;that the&#160;effective displacement&#160;(of&#160;a memory operand&#160;<br/>occurring in a loop) is&#160;a multiple of the granularity of&#160;the&#160;memory access of each iteration. Since the base register&#160;<br/>in&#160;memory addressing already&#160;provides&#160;byte-granular resolution, the&#160;lower&#160;bits&#160;of&#160;the traditional disp8&#160;operand&#160;<br/>become&#160;redundant,&#160;and&#160;can be&#160;implied&#160;from&#160;the memory operation&#160;characteristic.&#160;<br/>The memory&#160;operation characteristics depend on&#160;the&#160;following:</p>
<p style="position:absolute;top:593px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:594px;left:95px;white-space:nowrap" class="ft02">The&#160;destination&#160;operand is&#160;updated as&#160;a full vector,&#160;a single&#160;element,&#160;or multi-element&#160;tuples.</p>
<p style="position:absolute;top:616px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:616px;left:95px;white-space:nowrap" class="ft06">The&#160;memory&#160;source operand&#160;(or vector source&#160;operand&#160;if the&#160;destination&#160;operand is&#160;memory) is&#160;fetched&#160;(or&#160;<br/>treated) as&#160;a full vector, a&#160;single&#160;element, or&#160;multi-element tuples.</p>
<p style="position:absolute;top:655px;left:69px;white-space:nowrap" class="ft02">For example:</p>
<p style="position:absolute;top:683px;left:69px;white-space:nowrap" class="ft02">vaddps zmm7, zmm2, disp8[membase + index*8]</p>
<p style="position:absolute;top:700px;left:69px;white-space:nowrap" class="ft06">The&#160;destination zmm7 is&#160;updated as&#160;a full&#160;512-bit vector,&#160;and&#160;64-bytes&#160;of data are&#160;fetched&#160;from&#160;memory as&#160;a full&#160;<br/>vector;&#160;the&#160;next unrolled iteration may fetch from memory in&#160;64-byte granularity per iteration. There are 6&#160;bits of&#160;<br/>lowest address&#160;that&#160;can be compressed, hence&#160;N = 2^6&#160;=&#160;64. The contribution&#160;of&#160;“disp8”&#160;to effective&#160;address&#160;<br/>calculation is&#160;64*disp8.</p>
<p style="position:absolute;top:778px;left:69px;white-space:nowrap" class="ft02">vbroadcastf32x4 zmm7, disp8[membase&#160;+ index*8]</p>
<p style="position:absolute;top:795px;left:69px;white-space:nowrap" class="ft06">In VBROADCASTF32x4,&#160;memory is fetched as&#160;a 4tuple&#160;of 4&#160;32-bit entities.&#160;Hence the common lowest&#160;address bits&#160;<br/>that can be&#160;compressed are&#160;4,&#160;corresponding&#160;to&#160;the&#160;4tuple&#160;width&#160;of&#160;2^4&#160;= 16&#160;bytes&#160;(4x32&#160;bits).&#160;Therefore,&#160;N =&#160;<br/>2^4.<br/>For EVEX encoded&#160;instructions&#160;that&#160;update only one&#160;element in the&#160;destination, or&#160;the source&#160;element&#160;is fetched&#160;<br/>individually, the&#160;number of lowest&#160;address bits&#160;that can&#160;be&#160;compressed&#160;is generally the&#160;width in&#160;bytes of the&#160;data&#160;<br/>element,&#160;hence&#160;N = 2^(width).</p>
<p style="position:absolute;top:939px;left:69px;white-space:nowrap" class="ft05">15.7 MEMORY&#160;</p>
<p style="position:absolute;top:939px;left:238px;white-space:nowrap" class="ft05">ALIGNMENT&#160;</p>
<p style="position:absolute;top:973px;left:69px;white-space:nowrap" class="ft06">Memory&#160;alignment requirements on EVEX-encoded&#160;SIMD&#160;instructions are similar to&#160;VEX-encoded SIMD&#160;instruc-<br/>tions.&#160;Memory alignment&#160;applies to EVEX-encoded&#160;SIMD instructions in&#160;three categories:</p>
<p style="position:absolute;top:1012px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:1012px;left:95px;white-space:nowrap" class="ft06">Explicitly-aligned SIMD&#160;load&#160;and&#160;store instructions accessing&#160;64&#160;bytes of memory with&#160;EVEX&#160;prefix encoded&#160;<br/>vector&#160;length&#160;of&#160;512&#160;bits&#160;(e.g.,&#160;VMOVAPD,&#160;VMOVAPS,&#160;VMOVDQA, etc.). These&#160;instructions always require&#160;the&#160;<br/>memory address&#160;to be aligned&#160;on&#160;a 64-byte boundary.</p>
</div>
</body>
</html>
