$date
	Sat Dec 24 21:28:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q1_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module qtb $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 3 % next_state [2:0] $end
$var reg 1 ! out $end
$var reg 3 & state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
0#
0"
0!
$end
#5
1"
#10
0"
0$
#15
1"
#20
b1 %
0"
1#
#25
b1 %
b1 &
1"
#30
b10 %
0"
0#
#35
b11 %
b10 &
1"
#40
0"
#45
b100 %
b11 &
1"
#50
0"
#55
b101 %
b100 &
1"
#60
0"
#65
b110 %
b101 &
1"
#70
0"
#75
b0 %
b110 &
1"
#80
b111 %
0"
1#
#85
1!
b1 %
b111 &
1"
#90
b10 %
1!
0"
0#
#95
b11 %
0!
b10 &
1"
#100
0"
#105
b100 %
b11 &
1"
#110
0"
#115
b101 %
b100 &
1"
#120
0"
#125
b110 %
b101 &
1"
#130
0"
#135
b0 %
b110 &
1"
#140
b111 %
0"
1#
#145
1!
b1 %
b111 &
1"
#150
b10 %
1!
0"
0#
#155
b11 %
0!
b10 &
1"
#160
b1 %
0"
1#
#165
b1 %
b1 &
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
b10 %
0"
0#
#195
b11 %
b10 &
1"
#200
0"
#205
b100 %
b11 &
1"
#210
0"
#215
b101 %
b100 &
1"
#220
0"
#225
b110 %
b101 &
1"
#230
0"
#235
b0 %
b110 &
1"
#240
b111 %
0"
1#
#245
1!
b1 %
b111 &
1"
#250
0"
#255
b1 %
0!
b1 &
1"
#260
0"
#265
1"
#270
0"
