// Seed: 3309845202
module module_0 (
    id_1
);
  output wire id_1;
  logic [7:0] id_2;
  wire id_3 = id_3 || 1 && 1;
  wor id_4;
  assign id_3 = 1;
  assign id_1 = id_2[1];
  wire id_5;
  assign id_4 = id_3 == 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  tri0 id_8;
  wire id_9;
  assign id_8 = 1;
  always
  fork : SymbolIdentifier
    id_10;
    begin : LABEL_0
      id_2 <= 1;
    end
  join : SymbolIdentifier
  module_0 modCall_1 (id_7);
endmodule
