

================================================================
== Vitis HLS Report for 'proc_2_1_Pipeline_VITIS_LOOP_78_1'
================================================================
* Date:           Sun Mar 12 23:03:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  6.222 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.160 us|  0.160 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_1  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      67|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      39|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      39|     130|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |data_channel121_din               |         +|   0|  0|  39|          32|          32|
    |i_6_fu_92_p2                      |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln78_fu_86_p2                |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  67|          43|          41|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|    4|          8|
    |data_channel121_blk_n    |   9|          2|    1|          2|
    |data_channel12_blk_n     |   9|          2|    1|          2|
    |data_channel23_blk_n     |   9|          2|    1|          2|
    |i_fu_48                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_48                  |   4|   0|    4|          0|
    |tmp_fu_44                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  proc_2_1_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  proc_2_1_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  proc_2_1_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  proc_2_1_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  proc_2_1_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  proc_2_1_Pipeline_VITIS_LOOP_78_1|  return value|
|data_channel12_dout             |   in|   32|     ap_fifo|                     data_channel12|       pointer|
|data_channel12_num_data_valid   |   in|    5|     ap_fifo|                     data_channel12|       pointer|
|data_channel12_fifo_cap         |   in|    5|     ap_fifo|                     data_channel12|       pointer|
|data_channel12_empty_n          |   in|    1|     ap_fifo|                     data_channel12|       pointer|
|data_channel12_read             |  out|    1|     ap_fifo|                     data_channel12|       pointer|
|data_channel23_dout             |   in|   32|     ap_fifo|                     data_channel23|       pointer|
|data_channel23_num_data_valid   |   in|    2|     ap_fifo|                     data_channel23|       pointer|
|data_channel23_fifo_cap         |   in|    2|     ap_fifo|                     data_channel23|       pointer|
|data_channel23_empty_n          |   in|    1|     ap_fifo|                     data_channel23|       pointer|
|data_channel23_read             |  out|    1|     ap_fifo|                     data_channel23|       pointer|
|data_channel121_din             |  out|   32|     ap_fifo|                    data_channel121|       pointer|
|data_channel121_num_data_valid  |   in|    5|     ap_fifo|                    data_channel121|       pointer|
|data_channel121_fifo_cap        |   in|    5|     ap_fifo|                    data_channel121|       pointer|
|data_channel121_full_n          |   in|    1|     ap_fifo|                    data_channel121|       pointer|
|data_channel121_write           |  out|    1|     ap_fifo|                    data_channel121|       pointer|
|add_phi_out                     |  out|   32|      ap_vld|                        add_phi_out|       pointer|
|add_phi_out_ap_vld              |  out|    1|      ap_vld|                        add_phi_out|       pointer|
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+

