

================================================================
== Vitis HLS Report for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'
================================================================
* Date:           Fri Sep 19 13:55:24 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lane_seg_hls
* Solution:       lane_seg (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   401438|   401438|  6.022 ms|  6.022 ms|  401438|  401438|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_50_4_VITIS_LOOP_51_5  |   401436|   401436|        61|         32|          1|  12544|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 61


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 1
  Pipeline-0 : II = 32, D = 61, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.60>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ow = alloca i32 1"   --->   Operation 64 'alloca' 'ow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%oh = alloca i32 1"   --->   Operation 65 'alloca' 'oh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 66 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln50_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln50"   --->   Operation 67 'read' 'sext_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln50_cast = sext i63 %sext_ln50_read"   --->   Operation 68 'sext' 'sext_ln50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 401408, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten27"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %oh"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %ow"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body52"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i14 %indvar_flatten27" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 74 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i16 %gmem_out, i64 %sext_ln50_cast" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 75 'getelementptr' 'gmem_out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.83ns)   --->   "%icmp_ln50 = icmp_eq  i14 %indvar_flatten27_load, i14 12544" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 76 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.83ns)   --->   "%add_ln50_2 = add i14 %indvar_flatten27_load, i14 1" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 77 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc96, void %for.end98.exitStub" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 78 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%ow_load = load i7 %ow" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 79 'load' 'ow_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%oh_load = load i7 %oh" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 80 'load' 'oh_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.77ns)   --->   "%add_ln50 = add i7 %oh_load, i7 1" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 81 'add' 'add_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i7 %ow_load, i7 112" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 82 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.36ns)   --->   "%select_ln50 = select i1 %icmp_ln51, i7 0, i7 %ow_load" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 83 'select' 'select_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.36ns)   --->   "%select_ln50_1 = select i1 %icmp_ln51, i7 %add_ln50, i7 %oh_load" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 84 'select' 'select_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_cast9684_mid2_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln50_1, i1 0" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 85 'bitconcatenate' 'p_cast9684_mid2_v' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i8 %p_cast9684_mid2_v" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 86 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.74ns)   --->   "%mul_ln63 = mul i16 %zext_ln63_1, i16 226" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 87 'mul' 'mul_ln63' <Predicate = (!icmp_ln50)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln50 = or i8 %p_cast9684_mid2_v, i8 1" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 88 'or' 'or_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i8 %or_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 89 'zext' 'zext_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.74ns)   --->   "%mul_ln63_1 = mul i16 %zext_ln63_2, i16 226" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 90 'mul' 'mul_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.76ns)   --->   "%add_ln50_1 = add i8 %p_cast9684_mid2_v, i8 2" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 91 'add' 'add_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i8 %add_ln50_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 92 'zext' 'zext_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.74ns)   --->   "%mul_ln63_2 = mul i16 %zext_ln63_4, i16 226" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 93 'mul' 'mul_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln50, i1 0" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 94 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i8 %shl_ln" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 95 'zext' 'zext_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.85ns)   --->   "%add_ln63_27 = add i16 %mul_ln63, i16 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 96 'add' 'add_ln63_27' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i16 %add_ln63_27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 97 'zext' 'zext_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln63_27, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 98 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.87ns)   --->   "%sub_ln63_81 = sub i18 %p_shl1, i18 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 99 'sub' 'sub_ln63_81' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln63_8 = zext i18 %sub_ln63_81" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 100 'zext' 'zext_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%padded_addr = getelementptr i32 %padded, i64 0, i64 %zext_ln63_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 101 'getelementptr' 'padded_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.85ns)   --->   "%add_ln63_31 = add i16 %mul_ln63_2, i16 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 102 'add' 'add_ln63_31' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln63_19 = zext i16 %add_ln63_31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 103 'zext' 'zext_ln63_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln63_31, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 104 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.87ns)   --->   "%sub_ln63_83 = sub i18 %p_shl3, i18 %zext_ln63_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 105 'sub' 'sub_ln63_83' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln63_20 = zext i18 %sub_ln63_83" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 106 'zext' 'zext_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%padded_addr_12 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 107 'getelementptr' 'padded_addr_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%padded_load = load i18 %padded_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 108 'load' 'padded_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%padded_load_18 = load i18 %padded_addr_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 109 'load' 'padded_load_18' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_1 : Operation 110 [1/1] (0.77ns)   --->   "%add_ln51 = add i7 %select_ln50, i7 1" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 110 'add' 'add_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln51 = store i14 %add_ln50_2, i14 %indvar_flatten27" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 111 'store' 'store_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln51 = store i7 %select_ln50_1, i7 %oh" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 112 'store' 'store_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln51 = store i7 %add_ln51, i7 %ow" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 113 'store' 'store_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 10.8>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln63_27 = or i18 %sub_ln63_81, i18 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 114 'or' 'or_ln63_27' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln63_10 = zext i18 %or_ln63_27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 115 'zext' 'zext_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%padded_addr_1 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 116 'getelementptr' 'padded_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.87ns)   --->   "%add_ln63_28 = add i18 %sub_ln63_81, i18 2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 117 'add' 'add_ln63_28' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i18 %add_ln63_28" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 118 'zext' 'zext_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%padded_addr_2 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 119 'getelementptr' 'padded_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 120 [1/2] (1.23ns)   --->   "%padded_load = load i18 %padded_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 120 'load' 'padded_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 121 '%pf = fpext i32 %padded_load'
ST_2 : Operation 121 [1/1] (8.67ns)   --->   "%pf = fpext i32 %padded_load" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 121 'fpext' 'pf' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %pf" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 122 'bitcast' 'bitcast_ln724' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i64 %bitcast_ln724" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 123 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 124 'bitselect' 'tmp' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 125 'partselect' 'tmp1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i64 %bitcast_ln724" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 126 'trunc' 'trunc_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (1.23ns)   --->   "%padded_load_1 = load i18 %padded_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 127 'load' 'padded_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_2 : Operation 128 [2/2] (1.23ns)   --->   "%padded_load_2 = load i18 %padded_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 128 'load' 'padded_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_2 : Operation 129 [1/2] (1.23ns)   --->   "%padded_load_18 = load i18 %padded_addr_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 129 'load' 'padded_load_18' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>

State 3 <SV = 2> <Delay = 9.61>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i11 %tmp1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 130 'zext' 'zext_ln63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln63_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 131 'bitconcatenate' 'zext_ln63_2_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln63_25 = zext i53 %zext_ln63_2_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 132 'zext' 'zext_ln63_25' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.10ns)   --->   "%sub_ln63 = sub i54 0, i54 %zext_ln63_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 133 'sub' 'sub_ln63' <Predicate = (!icmp_ln50 & tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.40ns)   --->   "%select_ln63 = select i1 %tmp, i54 %sub_ln63, i54 %zext_ln63_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 134 'select' 'select_ln63' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (1.08ns)   --->   "%icmp_ln63 = icmp_eq  i63 %trunc_ln63, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 135 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.80ns)   --->   "%sub_ln63_1 = sub i12 1075, i12 %zext_ln63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 136 'sub' 'sub_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.80ns)   --->   "%icmp_ln63_1 = icmp_sgt  i12 %sub_ln63_1, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 137 'icmp' 'icmp_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.80ns)   --->   "%add_ln63 = add i12 %sub_ln63_1, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 138 'add' 'add_ln63' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.80ns)   --->   "%sub_ln63_2 = sub i12 12, i12 %sub_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 139 'sub' 'sub_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.37ns)   --->   "%select_ln63_1 = select i1 %icmp_ln63_1, i12 %add_ln63, i12 %sub_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 140 'select' 'select_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i12 %select_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 141 'sext' 'sext_ln63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.80ns)   --->   "%icmp_ln63_2 = icmp_eq  i12 %sub_ln63_1, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 142 'icmp' 'icmp_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln63_2 = trunc i54 %select_ln63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 143 'trunc' 'trunc_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.80ns)   --->   "%icmp_ln63_3 = icmp_ult  i12 %select_ln63_1, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 144 'icmp' 'icmp_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln63_26 = zext i32 %sext_ln63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 145 'zext' 'zext_ln63_26' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.50ns)   --->   "%ashr_ln63 = ashr i54 %select_ln63, i54 %zext_ln63_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 146 'ashr' 'ashr_ln63' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node a)   --->   "%trunc_ln63_3 = trunc i54 %ashr_ln63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 147 'trunc' 'trunc_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node a)   --->   "%bitcast_ln724_27 = bitcast i32 %padded_load" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 148 'bitcast' 'bitcast_ln724_27' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node a)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_27, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 149 'bitselect' 'tmp_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node a)   --->   "%select_ln63_110 = select i1 %tmp_2, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 150 'select' 'select_ln63_110' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node a)   --->   "%select_ln63_2 = select i1 %icmp_ln63_3, i16 %trunc_ln63_3, i16 %select_ln63_110" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 151 'select' 'select_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_1, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 152 'partselect' 'tmp_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.76ns)   --->   "%icmp_ln63_4 = icmp_eq  i8 %tmp_3, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 153 'icmp' 'icmp_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln63cast = trunc i32 %sext_ln63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 154 'trunc' 'sext_ln63cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.90ns)   --->   "%shl_ln63 = shl i16 %trunc_ln63_2, i16 %sext_ln63cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 155 'shl' 'shl_ln63' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_109)   --->   "%select_ln63_3 = select i1 %icmp_ln63_4, i16 %shl_ln63, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 156 'select' 'select_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_109)   --->   "%select_ln63_108 = select i1 %icmp_ln63, i16 0, i16 %select_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 157 'select' 'select_ln63_108' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_109)   --->   "%xor_ln63 = xor i1 %icmp_ln63, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 158 'xor' 'xor_ln63' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_109)   --->   "%and_ln63 = and i1 %icmp_ln63_2, i1 %xor_ln63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 159 'and' 'and_ln63' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_109 = select i1 %and_ln63, i16 %trunc_ln63_2, i16 %select_ln63_108" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 160 'select' 'select_ln63_109' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%or_ln63 = or i1 %icmp_ln63, i1 %icmp_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 161 'or' 'or_ln63' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%xor_ln63_1 = xor i1 %or_ln63, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 162 'xor' 'xor_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_1 = and i1 %icmp_ln63_1, i1 %xor_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 163 'and' 'and_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.35ns) (out node of the LUT)   --->   "%a = select i1 %and_ln63_1, i16 %select_ln63_2, i16 %select_ln63_109" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 164 'select' 'a' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 165 'sext' 'sext_ln65' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln65_1 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 166 'sext' 'sext_ln65_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln65_2 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 167 'sext' 'sext_ln65_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln65_3 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 168 'sext' 'sext_ln65_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln65_4 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 169 'sext' 'sext_ln65_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln65_5 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 170 'sext' 'sext_ln65_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln65_6 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 171 'sext' 'sext_ln65_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln65_7 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 172 'sext' 'sext_ln65_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (2.38ns)   --->   "%mul_ln65 = mul i22 %sext_ln65_7, i22 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 173 'mul' 'mul_ln65' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%p = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 174 'partselect' 'p' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 175 [1/2] (1.23ns)   --->   "%padded_load_1 = load i18 %padded_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 175 'load' 'padded_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_3 : Operation 176 [1/2] (1.23ns)   --->   "%padded_load_2 = load i18 %padded_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 176 'load' 'padded_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%empty = or i8 %shl_ln, i8 1" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 177 'or' 'empty' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln63_34 = zext i8 %empty" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 178 'zext' 'zext_ln63_34' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.85ns)   --->   "%add_ln63_33 = add i16 %mul_ln63, i16 %zext_ln63_34" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 179 'add' 'add_ln63_33' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln63_35 = zext i16 %add_ln63_33" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 180 'zext' 'zext_ln63_35' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln63_33, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 181 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.87ns)   --->   "%sub_ln63_84 = sub i18 %p_shl4, i18 %zext_ln63_35" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 182 'sub' 'sub_ln63_84' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln63_37 = zext i18 %sub_ln63_84" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 183 'zext' 'zext_ln63_37' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%padded_addr_5 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_37" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 184 'getelementptr' 'padded_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.87ns)   --->   "%add_ln63_34 = add i18 %sub_ln63_84, i18 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 185 'add' 'add_ln63_34' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln63_38 = zext i18 %add_ln63_34" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 186 'zext' 'zext_ln63_38' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%padded_addr_6 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_38" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 187 'getelementptr' 'padded_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (1.23ns)   --->   "%padded_load_3 = load i18 %padded_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 188 'load' 'padded_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_3 : Operation 189 [2/2] (1.23ns)   --->   "%padded_load_4 = load i18 %padded_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 189 'load' 'padded_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_3 : [1/1] (0.93ns)   --->   Input mux for Operation 190 '%pf_18 = fpext i32 %padded_load_18'
ST_3 : Operation 190 [1/1] (8.67ns)   --->   "%pf_18 = fpext i32 %padded_load_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 190 'fpext' 'pf_18' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln724_18 = bitcast i64 %pf_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 191 'bitcast' 'bitcast_ln724_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln63_90 = trunc i64 %bitcast_ln724_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 192 'trunc' 'trunc_ln63_90' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_18, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 193 'bitselect' 'tmp_82' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_18, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 194 'partselect' 'tmp_83' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln63_91 = trunc i64 %bitcast_ln724_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 195 'trunc' 'trunc_ln63_91' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (2.38ns)   --->   "%mul_ln65_14 = mul i26 %sext_ln65_6, i26 67108423" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 196 'mul' 'mul_ln65_14' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%p_27 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_14, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 197 'partselect' 'p_27' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (2.38ns)   --->   "%mul_ln65_37 = mul i26 %sext_ln65_6, i26 67108482" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 198 'mul' 'mul_ln65_37' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%p_54 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_37, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 199 'partselect' 'p_54' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (2.38ns)   --->   "%mul_ln65_64 = mul i24 %sext_ln65_5, i24 16777114" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 200 'mul' 'mul_ln65_64' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%p_81 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_64, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 201 'partselect' 'p_81' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (2.38ns)   --->   "%mul_ln65_90 = mul i24 %sext_ln65_5, i24 16777098" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 202 'mul' 'mul_ln65_90' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%p_108 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_90, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 203 'partselect' 'p_108' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (2.38ns)   --->   "%mul_ln65_109 = mul i27 %sext_ln65_4, i27 726" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 204 'mul' 'mul_ln65_109' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%p_135 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_109, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 205 'partselect' 'p_135' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (2.38ns)   --->   "%mul_ln65_134 = mul i23 %sext_ln65_3, i23 8388553" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 206 'mul' 'mul_ln65_134' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%p_162 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_134, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 207 'partselect' 'p_162' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (2.38ns)   --->   "%mul_ln65_157 = mul i23 %sext_ln65_3, i23 59" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 208 'mul' 'mul_ln65_157' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%p_189 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_157, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 209 'partselect' 'p_189' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (2.38ns)   --->   "%mul_ln65_178 = mul i24 %sext_ln65_5, i24 101" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 210 'mul' 'mul_ln65_178' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%p_216 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_178, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 211 'partselect' 'p_216' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (2.38ns)   --->   "%mul_ln65_200 = mul i27 %sext_ln65_4, i27 134216812" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 212 'mul' 'mul_ln65_200' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%p_269 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_200, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 213 'partselect' 'p_269' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (2.38ns)   --->   "%mul_ln65_227 = mul i25 %sext_ln65_2, i25 33554269" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 214 'mul' 'mul_ln65_227' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_296 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_227, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 215 'partselect' 'p_296' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (2.38ns)   --->   "%mul_ln65_244 = mul i27 %sext_ln65_4, i27 134216792" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 216 'mul' 'mul_ln65_244' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%p_323 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_244, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 217 'partselect' 'p_323' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (2.38ns)   --->   "%mul_ln65_269 = mul i28 %sext_ln65, i28 2294" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 218 'mul' 'mul_ln65_269' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%p_350 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_269, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 219 'partselect' 'p_350' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln66_82 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_269, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 220 'partselect' 'trunc_ln66_82' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%p_401 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a, i32 8, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 221 'partselect' 'p_401' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (2.38ns)   --->   "%mul_ln65_307 = mul i21 %sext_ln65_1, i21 11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 222 'mul' 'mul_ln65_307' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%p_426 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln65_307, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 223 'partselect' 'p_426' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%p_451 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 224 'partselect' 'p_451' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (2.38ns)   --->   "%mul_ln65_317 = mul i24 %sext_ln65_5, i24 118" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 225 'mul' 'mul_ln65_317' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%p_471 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_317, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 226 'partselect' 'p_471' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (2.38ns)   --->   "%mul_ln65_338 = mul i23 %sext_ln65_3, i23 8388571" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 227 'mul' 'mul_ln65_338' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%p_498 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_338, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 228 'partselect' 'p_498' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (2.38ns)   --->   "%mul_ln65_364 = mul i25 %sext_ln65_2, i25 33554241" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 229 'mul' 'mul_ln65_364' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%p_525 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_364, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 230 'partselect' 'p_525' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (2.38ns)   --->   "%mul_ln65_386 = mul i26 %sext_ln65_6, i26 67108383" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 231 'mul' 'mul_ln65_386' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%p_551 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_386, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 232 'partselect' 'p_551' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (2.38ns)   --->   "%mul_ln65_410 = mul i27 %sext_ln65_4, i27 958" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 233 'mul' 'mul_ln65_410' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%p_578 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_410, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 234 'partselect' 'p_578' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%p_605 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 235 'partselect' 'p_605' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (2.38ns)   --->   "%mul_ln65_439 = mul i26 %sext_ln65_6, i26 472" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 236 'mul' 'mul_ln65_439' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%p_626 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_439, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 237 'partselect' 'p_626' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 9.61>
ST_4 : Operation 238 [1/1] (0.85ns)   --->   "%add_ln63_29 = add i16 %mul_ln63_1, i16 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 238 'add' 'add_ln63_29' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln65_8 = sext i10 %p" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 239 'sext' 'sext_ln65_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : [1/1] (0.93ns)   --->   Input mux for Operation 240 '%pf_1 = fpext i32 %padded_load_1'
ST_4 : Operation 240 [1/1] (8.67ns)   --->   "%pf_1 = fpext i32 %padded_load_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 240 'fpext' 'pf_1' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln724_1 = bitcast i64 %pf_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 241 'bitcast' 'bitcast_ln724_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln63_5 = trunc i64 %bitcast_ln724_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 242 'trunc' 'trunc_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_1, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 243 'bitselect' 'tmp_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_1, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 244 'partselect' 'tmp_s' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln63_6 = trunc i64 %bitcast_ln724_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 245 'trunc' 'trunc_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.87ns)   --->   "%add_ln63_35 = add i18 %sub_ln63_84, i18 2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 246 'add' 'add_ln63_35' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln63_40 = zext i18 %add_ln63_35" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 247 'zext' 'zext_ln63_40' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%padded_addr_7 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_40" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 248 'getelementptr' 'padded_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.85ns)   --->   "%add_ln63_36 = add i16 %mul_ln63_1, i16 %zext_ln63_34" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 249 'add' 'add_ln63_36' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.85ns)   --->   "%add_ln63_39 = add i16 %mul_ln63_2, i16 %zext_ln63_34" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 250 'add' 'add_ln63_39' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/2] (1.23ns)   --->   "%padded_load_3 = load i18 %padded_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 251 'load' 'padded_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_4 : Operation 252 [1/2] (1.23ns)   --->   "%padded_load_4 = load i18 %padded_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 252 'load' 'padded_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_4 : Operation 253 [2/2] (1.23ns)   --->   "%padded_load_5 = load i18 %padded_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 253 'load' 'padded_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_4 : Operation 254 [1/1] (0.76ns)   --->   "%empty_49 = add i8 %shl_ln, i8 2" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 254 'add' 'empty_49' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln63_62 = zext i8 %empty_49" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 255 'zext' 'zext_ln63_62' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.85ns)   --->   "%add_ln63_42 = add i16 %mul_ln63, i16 %zext_ln63_62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 256 'add' 'add_ln63_42' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln63_64 = zext i16 %add_ln63_42" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 257 'zext' 'zext_ln63_64' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln63_42, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 258 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.87ns)   --->   "%sub_ln63_87 = sub i18 %p_shl7, i18 %zext_ln63_64" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 259 'sub' 'sub_ln63_87' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln63_65 = zext i18 %sub_ln63_87" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 260 'zext' 'zext_ln63_65' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%padded_addr_8 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_65" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 261 'getelementptr' 'padded_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.85ns)   --->   "%add_ln63_44 = add i16 %mul_ln63_1, i16 %zext_ln63_62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 262 'add' 'add_ln63_44' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.85ns)   --->   "%add_ln63_46 = add i16 %mul_ln63_2, i16 %zext_ln63_62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 263 'add' 'add_ln63_46' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [2/2] (1.23ns)   --->   "%padded_load_6 = load i18 %padded_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 264 'load' 'padded_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln63_54 = zext i11 %tmp_83" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 265 'zext' 'zext_ln63_54' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln63_59_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_91" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 266 'bitconcatenate' 'zext_ln63_59_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln63_105 = zext i53 %zext_ln63_59_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 267 'zext' 'zext_ln63_105' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (1.10ns)   --->   "%sub_ln63_54 = sub i54 0, i54 %zext_ln63_105" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 268 'sub' 'sub_ln63_54' <Predicate = (!icmp_ln50 & tmp_82)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.40ns)   --->   "%select_ln63_72 = select i1 %tmp_82, i54 %sub_ln63_54, i54 %zext_ln63_105" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 269 'select' 'select_ln63_72' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (1.08ns)   --->   "%icmp_ln63_90 = icmp_eq  i63 %trunc_ln63_90, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 270 'icmp' 'icmp_ln63_90' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.80ns)   --->   "%sub_ln63_55 = sub i12 1075, i12 %zext_ln63_54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 271 'sub' 'sub_ln63_55' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (0.80ns)   --->   "%icmp_ln63_91 = icmp_sgt  i12 %sub_ln63_55, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 272 'icmp' 'icmp_ln63_91' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.80ns)   --->   "%add_ln63_18 = add i12 %sub_ln63_55, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 273 'add' 'add_ln63_18' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.80ns)   --->   "%sub_ln63_56 = sub i12 12, i12 %sub_ln63_55" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 274 'sub' 'sub_ln63_56' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.37ns)   --->   "%select_ln63_73 = select i1 %icmp_ln63_91, i12 %add_ln63_18, i12 %sub_ln63_56" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 275 'select' 'select_ln63_73' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln63_36 = sext i12 %select_ln63_73" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 276 'sext' 'sext_ln63_36' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.80ns)   --->   "%icmp_ln63_92 = icmp_eq  i12 %sub_ln63_55, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 277 'icmp' 'icmp_ln63_92' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln63_92 = trunc i54 %select_ln63_72" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 278 'trunc' 'trunc_ln63_92' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.80ns)   --->   "%icmp_ln63_93 = icmp_ult  i12 %select_ln63_73, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 279 'icmp' 'icmp_ln63_93' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln63_106 = zext i32 %sext_ln63_36" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 280 'zext' 'zext_ln63_106' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (1.50ns)   --->   "%ashr_ln63_18 = ashr i54 %select_ln63_72, i54 %zext_ln63_106" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 281 'ashr' 'ashr_ln63_18' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node a_18)   --->   "%trunc_ln63_93 = trunc i54 %ashr_ln63_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 282 'trunc' 'trunc_ln63_93' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node a_18)   --->   "%bitcast_ln724_45 = bitcast i32 %padded_load_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 283 'bitcast' 'bitcast_ln724_45' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node a_18)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_45, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 284 'bitselect' 'tmp_84' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node a_18)   --->   "%select_ln63_198 = select i1 %tmp_84, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 285 'select' 'select_ln63_198' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node a_18)   --->   "%select_ln63_74 = select i1 %icmp_ln63_93, i16 %trunc_ln63_93, i16 %select_ln63_198" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 286 'select' 'select_ln63_74' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_73, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 287 'partselect' 'tmp_85' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.76ns)   --->   "%icmp_ln63_94 = icmp_eq  i8 %tmp_85, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 288 'icmp' 'icmp_ln63_94' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln63_36cast = trunc i32 %sext_ln63_36" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 289 'trunc' 'sext_ln63_36cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.90ns)   --->   "%shl_ln63_18 = shl i16 %trunc_ln63_92, i16 %sext_ln63_36cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 290 'shl' 'shl_ln63_18' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_163)   --->   "%select_ln63_75 = select i1 %icmp_ln63_94, i16 %shl_ln63_18, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 291 'select' 'select_ln63_75' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_163)   --->   "%select_ln63_162 = select i1 %icmp_ln63_90, i16 0, i16 %select_ln63_75" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 292 'select' 'select_ln63_162' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_163)   --->   "%xor_ln63_36 = xor i1 %icmp_ln63_90, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 293 'xor' 'xor_ln63_36' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_163)   --->   "%and_ln63_36 = and i1 %icmp_ln63_92, i1 %xor_ln63_36" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 294 'and' 'and_ln63_36' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_163 = select i1 %and_ln63_36, i16 %trunc_ln63_92, i16 %select_ln63_162" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 295 'select' 'select_ln63_163' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_37)   --->   "%or_ln63_18 = or i1 %icmp_ln63_90, i1 %icmp_ln63_92" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 296 'or' 'or_ln63_18' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_37)   --->   "%xor_ln63_37 = xor i1 %or_ln63_18, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 297 'xor' 'xor_ln63_37' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_37 = and i1 %icmp_ln63_91, i1 %xor_ln63_37" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 298 'and' 'and_ln63_37' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_18 = select i1 %and_ln63_37, i16 %select_ln63_74, i16 %select_ln63_163" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 299 'select' 'a_18' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln65_197 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 300 'sext' 'sext_ln65_197' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln65_198 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 301 'sext' 'sext_ln65_198' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln65_199 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 302 'sext' 'sext_ln65_199' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln65_200 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 303 'sext' 'sext_ln65_200' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln65_201 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 304 'sext' 'sext_ln65_201' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln65_202 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 305 'sext' 'sext_ln65_202' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (2.38ns)   --->   "%mul_ln65_8 = mul i22 %sext_ln65_202, i22 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 306 'mul' 'mul_ln65_8' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%p_18 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_8, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 307 'partselect' 'p_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln65_203 = sext i10 %p_18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 308 'sext' 'sext_ln65_203' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.78ns)   --->   "%add_ln66_9 = add i11 %sext_ln65_203, i11 %sext_ln65_8" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 309 'add' 'add_ln66_9' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln65_282 = sext i14 %p_27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 310 'sext' 'sext_ln65_282' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (2.38ns)   --->   "%mul_ln65_30 = mul i28 %sext_ln65_201, i28 268433893" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 311 'mul' 'mul_ln65_30' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%p_45 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_30, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 312 'partselect' 'p_45' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln66_25 = sext i14 %p_27" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 313 'sext' 'sext_ln66_25' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln66_6 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_30, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 314 'partselect' 'trunc_ln66_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.85ns)   --->   "%add_ln66_42 = add i16 %p_45, i16 %sext_ln65_282" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 315 'add' 'add_ln66_42' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.84ns)   --->   "%add_ln66_44 = add i15 %trunc_ln66_6, i15 %sext_ln66_25" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 316 'add' 'add_ln66_44' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln65_310 = sext i14 %p_54" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 317 'sext' 'sext_ln65_310' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (2.38ns)   --->   "%mul_ln65_55 = mul i28 %sext_ln65_201, i28 268433085" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 318 'mul' 'mul_ln65_55' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%p_72 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_55, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 319 'partselect' 'p_72' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln66_31 = sext i14 %p_54" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 320 'sext' 'sext_ln66_31' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln66_18 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_55, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 321 'partselect' 'trunc_ln66_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.85ns)   --->   "%add_ln66_90 = add i16 %p_72, i16 %sext_ln65_310" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 322 'add' 'add_ln66_90' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.84ns)   --->   "%add_ln66_92 = add i15 %trunc_ln66_18, i15 %sext_ln66_31" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 323 'add' 'add_ln66_92' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln65_323 = sext i12 %p_81" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 324 'sext' 'sext_ln65_323' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (2.38ns)   --->   "%mul_ln65_81 = mul i25 %sext_ln65_200, i25 190" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 325 'mul' 'mul_ln65_81' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%p_99 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_81, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 326 'partselect' 'p_99' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln65_338 = sext i13 %p_99" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 327 'sext' 'sext_ln65_338' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.82ns)   --->   "%add_ln66_141 = add i14 %sext_ln65_338, i14 %sext_ln65_323" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 328 'add' 'add_ln66_141' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (2.38ns)   --->   "%mul_ln65_101 = mul i25 %sext_ln65_200, i25 185" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 329 'mul' 'mul_ln65_101' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%p_126 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_101, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 330 'partselect' 'p_126' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (2.38ns)   --->   "%mul_ln65_126 = mul i27 %sext_ln65_199, i27 134217018" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 331 'mul' 'mul_ln65_126' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%p_153 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_126, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 332 'partselect' 'p_153' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln65_402 = sext i11 %p_162" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 333 'sext' 'sext_ln65_402' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (2.38ns)   --->   "%mul_ln65_148 = mul i26 %sext_ln65_198, i26 370" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 334 'mul' 'mul_ln65_148' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%p_180 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_148, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 335 'partselect' 'p_180' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln65_421 = sext i14 %p_180" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 336 'sext' 'sext_ln65_421' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.83ns)   --->   "%add_ln66_274 = add i15 %sext_ln65_421, i15 %sext_ln65_402" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 337 'add' 'add_ln66_274' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%p_260 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_18, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 338 'partselect' 'p_260' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (2.38ns)   --->   "%mul_ln65_218 = mul i26 %sext_ln65_198, i26 479" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 339 'mul' 'mul_ln65_218' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%p_287 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_218, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 340 'partselect' 'p_287' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln65_556 = sext i13 %p_296" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 341 'sext' 'sext_ln65_556' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (2.38ns)   --->   "%mul_ln65_236 = mul i25 %sext_ln65_200, i25 33554281" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 342 'mul' 'mul_ln65_236' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%p_314 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_236, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 343 'partselect' 'p_314' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln65_583 = sext i13 %p_314" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 344 'sext' 'sext_ln65_583' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.82ns)   --->   "%add_ln66_480 = add i14 %sext_ln65_583, i14 %sext_ln65_556" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 345 'add' 'add_ln66_480' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (2.38ns)   --->   "%mul_ln65_261 = mul i26 %sext_ln65_198, i26 67108529" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 346 'mul' 'mul_ln65_261' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%p_341 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_261, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 347 'partselect' 'p_341' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%shl_ln65_85 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 348 'bitconcatenate' 'shl_ln65_85' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln65_637 = sext i20 %shl_ln65_85" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 349 'sext' 'sext_ln65_637' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln65_86 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 350 'bitconcatenate' 'shl_ln65_86' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln65_638 = sext i18 %shl_ln65_86" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 351 'sext' 'sext_ln65_638' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln65_639 = sext i18 %shl_ln65_86" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 352 'sext' 'sext_ln65_639' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.89ns)   --->   "%add_ln65_10 = add i21 %sext_ln65_637, i21 %sext_ln65_639" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 353 'add' 'add_ln65_10' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%p_377 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln65_10, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 354 'partselect' 'p_377' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (2.38ns)   --->   "%mul_ln65_296 = mul i22 %sext_ln65_202, i22 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 355 'mul' 'mul_ln65_296' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%p_392 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_296, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 356 'partselect' 'p_392' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%p_443 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_18, i32 9, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 357 'partselect' 'p_443' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln65_774 = sext i12 %p_471" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 358 'sext' 'sext_ln65_774' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (2.38ns)   --->   "%mul_ln65_330 = mul i25 %sext_ln65_200, i25 33554292" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 359 'mul' 'mul_ln65_330' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%p_489 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_330, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 360 'partselect' 'p_489' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln65_794 = sext i13 %p_489" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 361 'sext' 'sext_ln65_794' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.82ns)   --->   "%add_ln66_705 = add i14 %sext_ln65_794, i14 %sext_ln65_774" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 362 'add' 'add_ln66_705' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (2.38ns)   --->   "%mul_ln65_356 = mul i27 %sext_ln65_199, i27 134216785" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 363 'mul' 'mul_ln65_356' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%p_516 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_356, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 364 'partselect' 'p_516' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (2.38ns)   --->   "%mul_ln65_379 = mul i27 %sext_ln65_199, i27 518" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 365 'mul' 'mul_ln65_379' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%p_542 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_379, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 366 'partselect' 'p_542' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln65_848 = sext i14 %p_551" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 367 'sext' 'sext_ln65_848' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (2.38ns)   --->   "%mul_ln65_403 = mul i26 %sext_ln65_198, i26 67108424" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 368 'mul' 'mul_ln65_403' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%p_569 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_403, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 369 'partselect' 'p_569' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln65_860 = sext i14 %p_569" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 370 'sext' 'sext_ln65_860' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.83ns)   --->   "%add_ln66_842 = add i15 %sext_ln65_860, i15 %sext_ln65_848" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 371 'add' 'add_ln66_842' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln65_875 = sext i15 %p_578" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 372 'sext' 'sext_ln65_875' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (2.38ns)   --->   "%mul_ln65_428 = mul i28 %sext_ln65_201, i28 268433259" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 373 'mul' 'mul_ln65_428' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%p_596 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_428, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 374 'partselect' 'p_596' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln66_117 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_428, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 375 'partselect' 'trunc_ln66_117' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.85ns)   --->   "%add_ln66_892 = add i16 %p_596, i16 %sext_ln65_875" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 376 'add' 'add_ln66_892' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.84ns)   --->   "%add_ln66_894 = add i15 %trunc_ln66_117, i15 %p_578" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 377 'add' 'add_ln66_894' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln65_897 = sext i14 %p_626" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 378 'sext' 'sext_ln65_897' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (2.38ns)   --->   "%mul_ln65_457 = mul i25 %sext_ln65_200, i25 33554230" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 379 'mul' 'mul_ln65_457' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%p_644 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_457, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 380 'partselect' 'p_644' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln65_907 = sext i13 %p_644" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 381 'sext' 'sext_ln65_907' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.83ns)   --->   "%add_ln66_969 = add i15 %sext_ln65_907, i15 %sext_ln65_897" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 382 'add' 'add_ln66_969' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%shl_ln65_121 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 383 'bitconcatenate' 'shl_ln65_121' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln65_912 = sext i21 %shl_ln65_121" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 384 'sext' 'sext_ln65_912' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.90ns)   --->   "%add_ln65_26 = add i22 %sext_ln65_912, i22 %sext_ln65_638" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 385 'add' 'add_ln65_26' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%p_653 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %add_ln65_26, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 386 'partselect' 'p_653' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln65_916 = sext i10 %p_653" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 387 'sext' 'sext_ln65_916' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (2.38ns)   --->   "%mul_ln65_480 = mul i26 %sext_ln65_198, i26 305" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 388 'mul' 'mul_ln65_480' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%p_671 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_480, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 389 'partselect' 'p_671' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln65_931 = sext i14 %p_671" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 390 'sext' 'sext_ln65_931' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.83ns)   --->   "%add_ln66_1020 = add i15 %sext_ln65_931, i15 %sext_ln65_916" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 391 'add' 'add_ln66_1020' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (2.38ns)   --->   "%mul_ln65_488 = mul i24 %sext_ln65_5, i24 16777132" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 392 'mul' 'mul_ln65_488' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%p_680 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_488, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 393 'partselect' 'p_680' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln65_937 = sext i12 %p_680" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 394 'sext' 'sext_ln65_937' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (2.38ns)   --->   "%mul_ln65_505 = mul i23 %sext_ln65_197, i23 49" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 395 'mul' 'mul_ln65_505' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%p_698 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_505, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 396 'partselect' 'p_698' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln65_954 = sext i11 %p_698" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 397 'sext' 'sext_ln65_954' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.80ns)   --->   "%add_ln66_1066 = add i13 %sext_ln65_954, i13 %sext_ln65_937" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 398 'add' 'add_ln66_1066' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.61>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i11 %tmp_s" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 399 'zext' 'zext_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln63_5_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 400 'bitconcatenate' 'zext_ln63_5_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln63_28 = zext i53 %zext_ln63_5_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 401 'zext' 'zext_ln63_28' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (1.10ns)   --->   "%sub_ln63_3 = sub i54 0, i54 %zext_ln63_28" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 402 'sub' 'sub_ln63_3' <Predicate = (!icmp_ln50 & tmp_4)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 403 [1/1] (0.40ns)   --->   "%select_ln63_4 = select i1 %tmp_4, i54 %sub_ln63_3, i54 %zext_ln63_28" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 403 'select' 'select_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (1.08ns)   --->   "%icmp_ln63_5 = icmp_eq  i63 %trunc_ln63_5, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 404 'icmp' 'icmp_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (0.80ns)   --->   "%sub_ln63_4 = sub i12 1075, i12 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 405 'sub' 'sub_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (0.80ns)   --->   "%icmp_ln63_6 = icmp_sgt  i12 %sub_ln63_4, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 406 'icmp' 'icmp_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 407 [1/1] (0.80ns)   --->   "%add_ln63_1 = add i12 %sub_ln63_4, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 407 'add' 'add_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 408 [1/1] (0.80ns)   --->   "%sub_ln63_5 = sub i12 12, i12 %sub_ln63_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 408 'sub' 'sub_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (0.37ns)   --->   "%select_ln63_5 = select i1 %icmp_ln63_6, i12 %add_ln63_1, i12 %sub_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 409 'select' 'select_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln63_2 = sext i12 %select_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 410 'sext' 'sext_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.80ns)   --->   "%icmp_ln63_7 = icmp_eq  i12 %sub_ln63_4, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 411 'icmp' 'icmp_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln63_7 = trunc i54 %select_ln63_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 412 'trunc' 'trunc_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.80ns)   --->   "%icmp_ln63_8 = icmp_ult  i12 %select_ln63_5, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 413 'icmp' 'icmp_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln63_29 = zext i32 %sext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 414 'zext' 'zext_ln63_29' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (1.50ns)   --->   "%ashr_ln63_1 = ashr i54 %select_ln63_4, i54 %zext_ln63_29" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 415 'ashr' 'ashr_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node a_1)   --->   "%trunc_ln63_8 = trunc i54 %ashr_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 416 'trunc' 'trunc_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node a_1)   --->   "%bitcast_ln724_28 = bitcast i32 %padded_load_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 417 'bitcast' 'bitcast_ln724_28' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node a_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_28, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 418 'bitselect' 'tmp_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node a_1)   --->   "%select_ln63_116 = select i1 %tmp_5, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 419 'select' 'select_ln63_116' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node a_1)   --->   "%select_ln63_6 = select i1 %icmp_ln63_8, i16 %trunc_ln63_8, i16 %select_ln63_116" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 420 'select' 'select_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_5, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 421 'partselect' 'tmp_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.76ns)   --->   "%icmp_ln63_9 = icmp_eq  i8 %tmp_6, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 422 'icmp' 'icmp_ln63_9' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln63_2cast = trunc i32 %sext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 423 'trunc' 'sext_ln63_2cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.90ns)   --->   "%shl_ln63_1 = shl i16 %trunc_ln63_7, i16 %sext_ln63_2cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 424 'shl' 'shl_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_112)   --->   "%select_ln63_7 = select i1 %icmp_ln63_9, i16 %shl_ln63_1, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 425 'select' 'select_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_112)   --->   "%select_ln63_111 = select i1 %icmp_ln63_5, i16 0, i16 %select_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 426 'select' 'select_ln63_111' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_112)   --->   "%xor_ln63_2 = xor i1 %icmp_ln63_5, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 427 'xor' 'xor_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_112)   --->   "%and_ln63_2 = and i1 %icmp_ln63_7, i1 %xor_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 428 'and' 'and_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_112 = select i1 %and_ln63_2, i16 %trunc_ln63_7, i16 %select_ln63_111" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 429 'select' 'select_ln63_112' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_3)   --->   "%or_ln63_1 = or i1 %icmp_ln63_5, i1 %icmp_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 430 'or' 'or_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_3)   --->   "%xor_ln63_3 = xor i1 %or_ln63_1, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 431 'xor' 'xor_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_3 = and i1 %icmp_ln63_6, i1 %xor_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 432 'and' 'and_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_1 = select i1 %and_ln63_3, i16 %select_ln63_6, i16 %select_ln63_112" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 433 'select' 'a_1' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln65_9 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 434 'sext' 'sext_ln65_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln65_10 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 435 'sext' 'sext_ln65_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln65_11 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 436 'sext' 'sext_ln65_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln65_12 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 437 'sext' 'sext_ln65_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln65_13 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 438 'sext' 'sext_ln65_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln65_14 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 439 'sext' 'sext_ln65_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln65_15 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 440 'sext' 'sext_ln65_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : [1/1] (0.93ns)   --->   Input mux for Operation 441 '%pf_2 = fpext i32 %padded_load_2'
ST_5 : Operation 441 [1/1] (8.67ns)   --->   "%pf_2 = fpext i32 %padded_load_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 441 'fpext' 'pf_2' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%bitcast_ln724_2 = bitcast i64 %pf_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 442 'bitcast' 'bitcast_ln724_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln63_10 = trunc i64 %bitcast_ln724_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 443 'trunc' 'trunc_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_2, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 444 'bitselect' 'tmp_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_2, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 445 'partselect' 'tmp_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln63_11 = trunc i64 %bitcast_ln724_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 446 'trunc' 'trunc_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 447 [1/2] (1.23ns)   --->   "%padded_load_5 = load i18 %padded_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 447 'load' 'padded_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_5 : Operation 448 [1/1] (0.00ns)   --->   "%or_ln63_30 = or i18 %sub_ln63_87, i18 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 448 'or' 'or_ln63_30' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln63_67 = zext i18 %or_ln63_30" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 449 'zext' 'zext_ln63_67' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%padded_addr_9 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_67" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 450 'getelementptr' 'padded_addr_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (0.87ns)   --->   "%add_ln63_43 = add i18 %sub_ln63_87, i18 2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 451 'add' 'add_ln63_43' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln63_68 = zext i18 %add_ln63_43" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 452 'zext' 'zext_ln63_68' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%padded_addr_10 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_68" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 453 'getelementptr' 'padded_addr_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 454 [1/2] (1.23ns)   --->   "%padded_load_6 = load i18 %padded_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 454 'load' 'padded_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_5 : Operation 455 [2/2] (1.23ns)   --->   "%padded_load_7 = load i18 %padded_addr_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 455 'load' 'padded_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_5 : Operation 456 [2/2] (1.23ns)   --->   "%padded_load_8 = load i18 %padded_addr_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 456 'load' 'padded_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_5 : Operation 457 [1/1] (2.38ns)   --->   "%mul_ln65_15 = mul i26 %sext_ln65_15, i26 67108391" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 457 'mul' 'mul_ln65_15' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%p_28 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_15, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 458 'partselect' 'p_28' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (2.38ns)   --->   "%mul_ln65_38 = mul i26 %sext_ln65_15, i26 67108442" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 459 'mul' 'mul_ln65_38' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%p_55 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_38, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 460 'partselect' 'p_55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (2.38ns)   --->   "%mul_ln65_110 = mul i23 %sext_ln65_12, i23 44" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 461 'mul' 'mul_ln65_110' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%p_136 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_110, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 462 'partselect' 'p_136' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (2.38ns)   --->   "%mul_ln65_135 = mul i25 %sext_ln65_11, i25 33554241" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 463 'mul' 'mul_ln65_135' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%p_163 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_135, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 464 'partselect' 'p_163' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (2.38ns)   --->   "%mul_ln65_158 = mul i23 %sext_ln65_12, i23 8388551" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 465 'mul' 'mul_ln65_158' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%p_190 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_158, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 466 'partselect' 'p_190' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 467 [1/1] (2.38ns)   --->   "%mul_ln65_201 = mul i28 %sext_ln65_10, i28 4941" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 467 'mul' 'mul_ln65_201' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%p_270 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_201, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 468 'partselect' 'p_270' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln66_63 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_201, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 469 'partselect' 'trunc_ln66_63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (2.38ns)   --->   "%mul_ln65_245 = mul i28 %sext_ln65_10, i28 268433563" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 470 'mul' 'mul_ln65_245' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%p_324 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_245, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 471 'partselect' 'p_324' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln66_76 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_245, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 472 'partselect' 'trunc_ln66_76' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 473 [1/1] (2.38ns)   --->   "%mul_ln65_270 = mul i28 %sext_ln65_10, i28 3441" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 473 'mul' 'mul_ln65_270' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%p_351 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_270, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 474 'partselect' 'p_351' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln66_83 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_270, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 475 'partselect' 'trunc_ln66_83' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (2.38ns)   --->   "%mul_ln65_299 = mul i21 %sext_ln65_13, i21 2097141" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 476 'mul' 'mul_ln65_299' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%p_402 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln65_299, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 477 'partselect' 'p_402' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%p_427 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %a_1, i32 11, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 478 'partselect' 'p_427' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (2.38ns)   --->   "%mul_ln65_318 = mul i23 %sext_ln65_12, i23 37" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 479 'mul' 'mul_ln65_318' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%p_472 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_318, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 480 'partselect' 'p_472' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (2.38ns)   --->   "%mul_ln65_339 = mul i27 %sext_ln65_9, i27 805" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 481 'mul' 'mul_ln65_339' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%p_499 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_339, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 482 'partselect' 'p_499' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (2.38ns)   --->   "%mul_ln65_365 = mul i28 %sext_ln65_10, i28 268434174" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 483 'mul' 'mul_ln65_365' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%p_526 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_365, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 484 'partselect' 'p_526' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln66_98 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_365, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 485 'partselect' 'trunc_ln66_98' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (2.38ns)   --->   "%mul_ln65_387 = mul i26 %sext_ln65_15, i26 67108387" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 486 'mul' 'mul_ln65_387' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 487 [1/1] (0.00ns)   --->   "%p_552 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_387, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 487 'partselect' 'p_552' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 488 [1/1] (2.38ns)   --->   "%mul_ln65_411 = mul i28 %sext_ln65_10, i28 268431300" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 488 'mul' 'mul_ln65_411' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "%p_579 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_411, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 489 'partselect' 'p_579' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln66_119 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_411, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 490 'partselect' 'trunc_ln66_119' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 491 [1/1] (2.38ns)   --->   "%mul_ln65_440 = mul i28 %sext_ln65_10, i28 1172" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 491 'mul' 'mul_ln65_440' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%p_627 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_440, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 492 'partselect' 'p_627' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln66_136 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_440, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 493 'partselect' 'trunc_ln66_136' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (2.38ns)   --->   "%mul_ln65_466 = mul i24 %sext_ln65_14, i24 104" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 494 'mul' 'mul_ln65_466' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 495 [1/1] (0.00ns)   --->   "%p_654 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_466, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 495 'partselect' 'p_654' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 496 [1/1] (2.38ns)   --->   "%mul_ln65_489 = mul i26 %sext_ln65_15, i26 299" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 496 'mul' 'mul_ln65_489' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 497 [1/1] (0.00ns)   --->   "%p_681 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_489, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 497 'partselect' 'p_681' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 498 [1/1] (2.38ns)   --->   "%mul_ln65_513 = mul i28 %sext_ln65, i28 1479" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 498 'mul' 'mul_ln65_513' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 499 [1/1] (0.00ns)   --->   "%p_707 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_513, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 499 'partselect' 'p_707' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 500 [1/1] (2.38ns)   --->   "%mul_ln65_514 = mul i28 %sext_ln65_10, i28 1570" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 500 'mul' 'mul_ln65_514' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 501 [1/1] (0.00ns)   --->   "%p_708 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_514, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 501 'partselect' 'p_708' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 502 [1/1] (2.38ns)   --->   "%mul_ln65_530 = mul i28 %sext_ln65_201, i28 1514" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 502 'mul' 'mul_ln65_530' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%p_725 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_530, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 503 'partselect' 'p_725' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln66_160 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_513, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 504 'partselect' 'trunc_ln66_160' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln66_161 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_530, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 505 'partselect' 'trunc_ln66_161' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 506 [1/1] (0.85ns)   --->   "%add_ln66_1114 = add i16 %p_725, i16 %p_707" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 506 'add' 'add_ln66_1114' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 507 [1/1] (0.84ns)   --->   "%add_ln66_1116 = add i15 %trunc_ln66_161, i15 %trunc_ln66_160" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 507 'add' 'add_ln66_1116' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln66_162 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_514, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 508 'partselect' 'trunc_ln66_162' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 9.61>
ST_6 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln63_13 = zext i16 %add_ln63_29" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 509 'zext' 'zext_ln63_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 510 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln63_29, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 510 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 511 [1/1] (0.87ns)   --->   "%sub_ln63_82 = sub i18 %p_shl2, i18 %zext_ln63_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 511 'sub' 'sub_ln63_82' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln63_14 = zext i18 %sub_ln63_82" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 512 'zext' 'zext_ln63_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 513 [1/1] (0.00ns)   --->   "%padded_addr_3 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 513 'getelementptr' 'padded_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 514 [1/1] (0.00ns)   --->   "%or_ln63_28 = or i18 %sub_ln63_82, i18 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 514 'or' 'or_ln63_28' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln63_16 = zext i18 %or_ln63_28" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 515 'zext' 'zext_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 516 [1/1] (0.00ns)   --->   "%padded_addr_4 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 516 'getelementptr' 'padded_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln63_6 = zext i11 %tmp_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 517 'zext' 'zext_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln63_8_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 518 'bitconcatenate' 'zext_ln63_8_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln63_31 = zext i53 %zext_ln63_8_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 519 'zext' 'zext_ln63_31' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 520 [1/1] (1.10ns)   --->   "%sub_ln63_6 = sub i54 0, i54 %zext_ln63_31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 520 'sub' 'sub_ln63_6' <Predicate = (!icmp_ln50 & tmp_7)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 521 [1/1] (0.40ns)   --->   "%select_ln63_8 = select i1 %tmp_7, i54 %sub_ln63_6, i54 %zext_ln63_31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 521 'select' 'select_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 522 [1/1] (1.08ns)   --->   "%icmp_ln63_10 = icmp_eq  i63 %trunc_ln63_10, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 522 'icmp' 'icmp_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 523 [1/1] (0.80ns)   --->   "%sub_ln63_7 = sub i12 1075, i12 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 523 'sub' 'sub_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 524 [1/1] (0.80ns)   --->   "%icmp_ln63_11 = icmp_sgt  i12 %sub_ln63_7, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 524 'icmp' 'icmp_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 525 [1/1] (0.80ns)   --->   "%add_ln63_2 = add i12 %sub_ln63_7, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 525 'add' 'add_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 526 [1/1] (0.80ns)   --->   "%sub_ln63_8 = sub i12 12, i12 %sub_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 526 'sub' 'sub_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 527 [1/1] (0.37ns)   --->   "%select_ln63_9 = select i1 %icmp_ln63_11, i12 %add_ln63_2, i12 %sub_ln63_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 527 'select' 'select_ln63_9' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln63_4 = sext i12 %select_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 528 'sext' 'sext_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 529 [1/1] (0.80ns)   --->   "%icmp_ln63_12 = icmp_eq  i12 %sub_ln63_7, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 529 'icmp' 'icmp_ln63_12' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln63_12 = trunc i54 %select_ln63_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 530 'trunc' 'trunc_ln63_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 531 [1/1] (0.80ns)   --->   "%icmp_ln63_13 = icmp_ult  i12 %select_ln63_9, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 531 'icmp' 'icmp_ln63_13' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln63_32 = zext i32 %sext_ln63_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 532 'zext' 'zext_ln63_32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 533 [1/1] (1.50ns)   --->   "%ashr_ln63_2 = ashr i54 %select_ln63_8, i54 %zext_ln63_32" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 533 'ashr' 'ashr_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node a_2)   --->   "%trunc_ln63_13 = trunc i54 %ashr_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 534 'trunc' 'trunc_ln63_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node a_2)   --->   "%bitcast_ln724_29 = bitcast i32 %padded_load_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 535 'bitcast' 'bitcast_ln724_29' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node a_2)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_29, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 536 'bitselect' 'tmp_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node a_2)   --->   "%select_ln63_122 = select i1 %tmp_8, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 537 'select' 'select_ln63_122' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node a_2)   --->   "%select_ln63_10 = select i1 %icmp_ln63_13, i16 %trunc_ln63_13, i16 %select_ln63_122" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 538 'select' 'select_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_9, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 539 'partselect' 'tmp_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 540 [1/1] (0.76ns)   --->   "%icmp_ln63_14 = icmp_eq  i8 %tmp_9, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 540 'icmp' 'icmp_ln63_14' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln63_4cast = trunc i32 %sext_ln63_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 541 'trunc' 'sext_ln63_4cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 542 [1/1] (0.90ns)   --->   "%shl_ln63_2 = shl i16 %trunc_ln63_12, i16 %sext_ln63_4cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 542 'shl' 'shl_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_115)   --->   "%select_ln63_11 = select i1 %icmp_ln63_14, i16 %shl_ln63_2, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 543 'select' 'select_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_115)   --->   "%select_ln63_114 = select i1 %icmp_ln63_10, i16 0, i16 %select_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 544 'select' 'select_ln63_114' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_115)   --->   "%xor_ln63_4 = xor i1 %icmp_ln63_10, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 545 'xor' 'xor_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_115)   --->   "%and_ln63_4 = and i1 %icmp_ln63_12, i1 %xor_ln63_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 546 'and' 'and_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 547 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_115 = select i1 %and_ln63_4, i16 %trunc_ln63_12, i16 %select_ln63_114" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 547 'select' 'select_ln63_115' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_5)   --->   "%or_ln63_2 = or i1 %icmp_ln63_10, i1 %icmp_ln63_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 548 'or' 'or_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_5)   --->   "%xor_ln63_5 = xor i1 %or_ln63_2, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 549 'xor' 'xor_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 550 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_5 = and i1 %icmp_ln63_11, i1 %xor_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 550 'and' 'and_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 551 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_2 = select i1 %and_ln63_5, i16 %select_ln63_10, i16 %select_ln63_115" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 551 'select' 'a_2' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln65_23 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 552 'sext' 'sext_ln65_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln65_24 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 553 'sext' 'sext_ln65_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln65_25 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 554 'sext' 'sext_ln65_25' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln65_26 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 555 'sext' 'sext_ln65_26' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln65_27 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 556 'sext' 'sext_ln65_27' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln65_28 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 557 'sext' 'sext_ln65_28' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln65_29 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 558 'sext' 'sext_ln65_29' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln65_31 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 559 'sext' 'sext_ln65_31' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : [1/1] (0.93ns)   --->   Input mux for Operation 560 '%pf_3 = fpext i32 %padded_load_3'
ST_6 : Operation 560 [1/1] (8.67ns)   --->   "%pf_3 = fpext i32 %padded_load_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 560 'fpext' 'pf_3' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 561 [1/1] (0.00ns)   --->   "%bitcast_ln724_3 = bitcast i64 %pf_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 561 'bitcast' 'bitcast_ln724_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln63_15 = trunc i64 %bitcast_ln724_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 562 'trunc' 'trunc_ln63_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_3, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 563 'bitselect' 'tmp_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_3, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 564 'partselect' 'tmp_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln63_16 = trunc i64 %bitcast_ln724_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 565 'trunc' 'trunc_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 566 [1/2] (1.23ns)   --->   "%padded_load_7 = load i18 %padded_addr_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 566 'load' 'padded_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_6 : Operation 567 [1/2] (1.23ns)   --->   "%padded_load_8 = load i18 %padded_addr_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 567 'load' 'padded_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_6 : Operation 568 [2/2] (1.23ns)   --->   "%padded_load_9 = load i18 %padded_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 568 'load' 'padded_load_9' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_6 : Operation 569 [2/2] (1.23ns)   --->   "%padded_load_10 = load i18 %padded_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 569 'load' 'padded_load_10' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_6 : Operation 570 [1/1] (2.38ns)   --->   "%mul_ln65_16 = mul i24 %sext_ln65_29, i24 16777146" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 570 'mul' 'mul_ln65_16' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 571 [1/1] (0.00ns)   --->   "%p_29 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_16, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 571 'partselect' 'p_29' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 572 [1/1] (2.38ns)   --->   "%mul_ln65_39 = mul i24 %sext_ln65_29, i24 16777122" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 572 'mul' 'mul_ln65_39' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 573 [1/1] (0.00ns)   --->   "%p_56 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_39, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 573 'partselect' 'p_56' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 574 [1/1] (2.38ns)   --->   "%mul_ln65_65 = mul i25 %sext_ln65_28, i25 33554235" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 574 'mul' 'mul_ln65_65' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 575 [1/1] (0.00ns)   --->   "%p_83 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_65, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 575 'partselect' 'p_83' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 576 [1/1] (0.00ns)   --->   "%p_110 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %a_2, i32 11, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 576 'partselect' 'p_110' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 577 [1/1] (2.38ns)   --->   "%mul_ln65_111 = mul i27 %sext_ln65_27, i27 134217126" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 577 'mul' 'mul_ln65_111' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 578 [1/1] (0.00ns)   --->   "%p_137 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_111, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 578 'partselect' 'p_137' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln65_430 = sext i11 %p_189" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 579 'sext' 'sext_ln65_430' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 580 [1/1] (2.38ns)   --->   "%mul_ln65_159 = mul i23 %sext_ln65_25, i23 8388573" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 580 'mul' 'mul_ln65_159' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 581 [1/1] (0.00ns)   --->   "%p_191 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_159, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 581 'partselect' 'p_191' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln65_432 = sext i11 %p_191" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 582 'sext' 'sext_ln65_432' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 583 [1/1] (0.79ns)   --->   "%add_ln66_318 = add i12 %sext_ln65_430, i12 %sext_ln65_432" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 583 'add' 'add_ln66_318' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 584 [1/1] (2.38ns)   --->   "%mul_ln65_179 = mul i24 %sext_ln65_29, i24 92" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 584 'mul' 'mul_ln65_179' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 585 [1/1] (0.00ns)   --->   "%p_218 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_179, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 585 'partselect' 'p_218' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 586 [1/1] (2.38ns)   --->   "%mul_ln65_198 = mul i22 %sext_ln65_31, i22 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 586 'mul' 'mul_ln65_198' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 587 [1/1] (0.00ns)   --->   "%p_244 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_198, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 587 'partselect' 'p_244' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 588 [1/1] (2.38ns)   --->   "%mul_ln65_202 = mul i27 %sext_ln65_27, i27 748" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 588 'mul' 'mul_ln65_202' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 589 [1/1] (0.00ns)   --->   "%p_271 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_202, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 589 'partselect' 'p_271' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 590 [1/1] (2.38ns)   --->   "%mul_ln65_246 = mul i26 %sext_ln65_24, i26 67108499" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 590 'mul' 'mul_ln65_246' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 591 [1/1] (0.00ns)   --->   "%p_325 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_246, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 591 'partselect' 'p_325' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 592 [1/1] (2.38ns)   --->   "%mul_ln65_271 = mul i28 %sext_ln65_23, i28 1882" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 592 'mul' 'mul_ln65_271' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 593 [1/1] (0.00ns)   --->   "%p_352 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_271, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 593 'partselect' 'p_352' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln66_84 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_271, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 594 'partselect' 'trunc_ln66_84' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 595 [1/1] (2.38ns)   --->   "%mul_ln65_295 = mul i21 %sext_ln65_26, i21 11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 595 'mul' 'mul_ln65_295' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 596 [1/1] (0.00ns)   --->   "%p_379 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln65_295, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 596 'partselect' 'p_379' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 597 [1/1] (0.00ns)   --->   "%p_428 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a_2, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 597 'partselect' 'p_428' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 598 [1/1] (2.38ns)   --->   "%mul_ln65_340 = mul i27 %sext_ln65_27, i27 134216844" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 598 'mul' 'mul_ln65_340' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 599 [1/1] (0.00ns)   --->   "%p_500 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_340, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 599 'partselect' 'p_500' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln65_820 = sext i13 %p_525" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 600 'sext' 'sext_ln65_820' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 601 [1/1] (2.38ns)   --->   "%mul_ln65_366 = mul i28 %sext_ln65_23, i28 1409" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 601 'mul' 'mul_ln65_366' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 602 [1/1] (0.00ns)   --->   "%p_527 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_366, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 602 'partselect' 'p_527' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln66_96 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_366, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 603 'partselect' 'trunc_ln66_96' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln66_286 = sext i13 %p_525" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 604 'sext' 'sext_ln66_286' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 605 [1/1] (0.85ns)   --->   "%add_ln66_793 = add i16 %sext_ln65_820, i16 %p_527" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 605 'add' 'add_ln66_793' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 606 [1/1] (0.84ns)   --->   "%add_ln66_795 = add i15 %sext_ln66_286, i15 %trunc_ln66_96" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 606 'add' 'add_ln66_795' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 607 [1/1] (2.38ns)   --->   "%mul_ln65_388 = mul i26 %sext_ln65_24, i26 67108475" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 607 'mul' 'mul_ln65_388' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 608 [1/1] (0.00ns)   --->   "%p_553 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_388, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 608 'partselect' 'p_553' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 609 [1/1] (2.38ns)   --->   "%mul_ln65_412 = mul i28 %sext_ln65_23, i28 268433906" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 609 'mul' 'mul_ln65_412' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 610 [1/1] (0.00ns)   --->   "%p_580 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_412, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 610 'partselect' 'p_580' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln66_120 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_412, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 611 'partselect' 'trunc_ln66_120' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 612 [1/1] (0.00ns)   --->   "%p_607 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_2, i32 9, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 612 'partselect' 'p_607' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 613 [1/1] (2.38ns)   --->   "%mul_ln65_441 = mul i28 %sext_ln65_23, i28 268434053" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 613 'mul' 'mul_ln65_441' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 614 [1/1] (0.00ns)   --->   "%p_628 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_441, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 614 'partselect' 'p_628' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln66_137 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_441, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 615 'partselect' 'trunc_ln66_137' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 616 [1/1] (2.38ns)   --->   "%mul_ln65_490 = mul i26 %sext_ln65_24, i26 67108577" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 616 'mul' 'mul_ln65_490' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 617 [1/1] (0.00ns)   --->   "%p_682 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_490, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 617 'partselect' 'p_682' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 618 [1/1] (2.38ns)   --->   "%mul_ln65_515 = mul i27 %sext_ln65_27, i27 847" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 618 'mul' 'mul_ln65_515' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 619 [1/1] (0.00ns)   --->   "%p_709 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_515, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 619 'partselect' 'p_709' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 620 [1/1] (2.38ns)   --->   "%mul_ln65_539 = mul i26 %sext_ln65_6, i26 265" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 620 'mul' 'mul_ln65_539' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 621 [1/1] (0.00ns)   --->   "%p_734 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_539, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 621 'partselect' 'p_734' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 622 [1/1] (2.38ns)   --->   "%mul_ln65_540 = mul i25 %sext_ln65_11, i25 33554293" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 622 'mul' 'mul_ln65_540' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 623 [1/1] (0.00ns)   --->   "%p_735 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_540, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 623 'partselect' 'p_735' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 9.61>
ST_7 : Operation 624 [1/1] (0.87ns)   --->   "%add_ln63_30 = add i18 %sub_ln63_82, i18 2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 624 'add' 'add_ln63_30' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln63_17 = zext i18 %add_ln63_30" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 625 'zext' 'zext_ln63_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 626 [1/1] (0.00ns)   --->   "%padded_addr_11 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 626 'getelementptr' 'padded_addr_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln65_30 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 627 'sext' 'sext_ln65_30' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 628 [1/1] (0.00ns)   --->   "%shl_ln65_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_2, i6 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 628 'bitconcatenate' 'shl_ln65_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln65_32 = sext i22 %shl_ln65_2" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 629 'sext' 'sext_ln65_32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_6 = sub i23 0, i23 %sext_ln65_32" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 630 'sub' 'sub_ln65_6' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 631 [1/1] (0.00ns)   --->   "%shl_ln65_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_2, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 631 'bitconcatenate' 'shl_ln65_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln65_33 = sext i17 %shl_ln65_3" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 632 'sext' 'sext_ln65_33' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln65_34 = sext i17 %shl_ln65_3" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 633 'sext' 'sext_ln65_34' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln65_35 = sext i17 %shl_ln65_3" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 634 'sext' 'sext_ln65_35' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln65_36 = sext i17 %shl_ln65_3" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 635 'sext' 'sext_ln65_36' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 636 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln65_7 = sub i23 %sub_ln65_6, i23 %sext_ln65_36" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 636 'sub' 'sub_ln65_7' <Predicate = (!icmp_ln50)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 637 [1/1] (0.00ns)   --->   "%p_2 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln65_7, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 637 'partselect' 'p_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln63_41 = zext i16 %add_ln63_36" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 638 'zext' 'zext_ln63_41' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 639 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln63_36, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 639 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 640 [1/1] (0.87ns)   --->   "%sub_ln63_85 = sub i18 %p_shl5, i18 %zext_ln63_41" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 640 'sub' 'sub_ln63_85' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln63_43 = zext i18 %sub_ln63_85" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 641 'zext' 'zext_ln63_43' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 642 [1/1] (0.00ns)   --->   "%padded_addr_14 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_43" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 642 'getelementptr' 'padded_addr_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i11 %tmp_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 643 'zext' 'zext_ln63_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln63_13_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 644 'bitconcatenate' 'zext_ln63_13_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln63_53 = zext i53 %zext_ln63_13_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 645 'zext' 'zext_ln63_53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 646 [1/1] (1.10ns)   --->   "%sub_ln63_9 = sub i54 0, i54 %zext_ln63_53" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 646 'sub' 'sub_ln63_9' <Predicate = (!icmp_ln50 & tmp_10)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 647 [1/1] (0.40ns)   --->   "%select_ln63_12 = select i1 %tmp_10, i54 %sub_ln63_9, i54 %zext_ln63_53" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 647 'select' 'select_ln63_12' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 648 [1/1] (1.08ns)   --->   "%icmp_ln63_15 = icmp_eq  i63 %trunc_ln63_15, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 648 'icmp' 'icmp_ln63_15' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 649 [1/1] (0.80ns)   --->   "%sub_ln63_10 = sub i12 1075, i12 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 649 'sub' 'sub_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 650 [1/1] (0.80ns)   --->   "%icmp_ln63_16 = icmp_sgt  i12 %sub_ln63_10, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 650 'icmp' 'icmp_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 651 [1/1] (0.80ns)   --->   "%add_ln63_3 = add i12 %sub_ln63_10, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 651 'add' 'add_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 652 [1/1] (0.80ns)   --->   "%sub_ln63_11 = sub i12 12, i12 %sub_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 652 'sub' 'sub_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 653 [1/1] (0.37ns)   --->   "%select_ln63_13 = select i1 %icmp_ln63_16, i12 %add_ln63_3, i12 %sub_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 653 'select' 'select_ln63_13' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln63_6 = sext i12 %select_ln63_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 654 'sext' 'sext_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 655 [1/1] (0.80ns)   --->   "%icmp_ln63_17 = icmp_eq  i12 %sub_ln63_10, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 655 'icmp' 'icmp_ln63_17' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln63_17 = trunc i54 %select_ln63_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 656 'trunc' 'trunc_ln63_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 657 [1/1] (0.80ns)   --->   "%icmp_ln63_18 = icmp_ult  i12 %select_ln63_13, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 657 'icmp' 'icmp_ln63_18' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln63_55 = zext i32 %sext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 658 'zext' 'zext_ln63_55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 659 [1/1] (1.50ns)   --->   "%ashr_ln63_3 = ashr i54 %select_ln63_12, i54 %zext_ln63_55" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 659 'ashr' 'ashr_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node a_3)   --->   "%trunc_ln63_18 = trunc i54 %ashr_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 660 'trunc' 'trunc_ln63_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node a_3)   --->   "%bitcast_ln724_30 = bitcast i32 %padded_load_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 661 'bitcast' 'bitcast_ln724_30' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node a_3)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_30, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 662 'bitselect' 'tmp_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node a_3)   --->   "%select_ln63_128 = select i1 %tmp_12, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 663 'select' 'select_ln63_128' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node a_3)   --->   "%select_ln63_14 = select i1 %icmp_ln63_18, i16 %trunc_ln63_18, i16 %select_ln63_128" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 664 'select' 'select_ln63_14' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_13, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 665 'partselect' 'tmp_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 666 [1/1] (0.76ns)   --->   "%icmp_ln63_19 = icmp_eq  i8 %tmp_13, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 666 'icmp' 'icmp_ln63_19' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln63_6cast = trunc i32 %sext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 667 'trunc' 'sext_ln63_6cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 668 [1/1] (0.90ns)   --->   "%shl_ln63_3 = shl i16 %trunc_ln63_17, i16 %sext_ln63_6cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 668 'shl' 'shl_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_118)   --->   "%select_ln63_15 = select i1 %icmp_ln63_19, i16 %shl_ln63_3, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 669 'select' 'select_ln63_15' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_118)   --->   "%select_ln63_117 = select i1 %icmp_ln63_15, i16 0, i16 %select_ln63_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 670 'select' 'select_ln63_117' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_118)   --->   "%xor_ln63_6 = xor i1 %icmp_ln63_15, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 671 'xor' 'xor_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_118)   --->   "%and_ln63_6 = and i1 %icmp_ln63_17, i1 %xor_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 672 'and' 'and_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 673 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_118 = select i1 %and_ln63_6, i16 %trunc_ln63_17, i16 %select_ln63_117" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 673 'select' 'select_ln63_118' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_7)   --->   "%or_ln63_3 = or i1 %icmp_ln63_15, i1 %icmp_ln63_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 674 'or' 'or_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_7)   --->   "%xor_ln63_7 = xor i1 %or_ln63_3, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 675 'xor' 'xor_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 676 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_7 = and i1 %icmp_ln63_16, i1 %xor_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 676 'and' 'and_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 677 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_3 = select i1 %and_ln63_7, i16 %select_ln63_14, i16 %select_ln63_118" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 677 'select' 'a_3' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln65_38 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 678 'sext' 'sext_ln65_38' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln65_39 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 679 'sext' 'sext_ln65_39' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln65_40 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 680 'sext' 'sext_ln65_40' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln65_41 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 681 'sext' 'sext_ln65_41' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln65_42 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 682 'sext' 'sext_ln65_42' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln65_44 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 683 'sext' 'sext_ln65_44' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln65_45 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 684 'sext' 'sext_ln65_45' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : [1/1] (0.93ns)   --->   Input mux for Operation 685 '%pf_4 = fpext i32 %padded_load_4'
ST_7 : Operation 685 [1/1] (8.67ns)   --->   "%pf_4 = fpext i32 %padded_load_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 685 'fpext' 'pf_4' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 686 [1/1] (0.00ns)   --->   "%bitcast_ln724_4 = bitcast i64 %pf_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 686 'bitcast' 'bitcast_ln724_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln63_20 = trunc i64 %bitcast_ln724_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 687 'trunc' 'trunc_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_4, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 688 'bitselect' 'tmp_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_4, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 689 'partselect' 'tmp_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln63_21 = trunc i64 %bitcast_ln724_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 690 'trunc' 'trunc_ln63_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 691 [1/2] (1.23ns)   --->   "%padded_load_9 = load i18 %padded_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 691 'load' 'padded_load_9' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_7 : Operation 692 [1/2] (1.23ns)   --->   "%padded_load_10 = load i18 %padded_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 692 'load' 'padded_load_10' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_7 : Operation 693 [2/2] (1.23ns)   --->   "%padded_load_11 = load i18 %padded_addr_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 693 'load' 'padded_load_11' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_7 : Operation 694 [2/2] (1.23ns)   --->   "%padded_load_12 = load i18 %padded_addr_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 694 'load' 'padded_load_12' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_7 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln65_283 = sext i14 %p_28" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 695 'sext' 'sext_ln65_283' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln65_284 = sext i12 %p_29" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 696 'sext' 'sext_ln65_284' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 697 [1/1] (2.38ns)   --->   "%mul_ln65_17 = mul i24 %sext_ln65_45, i24 16777124" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 697 'mul' 'mul_ln65_17' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 698 [1/1] (0.00ns)   --->   "%p_30 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_17, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 698 'partselect' 'p_30' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln65_285 = sext i12 %p_30" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 699 'sext' 'sext_ln65_285' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_52 = add i15 %sext_ln65_283, i15 %sext_ln65_285" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 700 'add' 'add_ln66_52' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 701 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_53 = add i15 %add_ln66_52, i15 %sext_ln65_284" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 701 'add' 'add_ln66_53' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln65_311 = sext i14 %p_55" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 702 'sext' 'sext_ln65_311' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 703 [1/1] (2.38ns)   --->   "%mul_ln65_40 = mul i26 %sext_ln65_44, i26 338" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 703 'mul' 'mul_ln65_40' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 704 [1/1] (0.00ns)   --->   "%p_57 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_40, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 704 'partselect' 'p_57' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln65_313 = sext i14 %p_57" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 705 'sext' 'sext_ln65_313' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 706 [1/1] (0.83ns)   --->   "%add_ln66_100 = add i15 %sext_ln65_311, i15 %sext_ln65_313" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 706 'add' 'add_ln66_100' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 707 [1/1] (0.00ns)   --->   "%shl_ln65_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_1, i8 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 707 'bitconcatenate' 'shl_ln65_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln65_324 = sext i24 %shl_ln65_23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 708 'sext' 'sext_ln65_324' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 709 [1/1] (0.93ns)   --->   "%sub_ln65_25 = sub i25 0, i25 %sext_ln65_324" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 709 'sub' 'sub_ln65_25' <Predicate = (!icmp_ln50)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 710 [1/1] (0.00ns)   --->   "%p_82 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %sub_ln65_25, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 710 'partselect' 'p_82' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln65_325 = sext i13 %p_82" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 711 'sext' 'sext_ln65_325' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln65_326 = sext i13 %p_83" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 712 'sext' 'sext_ln65_326' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 713 [1/1] (2.38ns)   --->   "%mul_ln65_66 = mul i26 %sext_ln65_44, i26 67108420" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 713 'mul' 'mul_ln65_66' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 714 [1/1] (0.00ns)   --->   "%p_84 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_66, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 714 'partselect' 'p_84' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln65_327 = sext i14 %p_84" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 715 'sext' 'sext_ln65_327' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_150 = add i15 %sext_ln65_325, i15 %sext_ln65_327" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 716 'add' 'add_ln66_150' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 717 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_151 = add i15 %add_ln66_150, i15 %sext_ln65_326" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 717 'add' 'add_ln66_151' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln65_380 = sext i11 %p_136" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 718 'sext' 'sext_ln65_380' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln65_381 = sext i15 %p_137" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 719 'sext' 'sext_ln65_381' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 720 [1/1] (2.38ns)   --->   "%mul_ln65_112 = mul i27 %sext_ln65_42, i27 721" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 720 'mul' 'mul_ln65_112' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 721 [1/1] (0.00ns)   --->   "%p_138 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_112, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 721 'partselect' 'p_138' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln65_382 = sext i15 %p_138" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 722 'sext' 'sext_ln65_382' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln66_64 = sext i11 %p_136" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 723 'sext' 'sext_ln66_64' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_234 = add i16 %sext_ln65_380, i16 %sext_ln65_382" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 724 'add' 'add_ln66_234' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 725 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_235 = add i15 %sext_ln66_64, i15 %p_138" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 725 'add' 'add_ln66_235' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 726 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_236 = add i16 %add_ln66_234, i16 %sext_ln65_381" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 726 'add' 'add_ln66_236' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 727 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_242 = add i15 %add_ln66_235, i15 %p_137" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 727 'add' 'add_ln66_242' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln65_403 = sext i13 %p_163" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 728 'sext' 'sext_ln65_403' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 729 [1/1] (0.00ns)   --->   "%shl_ln65_36 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_2, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 729 'bitconcatenate' 'shl_ln65_36' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln65_401 = sext i21 %shl_ln65_36" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 730 'sext' 'sext_ln65_401' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 731 [1/1] (0.90ns)   --->   "%sub_ln65_35 = sub i22 %sext_ln65_401, i22 %sext_ln65_35" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 731 'sub' 'sub_ln65_35' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 732 [1/1] (0.00ns)   --->   "%p_164 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_35, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 732 'partselect' 'p_164' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln65_406 = sext i10 %p_164" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 733 'sext' 'sext_ln65_406' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 734 [1/1] (2.38ns)   --->   "%mul_ln65_136 = mul i24 %sext_ln65_45, i24 16777122" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 734 'mul' 'mul_ln65_136' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 735 [1/1] (0.00ns)   --->   "%p_165 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_136, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 735 'partselect' 'p_165' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln65_407 = sext i12 %p_165" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 736 'sext' 'sext_ln65_407' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 737 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_283 = add i14 %sext_ln65_403, i14 %sext_ln65_407" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 737 'add' 'add_ln66_283' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 738 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln66_284 = add i14 %add_ln66_283, i14 %sext_ln65_406" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 738 'add' 'add_ln66_284' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 739 [1/1] (2.38ns)   --->   "%mul_ln65_160 = mul i21 %sext_ln65_41, i21 2097139" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 739 'mul' 'mul_ln65_160' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 740 [1/1] (0.00ns)   --->   "%p_192 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln65_160, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 740 'partselect' 'p_192' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 741 [1/1] (2.38ns)   --->   "%mul_ln65_180 = mul i24 %sext_ln65_45, i24 90" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 741 'mul' 'mul_ln65_180' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 742 [1/1] (0.00ns)   --->   "%p_219 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_180, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 742 'partselect' 'p_219' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 743 [1/1] (2.38ns)   --->   "%mul_ln65_199 = mul i21 %sext_ln65_41, i21 11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 743 'mul' 'mul_ln65_199' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 744 [1/1] (0.00ns)   --->   "%p_245 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln65_199, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 744 'partselect' 'p_245' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln65_550 = sext i15 %p_271" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 745 'sext' 'sext_ln65_550' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 746 [1/1] (2.38ns)   --->   "%mul_ln65_203 = mul i28 %sext_ln65_40, i28 268432099" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 746 'mul' 'mul_ln65_203' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 747 [1/1] (0.00ns)   --->   "%p_272 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_203, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 747 'partselect' 'p_272' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln66_62 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_203, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 748 'partselect' 'trunc_ln66_62' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_440 = add i16 %p_270, i16 %p_272" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 749 'add' 'add_ln66_440' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_441 = add i15 %trunc_ln66_63, i15 %trunc_ln66_62" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 750 'add' 'add_ln66_441' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 751 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_442 = add i16 %add_ln66_440, i16 %sext_ln65_550" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 751 'add' 'add_ln66_442' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 752 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_448 = add i15 %add_ln66_441, i15 %p_271" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 752 'add' 'add_ln66_448' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 753 [1/1] (0.90ns)   --->   "%sub_ln65_60 = sub i22 0, i22 %sext_ln65_401" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 753 'sub' 'sub_ln65_60' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 754 [1/1] (0.00ns)   --->   "%p_298 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_60, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 754 'partselect' 'p_298' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln65_596 = sext i14 %p_325" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 755 'sext' 'sext_ln65_596' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 756 [1/1] (2.38ns)   --->   "%mul_ln65_247 = mul i28 %sext_ln65_40, i28 268433563" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 756 'mul' 'mul_ln65_247' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 757 [1/1] (0.00ns)   --->   "%p_326 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_247, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 757 'partselect' 'p_326' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln66_75 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_247, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 758 'partselect' 'trunc_ln66_75' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_525 = add i16 %p_324, i16 %p_326" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 759 'add' 'add_ln66_525' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln66_161 = sext i14 %p_325" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 760 'sext' 'sext_ln66_161' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_526 = add i15 %trunc_ln66_76, i15 %trunc_ln66_75" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 761 'add' 'add_ln66_526' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 762 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_527 = add i16 %add_ln66_525, i16 %sext_ln65_596" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 762 'add' 'add_ln66_527' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 763 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_532 = add i15 %add_ln66_526, i15 %sext_ln66_161" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 763 'add' 'add_ln66_532' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 764 [1/1] (2.38ns)   --->   "%mul_ln65_272 = mul i25 %sext_ln65_39, i25 152" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 764 'mul' 'mul_ln65_272' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 765 [1/1] (0.00ns)   --->   "%p_353 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_272, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 765 'partselect' 'p_353' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln65_616 = sext i13 %p_353" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 766 'sext' 'sext_ln65_616' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln66_171 = sext i13 %p_353" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 767 'sext' 'sext_ln66_171' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_568 = add i16 %p_351, i16 %sext_ln65_616" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 768 'add' 'add_ln66_568' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_569 = add i15 %trunc_ln66_83, i15 %sext_ln66_171" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 769 'add' 'add_ln66_569' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 770 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_570 = add i16 %add_ln66_568, i16 %p_352" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 770 'add' 'add_ln66_570' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 771 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_575 = add i15 %add_ln66_569, i15 %trunc_ln66_84" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 771 'add' 'add_ln66_575' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 772 [1/1] (0.00ns)   --->   "%shl_ln65_95 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_2, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 772 'bitconcatenate' 'shl_ln65_95' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln65_680 = sext i19 %shl_ln65_95" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 773 'sext' 'sext_ln65_680' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 774 [1/1] (0.88ns)   --->   "%sub_ln65_79 = sub i20 %sext_ln65_680, i20 %sext_ln65_34" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 774 'sub' 'sub_ln65_79' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 775 [1/1] (0.00ns)   --->   "%p_403 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_79, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 775 'partselect' 'p_403' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 776 [1/1] (2.38ns)   --->   "%mul_ln65_300 = mul i22 %sext_ln65_38, i22 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 776 'mul' 'mul_ln65_300' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 777 [1/1] (0.00ns)   --->   "%p_404 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_300, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 777 'partselect' 'p_404' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln65_775 = sext i11 %p_472" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 778 'sext' 'sext_ln65_775' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 779 [1/1] (0.85ns)   --->   "%sub_ln65_2 = sub i17 0, i17 %sext_ln65_30" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 779 'sub' 'sub_ln65_2' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 780 [1/1] (0.00ns)   --->   "%p_473 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln65_2, i32 12, i32 16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 780 'partselect' 'p_473' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln65_776 = sext i5 %p_473" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 781 'sext' 'sext_ln65_776' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 782 [1/1] (2.38ns)   --->   "%mul_ln65_319 = mul i22 %sext_ln65_38, i22 4194283" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 782 'mul' 'mul_ln65_319' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 783 [1/1] (0.00ns)   --->   "%p_474 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_319, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 783 'partselect' 'p_474' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln65_777 = sext i10 %p_474" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 784 'sext' 'sext_ln65_777' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_710 = add i12 %sext_ln65_775, i12 %sext_ln65_777" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 785 'add' 'add_ln66_710' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 786 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln66_711 = add i12 %add_ln66_710, i12 %sext_ln65_776" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 786 'add' 'add_ln66_711' <Predicate = (!icmp_ln50)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln65_805 = sext i15 %p_499" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 787 'sext' 'sext_ln65_805' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln65_806 = sext i15 %p_500" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 788 'sext' 'sext_ln65_806' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 789 [1/1] (2.38ns)   --->   "%mul_ln65_341 = mul i28 %sext_ln65_40, i28 268433989" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 789 'mul' 'mul_ln65_341' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 790 [1/1] (0.00ns)   --->   "%p_501 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_341, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 790 'partselect' 'p_501' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln66_91 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_341, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 791 'partselect' 'trunc_ln66_91' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_752 = add i16 %sext_ln65_805, i16 %p_501" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 792 'add' 'add_ln66_752' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_753 = add i15 %p_499, i15 %trunc_ln66_91" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 793 'add' 'add_ln66_753' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 794 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_754 = add i16 %add_ln66_752, i16 %sext_ln65_806" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 794 'add' 'add_ln66_754' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 795 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_760 = add i15 %add_ln66_753, i15 %p_500" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 795 'add' 'add_ln66_760' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 796 [1/1] (2.38ns)   --->   "%mul_ln65_367 = mul i28 %sext_ln65_40, i28 268433047" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 796 'mul' 'mul_ln65_367' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 797 [1/1] (0.00ns)   --->   "%p_528 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_367, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 797 'partselect' 'p_528' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln66_97 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_367, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 798 'partselect' 'trunc_ln66_97' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln65_849 = sext i14 %p_552" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 799 'sext' 'sext_ln65_849' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 800 [1/1] (2.38ns)   --->   "%mul_ln65_389 = mul i26 %sext_ln65_44, i26 67108590" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 800 'mul' 'mul_ln65_389' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 801 [1/1] (0.00ns)   --->   "%p_554 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_389, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 801 'partselect' 'p_554' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln65_851 = sext i14 %p_554" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 802 'sext' 'sext_ln65_851' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 803 [1/1] (0.83ns)   --->   "%add_ln66_851 = add i15 %sext_ln65_849, i15 %sext_ln65_851" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 803 'add' 'add_ln66_851' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 804 [1/1] (2.38ns)   --->   "%mul_ln65_413 = mul i28 %sext_ln65_40, i28 2916" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 804 'mul' 'mul_ln65_413' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 805 [1/1] (0.00ns)   --->   "%p_581 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_413, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 805 'partselect' 'p_581' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln66_118 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_413, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 806 'partselect' 'trunc_ln66_118' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_902 = add i16 %p_579, i16 %p_581" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 807 'add' 'add_ln66_902' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_903 = add i15 %trunc_ln66_119, i15 %trunc_ln66_118" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 808 'add' 'add_ln66_903' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 809 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_904 = add i16 %add_ln66_902, i16 %p_580" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 809 'add' 'add_ln66_904' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 810 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_910 = add i15 %add_ln66_903, i15 %trunc_ln66_120" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 810 'add' 'add_ln66_910' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 811 [1/1] (0.00ns)   --->   "%p_608 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_3, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 811 'partselect' 'p_608' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 812 [1/1] (2.38ns)   --->   "%mul_ln65_442 = mul i27 %sext_ln65_42, i27 769" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 812 'mul' 'mul_ln65_442' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 813 [1/1] (0.00ns)   --->   "%p_629 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_442, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 813 'partselect' 'p_629' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln65_898 = sext i15 %p_629" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 814 'sext' 'sext_ln65_898' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 815 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_978 = add i16 %p_627, i16 %sext_ln65_898" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 815 'add' 'add_ln66_978' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_979 = add i15 %trunc_ln66_136, i15 %p_629" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 816 'add' 'add_ln66_979' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 817 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_980 = add i16 %add_ln66_978, i16 %p_628" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 817 'add' 'add_ln66_980' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 818 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_986 = add i15 %add_ln66_979, i15 %trunc_ln66_137" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 818 'add' 'add_ln66_986' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln65_917 = sext i12 %p_654" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 819 'sext' 'sext_ln65_917' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 820 [1/1] (0.00ns)   --->   "%shl_ln65_122 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_2, i7 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 820 'bitconcatenate' 'shl_ln65_122' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln65_915 = sext i23 %shl_ln65_122" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 821 'sext' 'sext_ln65_915' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 822 [1/1] (0.92ns)   --->   "%sub_ln65_132 = sub i24 %sext_ln65_915, i24 %sext_ln65_33" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 822 'sub' 'sub_ln65_132' <Predicate = (!icmp_ln50)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 823 [1/1] (0.00ns)   --->   "%p_655 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln65_132, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 823 'partselect' 'p_655' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln65_918 = sext i12 %p_655" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 824 'sext' 'sext_ln65_918' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 825 [1/1] (2.38ns)   --->   "%mul_ln65_467 = mul i25 %sext_ln65_39, i25 174" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 825 'mul' 'mul_ln65_467' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 826 [1/1] (0.00ns)   --->   "%p_656 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_467, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 826 'partselect' 'p_656' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln65_919 = sext i13 %p_656" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 827 'sext' 'sext_ln65_919' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1029 = add i14 %sext_ln65_917, i14 %sext_ln65_919" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 828 'add' 'add_ln66_1029' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 829 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln66_1030 = add i14 %add_ln66_1029, i14 %sext_ln65_918" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 829 'add' 'add_ln66_1030' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln65_938 = sext i14 %p_681" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 830 'sext' 'sext_ln65_938' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 831 [1/1] (2.38ns)   --->   "%mul_ln65_491 = mul i26 %sext_ln65_44, i26 282" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 831 'mul' 'mul_ln65_491' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 832 [1/1] (0.00ns)   --->   "%p_683 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_491, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 832 'partselect' 'p_683' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln65_940 = sext i14 %p_683" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 833 'sext' 'sext_ln65_940' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 834 [1/1] (0.83ns)   --->   "%add_ln66_1075 = add i15 %sext_ln65_938, i15 %sext_ln65_940" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 834 'add' 'add_ln66_1075' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 9.61>
ST_8 : Operation 835 [1/1] (0.87ns)   --->   "%add_ln63_37 = add i18 %sub_ln63_85, i18 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 835 'add' 'add_ln63_37' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln63_44 = zext i18 %add_ln63_37" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 836 'zext' 'zext_ln63_44' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 837 [1/1] (0.00ns)   --->   "%padded_addr_15 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_44" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 837 'getelementptr' 'padded_addr_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 838 [1/1] (0.87ns)   --->   "%add_ln63_38 = add i18 %sub_ln63_85, i18 2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 838 'add' 'add_ln63_38' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln63_46 = zext i18 %add_ln63_38" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 839 'zext' 'zext_ln63_46' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 840 [1/1] (0.00ns)   --->   "%padded_addr_16 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_46" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 840 'getelementptr' 'padded_addr_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln63_12 = zext i11 %tmp_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 841 'zext' 'zext_ln63_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln63_16_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 842 'bitconcatenate' 'zext_ln63_16_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln63_56 = zext i53 %zext_ln63_16_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 843 'zext' 'zext_ln63_56' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 844 [1/1] (1.10ns)   --->   "%sub_ln63_12 = sub i54 0, i54 %zext_ln63_56" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 844 'sub' 'sub_ln63_12' <Predicate = (!icmp_ln50 & tmp_14)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 845 [1/1] (0.40ns)   --->   "%select_ln63_16 = select i1 %tmp_14, i54 %sub_ln63_12, i54 %zext_ln63_56" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 845 'select' 'select_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 846 [1/1] (1.08ns)   --->   "%icmp_ln63_20 = icmp_eq  i63 %trunc_ln63_20, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 846 'icmp' 'icmp_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 847 [1/1] (0.80ns)   --->   "%sub_ln63_13 = sub i12 1075, i12 %zext_ln63_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 847 'sub' 'sub_ln63_13' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 848 [1/1] (0.80ns)   --->   "%icmp_ln63_21 = icmp_sgt  i12 %sub_ln63_13, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 848 'icmp' 'icmp_ln63_21' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 849 [1/1] (0.80ns)   --->   "%add_ln63_4 = add i12 %sub_ln63_13, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 849 'add' 'add_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 850 [1/1] (0.80ns)   --->   "%sub_ln63_14 = sub i12 12, i12 %sub_ln63_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 850 'sub' 'sub_ln63_14' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 851 [1/1] (0.37ns)   --->   "%select_ln63_17 = select i1 %icmp_ln63_21, i12 %add_ln63_4, i12 %sub_ln63_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 851 'select' 'select_ln63_17' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln63_8 = sext i12 %select_ln63_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 852 'sext' 'sext_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 853 [1/1] (0.80ns)   --->   "%icmp_ln63_22 = icmp_eq  i12 %sub_ln63_13, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 853 'icmp' 'icmp_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln63_22 = trunc i54 %select_ln63_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 854 'trunc' 'trunc_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 855 [1/1] (0.80ns)   --->   "%icmp_ln63_23 = icmp_ult  i12 %select_ln63_17, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 855 'icmp' 'icmp_ln63_23' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln63_58 = zext i32 %sext_ln63_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 856 'zext' 'zext_ln63_58' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 857 [1/1] (1.50ns)   --->   "%ashr_ln63_4 = ashr i54 %select_ln63_16, i54 %zext_ln63_58" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 857 'ashr' 'ashr_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node a_4)   --->   "%trunc_ln63_23 = trunc i54 %ashr_ln63_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 858 'trunc' 'trunc_ln63_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node a_4)   --->   "%bitcast_ln724_31 = bitcast i32 %padded_load_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 859 'bitcast' 'bitcast_ln724_31' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node a_4)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_31, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 860 'bitselect' 'tmp_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node a_4)   --->   "%select_ln63_134 = select i1 %tmp_16, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 861 'select' 'select_ln63_134' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node a_4)   --->   "%select_ln63_18 = select i1 %icmp_ln63_23, i16 %trunc_ln63_23, i16 %select_ln63_134" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 862 'select' 'select_ln63_18' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_17, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 863 'partselect' 'tmp_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 864 [1/1] (0.76ns)   --->   "%icmp_ln63_24 = icmp_eq  i8 %tmp_17, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 864 'icmp' 'icmp_ln63_24' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln63_8cast = trunc i32 %sext_ln63_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 865 'trunc' 'sext_ln63_8cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 866 [1/1] (0.90ns)   --->   "%shl_ln63_4 = shl i16 %trunc_ln63_22, i16 %sext_ln63_8cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 866 'shl' 'shl_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_121)   --->   "%select_ln63_19 = select i1 %icmp_ln63_24, i16 %shl_ln63_4, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 867 'select' 'select_ln63_19' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_121)   --->   "%select_ln63_120 = select i1 %icmp_ln63_20, i16 0, i16 %select_ln63_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 868 'select' 'select_ln63_120' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_121)   --->   "%xor_ln63_8 = xor i1 %icmp_ln63_20, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 869 'xor' 'xor_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_121)   --->   "%and_ln63_8 = and i1 %icmp_ln63_22, i1 %xor_ln63_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 870 'and' 'and_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 871 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_121 = select i1 %and_ln63_8, i16 %trunc_ln63_22, i16 %select_ln63_120" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 871 'select' 'select_ln63_121' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_9)   --->   "%or_ln63_4 = or i1 %icmp_ln63_20, i1 %icmp_ln63_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 872 'or' 'or_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_9)   --->   "%xor_ln63_9 = xor i1 %or_ln63_4, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 873 'xor' 'xor_ln63_9' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 874 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_9 = and i1 %icmp_ln63_21, i1 %xor_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 874 'and' 'and_ln63_9' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 875 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_4 = select i1 %and_ln63_9, i16 %select_ln63_18, i16 %select_ln63_121" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 875 'select' 'a_4' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln65_51 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 876 'sext' 'sext_ln65_51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln65_53 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 877 'sext' 'sext_ln65_53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln65_54 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 878 'sext' 'sext_ln65_54' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln65_55 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 879 'sext' 'sext_ln65_55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln65_56 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 880 'sext' 'sext_ln65_56' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln65_57 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 881 'sext' 'sext_ln65_57' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : [1/1] (0.93ns)   --->   Input mux for Operation 882 '%pf_5 = fpext i32 %padded_load_5'
ST_8 : Operation 882 [1/1] (8.67ns)   --->   "%pf_5 = fpext i32 %padded_load_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 882 'fpext' 'pf_5' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 883 [1/1] (0.00ns)   --->   "%bitcast_ln724_5 = bitcast i64 %pf_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 883 'bitcast' 'bitcast_ln724_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln63_25 = trunc i64 %bitcast_ln724_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 884 'trunc' 'trunc_ln63_25' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_5, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 885 'bitselect' 'tmp_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_5, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 886 'partselect' 'tmp_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln63_26 = trunc i64 %bitcast_ln724_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 887 'trunc' 'trunc_ln63_26' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 888 [1/2] (1.23ns)   --->   "%padded_load_11 = load i18 %padded_addr_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 888 'load' 'padded_load_11' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_8 : Operation 889 [1/2] (1.23ns)   --->   "%padded_load_12 = load i18 %padded_addr_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 889 'load' 'padded_load_12' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_8 : Operation 890 [2/2] (1.23ns)   --->   "%padded_load_13 = load i18 %padded_addr_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 890 'load' 'padded_load_13' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_8 : Operation 891 [2/2] (1.23ns)   --->   "%padded_load_14 = load i18 %padded_addr_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 891 'load' 'padded_load_14' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_8 : Operation 892 [1/1] (2.38ns)   --->   "%mul_ln65_18 = mul i26 %sext_ln65_57, i26 465" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 892 'mul' 'mul_ln65_18' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 893 [1/1] (0.00ns)   --->   "%p_31 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_18, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 893 'partselect' 'p_31' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 894 [1/1] (2.38ns)   --->   "%mul_ln65_41 = mul i27 %sext_ln65_56, i27 671" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 894 'mul' 'mul_ln65_41' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 895 [1/1] (0.00ns)   --->   "%p_58 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_41, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 895 'partselect' 'p_58' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 896 [1/1] (2.38ns)   --->   "%mul_ln65_67 = mul i27 %sext_ln65_56, i27 134217056" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 896 'mul' 'mul_ln65_67' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 897 [1/1] (0.00ns)   --->   "%p_85 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_67, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 897 'partselect' 'p_85' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 898 [1/1] (2.38ns)   --->   "%mul_ln65_91 = mul i23 %sext_ln65_55, i23 37" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 898 'mul' 'mul_ln65_91' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 899 [1/1] (0.00ns)   --->   "%p_112 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_91, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 899 'partselect' 'p_112' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 900 [1/1] (2.38ns)   --->   "%mul_ln65_113 = mul i27 %sext_ln65_56, i27 134217055" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 900 'mul' 'mul_ln65_113' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 901 [1/1] (0.00ns)   --->   "%p_139 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_113, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 901 'partselect' 'p_139' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 902 [1/1] (2.38ns)   --->   "%mul_ln65_161 = mul i25 %sext_ln65_54, i25 33554218" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 902 'mul' 'mul_ln65_161' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 903 [1/1] (0.00ns)   --->   "%p_193 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_161, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 903 'partselect' 'p_193' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 904 [1/1] (0.00ns)   --->   "%p_246 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_4, i32 9, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 904 'partselect' 'p_246' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 905 [1/1] (2.38ns)   --->   "%mul_ln65_204 = mul i28 %sext_ln65_51, i28 5589" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 905 'mul' 'mul_ln65_204' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 906 [1/1] (0.00ns)   --->   "%p_273 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_204, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 906 'partselect' 'p_273' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln66_64 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_204, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 907 'partselect' 'trunc_ln66_64' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 908 [1/1] (2.38ns)   --->   "%mul_ln65_228 = mul i24 %sext_ln65_53, i24 75" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 908 'mul' 'mul_ln65_228' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 909 [1/1] (0.00ns)   --->   "%p_300 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_228, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 909 'partselect' 'p_300' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 910 [1/1] (2.38ns)   --->   "%mul_ln65_273 = mul i27 %sext_ln65_56, i27 590" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 910 'mul' 'mul_ln65_273' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 911 [1/1] (0.00ns)   --->   "%p_354 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_273, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 911 'partselect' 'p_354' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln65_712 = sext i5 %p_427" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 912 'sext' 'sext_ln65_712' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln65_713 = sext i6 %p_428" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 913 'sext' 'sext_ln65_713' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 914 [1/1] (0.00ns)   --->   "%p_430 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %a_4, i32 11, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 914 'partselect' 'p_430' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln65_715 = sext i5 %p_430" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 915 'sext' 'sext_ln65_715' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln65_732 = sext i7 %p_443" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 916 'sext' 'sext_ln65_732' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_664 = add i8 %sext_ln65_732, i8 %sext_ln65_713" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 917 'add' 'add_ln66_664' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 918 [1/1] (0.78ns)   --->   "%add_ln66_665 = add i6 %sext_ln65_712, i6 %sext_ln65_715" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 918 'add' 'add_ln66_665' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln66_234 = sext i6 %add_ln66_665" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 919 'sext' 'sext_ln66_234' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 920 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln66_666 = add i8 %sext_ln66_234, i8 %add_ln66_664" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 920 'add' 'add_ln66_666' <Predicate = (!icmp_ln50)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 921 [1/1] (2.38ns)   --->   "%mul_ln65_342 = mul i27 %sext_ln65_56, i27 878" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 921 'mul' 'mul_ln65_342' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 922 [1/1] (0.00ns)   --->   "%p_502 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_342, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 922 'partselect' 'p_502' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 923 [1/1] (2.38ns)   --->   "%mul_ln65_368 = mul i28 %sext_ln65_51, i28 268433221" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 923 'mul' 'mul_ln65_368' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 924 [1/1] (0.00ns)   --->   "%p_529 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_368, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 924 'partselect' 'p_529' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 925 [1/1] (0.00ns)   --->   "%trunc_ln66_99 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_368, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 925 'partselect' 'trunc_ln66_99' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 926 [1/1] (2.38ns)   --->   "%mul_ln65_390 = mul i27 %sext_ln65_56, i27 134217085" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 926 'mul' 'mul_ln65_390' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 927 [1/1] (0.00ns)   --->   "%p_555 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_390, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 927 'partselect' 'p_555' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 928 [1/1] (2.38ns)   --->   "%mul_ln65_414 = mul i28 %sext_ln65_51, i28 268428707" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 928 'mul' 'mul_ln65_414' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 929 [1/1] (0.00ns)   --->   "%p_582 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_414, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 929 'partselect' 'p_582' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln66_121 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_414, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 930 'partselect' 'trunc_ln66_121' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 931 [1/1] (2.38ns)   --->   "%mul_ln65_443 = mul i25 %sext_ln65_54, i25 207" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 931 'mul' 'mul_ln65_443' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 932 [1/1] (0.00ns)   --->   "%p_630 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_443, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 932 'partselect' 'p_630' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 933 [1/1] (2.38ns)   --->   "%mul_ln65_468 = mul i26 %sext_ln65_57, i26 265" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 933 'mul' 'mul_ln65_468' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 934 [1/1] (0.00ns)   --->   "%p_657 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_468, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 934 'partselect' 'p_657' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 935 [1/1] (2.38ns)   --->   "%mul_ln65_492 = mul i25 %sext_ln65_54, i25 137" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 935 'mul' 'mul_ln65_492' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 936 [1/1] (0.00ns)   --->   "%p_684 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_492, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 936 'partselect' 'p_684' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 937 [1/1] (2.38ns)   --->   "%mul_ln65_516 = mul i28 %sext_ln65_51, i28 268434145" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 937 'mul' 'mul_ln65_516' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 938 [1/1] (0.00ns)   --->   "%p_711 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_516, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 938 'partselect' 'p_711' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln66_163 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_516, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 939 'partselect' 'trunc_ln66_163' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln65_979 = sext i13 %p_735" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 940 'sext' 'sext_ln65_979' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 941 [1/1] (2.38ns)   --->   "%mul_ln65_541 = mul i27 %sext_ln65_27, i27 134216961" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 941 'mul' 'mul_ln65_541' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 942 [1/1] (0.00ns)   --->   "%p_736 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_541, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 942 'partselect' 'p_736' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 943 [1/1] (2.38ns)   --->   "%mul_ln65_542 = mul i26 %sext_ln65_44, i26 424" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 943 'mul' 'mul_ln65_542' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 944 [1/1] (0.00ns)   --->   "%p_737 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_542, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 944 'partselect' 'p_737' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln65_981 = sext i14 %p_737" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 945 'sext' 'sext_ln65_981' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 946 [1/1] (2.38ns)   --->   "%mul_ln65_543 = mul i26 %sext_ln65_57, i26 67108426" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 946 'mul' 'mul_ln65_543' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 947 [1/1] (0.00ns)   --->   "%p_738 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_543, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 947 'partselect' 'p_738' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 948 [1/1] (0.83ns)   --->   "%add_ln66_1174 = add i15 %sext_ln65_979, i15 %sext_ln65_981" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 948 'add' 'add_ln66_1174' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.61>
ST_9 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln63_15 = zext i11 %tmp_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 949 'zext' 'zext_ln63_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln63_19_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 950 'bitconcatenate' 'zext_ln63_19_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln63_59 = zext i53 %zext_ln63_19_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 951 'zext' 'zext_ln63_59' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 952 [1/1] (1.10ns)   --->   "%sub_ln63_15 = sub i54 0, i54 %zext_ln63_59" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 952 'sub' 'sub_ln63_15' <Predicate = (!icmp_ln50 & tmp_18)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 953 [1/1] (0.40ns)   --->   "%select_ln63_20 = select i1 %tmp_18, i54 %sub_ln63_15, i54 %zext_ln63_59" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 953 'select' 'select_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 954 [1/1] (1.08ns)   --->   "%icmp_ln63_25 = icmp_eq  i63 %trunc_ln63_25, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 954 'icmp' 'icmp_ln63_25' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 955 [1/1] (0.80ns)   --->   "%sub_ln63_16 = sub i12 1075, i12 %zext_ln63_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 955 'sub' 'sub_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 956 [1/1] (0.80ns)   --->   "%icmp_ln63_26 = icmp_sgt  i12 %sub_ln63_16, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 956 'icmp' 'icmp_ln63_26' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 957 [1/1] (0.80ns)   --->   "%add_ln63_5 = add i12 %sub_ln63_16, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 957 'add' 'add_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 958 [1/1] (0.80ns)   --->   "%sub_ln63_17 = sub i12 12, i12 %sub_ln63_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 958 'sub' 'sub_ln63_17' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 959 [1/1] (0.37ns)   --->   "%select_ln63_21 = select i1 %icmp_ln63_26, i12 %add_ln63_5, i12 %sub_ln63_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 959 'select' 'select_ln63_21' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln63_10 = sext i12 %select_ln63_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 960 'sext' 'sext_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 961 [1/1] (0.80ns)   --->   "%icmp_ln63_27 = icmp_eq  i12 %sub_ln63_16, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 961 'icmp' 'icmp_ln63_27' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln63_27 = trunc i54 %select_ln63_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 962 'trunc' 'trunc_ln63_27' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 963 [1/1] (0.80ns)   --->   "%icmp_ln63_28 = icmp_ult  i12 %select_ln63_21, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 963 'icmp' 'icmp_ln63_28' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln63_61 = zext i32 %sext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 964 'zext' 'zext_ln63_61' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 965 [1/1] (1.50ns)   --->   "%ashr_ln63_5 = ashr i54 %select_ln63_20, i54 %zext_ln63_61" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 965 'ashr' 'ashr_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node a_5)   --->   "%trunc_ln63_28 = trunc i54 %ashr_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 966 'trunc' 'trunc_ln63_28' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node a_5)   --->   "%bitcast_ln724_32 = bitcast i32 %padded_load_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 967 'bitcast' 'bitcast_ln724_32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node a_5)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_32, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 968 'bitselect' 'tmp_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node a_5)   --->   "%select_ln63_140 = select i1 %tmp_20, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 969 'select' 'select_ln63_140' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node a_5)   --->   "%select_ln63_22 = select i1 %icmp_ln63_28, i16 %trunc_ln63_28, i16 %select_ln63_140" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 970 'select' 'select_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_21, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 971 'partselect' 'tmp_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 972 [1/1] (0.76ns)   --->   "%icmp_ln63_29 = icmp_eq  i8 %tmp_21, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 972 'icmp' 'icmp_ln63_29' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln63_10cast = trunc i32 %sext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 973 'trunc' 'sext_ln63_10cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 974 [1/1] (0.90ns)   --->   "%shl_ln63_5 = shl i16 %trunc_ln63_27, i16 %sext_ln63_10cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 974 'shl' 'shl_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_124)   --->   "%select_ln63_23 = select i1 %icmp_ln63_29, i16 %shl_ln63_5, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 975 'select' 'select_ln63_23' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_124)   --->   "%select_ln63_123 = select i1 %icmp_ln63_25, i16 0, i16 %select_ln63_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 976 'select' 'select_ln63_123' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_124)   --->   "%xor_ln63_10 = xor i1 %icmp_ln63_25, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 977 'xor' 'xor_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_124)   --->   "%and_ln63_10 = and i1 %icmp_ln63_27, i1 %xor_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 978 'and' 'and_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 979 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_124 = select i1 %and_ln63_10, i16 %trunc_ln63_27, i16 %select_ln63_123" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 979 'select' 'select_ln63_124' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_11)   --->   "%or_ln63_5 = or i1 %icmp_ln63_25, i1 %icmp_ln63_27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 980 'or' 'or_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_11)   --->   "%xor_ln63_11 = xor i1 %or_ln63_5, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 981 'xor' 'xor_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 982 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_11 = and i1 %icmp_ln63_26, i1 %xor_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 982 'and' 'and_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 983 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_5 = select i1 %and_ln63_11, i16 %select_ln63_22, i16 %select_ln63_124" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 983 'select' 'a_5' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln65_65 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 984 'sext' 'sext_ln65_65' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln65_67 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 985 'sext' 'sext_ln65_67' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln65_69 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 986 'sext' 'sext_ln65_69' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln65_70 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 987 'sext' 'sext_ln65_70' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln65_71 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 988 'sext' 'sext_ln65_71' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln65_73 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 989 'sext' 'sext_ln65_73' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 990 [1/1] (2.38ns)   --->   "%mul_ln65_1 = mul i23 %sext_ln65_73, i23 8388555" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 990 'mul' 'mul_ln65_1' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 991 [1/1] (0.00ns)   --->   "%p_5 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_1, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 991 'partselect' 'p_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln63_70 = zext i16 %add_ln63_44" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 992 'zext' 'zext_ln63_70' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 993 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln63_44, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 993 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 994 [1/1] (0.87ns)   --->   "%sub_ln63_88 = sub i18 %p_shl8, i18 %zext_ln63_70" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 994 'sub' 'sub_ln63_88' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln63_71 = zext i18 %sub_ln63_88" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 995 'zext' 'zext_ln63_71' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 996 [1/1] (0.00ns)   --->   "%padded_addr_17 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_71" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 996 'getelementptr' 'padded_addr_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 997 [1/1] (0.00ns)   --->   "%or_ln63_31 = or i18 %sub_ln63_88, i18 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 997 'or' 'or_ln63_31' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln63_73 = zext i18 %or_ln63_31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 998 'zext' 'zext_ln63_73' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 999 [1/1] (0.00ns)   --->   "%padded_addr_18 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_73" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 999 'getelementptr' 'padded_addr_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : [1/1] (0.93ns)   --->   Input mux for Operation 1000 '%pf_6 = fpext i32 %padded_load_6'
ST_9 : Operation 1000 [1/1] (8.67ns)   --->   "%pf_6 = fpext i32 %padded_load_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1000 'fpext' 'pf_6' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 1001 [1/1] (0.00ns)   --->   "%bitcast_ln724_6 = bitcast i64 %pf_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1001 'bitcast' 'bitcast_ln724_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln63_30 = trunc i64 %bitcast_ln724_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1002 'trunc' 'trunc_ln63_30' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_6, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1003 'bitselect' 'tmp_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_6, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1004 'partselect' 'tmp_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln63_31 = trunc i64 %bitcast_ln724_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1005 'trunc' 'trunc_ln63_31' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1006 [1/2] (1.23ns)   --->   "%padded_load_13 = load i18 %padded_addr_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1006 'load' 'padded_load_13' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_9 : Operation 1007 [1/2] (1.23ns)   --->   "%padded_load_14 = load i18 %padded_addr_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1007 'load' 'padded_load_14' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_9 : Operation 1008 [2/2] (1.23ns)   --->   "%padded_load_15 = load i18 %padded_addr_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1008 'load' 'padded_load_15' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_9 : Operation 1009 [2/2] (1.23ns)   --->   "%padded_load_16 = load i18 %padded_addr_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1009 'load' 'padded_load_16' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_9 : Operation 1010 [1/1] (0.00ns)   --->   "%shl_ln65_18 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_5, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1010 'bitconcatenate' 'shl_ln65_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln65_287 = sext i21 %shl_ln65_18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1011 'sext' 'sext_ln65_287' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1012 [1/1] (2.38ns)   --->   "%mul_ln65_42 = mul i24 %sext_ln65_71, i24 16777124" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1012 'mul' 'mul_ln65_42' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1013 [1/1] (0.00ns)   --->   "%p_59 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_42, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1013 'partselect' 'p_59' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1014 [1/1] (2.38ns)   --->   "%mul_ln65_68 = mul i26 %sext_ln65_70, i26 67108589" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1014 'mul' 'mul_ln65_68' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1015 [1/1] (0.00ns)   --->   "%p_86 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_68, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1015 'partselect' 'p_86' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1016 [1/1] (2.38ns)   --->   "%mul_ln65_114 = mul i26 %sext_ln65_70, i26 67108590" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1016 'mul' 'mul_ln65_114' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1017 [1/1] (0.00ns)   --->   "%p_140 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_114, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1017 'partselect' 'p_140' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln65_431 = sext i11 %p_190" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1018 'sext' 'sext_ln65_431' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln65_433 = sext i9 %p_192" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1019 'sext' 'sext_ln65_433' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1020 [1/1] (0.90ns)   --->   "%sub_ln65_154 = sub i22 %sext_ln65_69, i22 %sext_ln65_287" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1020 'sub' 'sub_ln65_154' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1021 [1/1] (0.00ns)   --->   "%p_194 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_154, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1021 'partselect' 'p_194' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln65_435 = sext i10 %p_194" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1022 'sext' 'sext_ln65_435' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1023 [1/1] (0.78ns)   --->   "%add_ln66_325 = add i11 %sext_ln65_433, i11 %sext_ln65_435" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1023 'add' 'add_ln66_325' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln66_92 = sext i11 %add_ln66_325" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1024 'sext' 'sext_ln66_92' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1025 [1/1] (0.79ns)   --->   "%add_ln66_326 = add i12 %sext_ln66_92, i12 %sext_ln65_431" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1025 'add' 'add_ln66_326' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1026 [1/1] (2.38ns)   --->   "%mul_ln65_205 = mul i28 %sext_ln65_65, i28 268432612" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1026 'mul' 'mul_ln65_205' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1027 [1/1] (0.00ns)   --->   "%p_274 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_205, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1027 'partselect' 'p_274' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln66_65 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_205, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1028 'partselect' 'trunc_ln66_65' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1029 [1/1] (2.38ns)   --->   "%mul_ln65_229 = mul i22 %sext_ln65_69, i22 4194285" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1029 'mul' 'mul_ln65_229' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1030 [1/1] (0.00ns)   --->   "%p_301 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_229, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1030 'partselect' 'p_301' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1031 [1/1] (2.38ns)   --->   "%mul_ln65_248 = mul i27 %sext_ln65_67, i27 134216939" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1031 'mul' 'mul_ln65_248' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1032 [1/1] (0.00ns)   --->   "%p_328 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_248, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1032 'partselect' 'p_328' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1033 [1/1] (2.38ns)   --->   "%mul_ln65_274 = mul i26 %sext_ln65_70, i26 67108605" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1033 'mul' 'mul_ln65_274' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1034 [1/1] (0.00ns)   --->   "%p_355 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_274, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1034 'partselect' 'p_355' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln65_743 = sext i4 %p_451" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1035 'sext' 'sext_ln65_743' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1036 [1/1] (0.00ns)   --->   "%p_453 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_5, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1036 'partselect' 'p_453' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln65_747 = sext i4 %p_453" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1037 'sext' 'sext_ln65_747' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1038 [1/1] (0.79ns)   --->   "%add_ln66_689 = add i5 %sext_ln65_747, i5 %sext_ln65_743" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1038 'add' 'add_ln66_689' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1039 [1/1] (2.38ns)   --->   "%mul_ln65_343 = mul i27 %sext_ln65_67, i27 692" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1039 'mul' 'mul_ln65_343' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1040 [1/1] (0.00ns)   --->   "%p_503 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_343, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1040 'partselect' 'p_503' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1041 [1/1] (2.38ns)   --->   "%mul_ln65_369 = mul i27 %sext_ln65_67, i27 134216856" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1041 'mul' 'mul_ln65_369' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1042 [1/1] (0.00ns)   --->   "%p_530 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_369, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1042 'partselect' 'p_530' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln65_821 = sext i15 %p_530" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1043 'sext' 'sext_ln65_821' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_803 = add i16 %p_528, i16 %sext_ln65_821" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1044 'add' 'add_ln66_803' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_804 = add i15 %trunc_ln66_97, i15 %p_530" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1045 'add' 'add_ln66_804' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1046 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_805 = add i16 %add_ln66_803, i16 %p_526" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1046 'add' 'add_ln66_805' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1047 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_811 = add i15 %add_ln66_804, i15 %trunc_ln66_98" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1047 'add' 'add_ln66_811' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1048 [1/1] (2.38ns)   --->   "%mul_ln65_415 = mul i28 %sext_ln65_65, i28 3935" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1048 'mul' 'mul_ln65_415' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1049 [1/1] (0.00ns)   --->   "%p_583 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_415, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1049 'partselect' 'p_583' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1050 [1/1] (0.00ns)   --->   "%trunc_ln66_122 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_415, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1050 'partselect' 'trunc_ln66_122' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1051 [1/1] (2.38ns)   --->   "%mul_ln65_444 = mul i28 %sext_ln65_65, i28 268434242" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1051 'mul' 'mul_ln65_444' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1052 [1/1] (0.00ns)   --->   "%p_631 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_444, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1052 'partselect' 'p_631' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1053 [1/1] (0.00ns)   --->   "%trunc_ln66_138 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_444, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1053 'partselect' 'trunc_ln66_138' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1054 [1/1] (2.38ns)   --->   "%mul_ln65_469 = mul i24 %sext_ln65_71, i24 16777139" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1054 'mul' 'mul_ln65_469' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1055 [1/1] (0.00ns)   --->   "%p_658 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_469, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1055 'partselect' 'p_658' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln65_941 = sext i13 %p_684" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1056 'sext' 'sext_ln65_941' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1057 [1/1] (2.38ns)   --->   "%mul_ln65_493 = mul i26 %sext_ln65_70, i26 376" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1057 'mul' 'mul_ln65_493' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1058 [1/1] (0.00ns)   --->   "%p_685 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_493, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1058 'partselect' 'p_685' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln65_942 = sext i14 %p_685" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1059 'sext' 'sext_ln65_942' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1060 [1/1] (0.83ns)   --->   "%add_ln66_1077 = add i15 %sext_ln65_942, i15 %sext_ln65_941" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1060 'add' 'add_ln66_1077' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1061 [1/1] (2.38ns)   --->   "%mul_ln65_517 = mul i27 %sext_ln65_67, i27 552" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1061 'mul' 'mul_ln65_517' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1062 [1/1] (0.00ns)   --->   "%p_712 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_517, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1062 'partselect' 'p_712' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln65_978 = sext i14 %p_734" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1063 'sext' 'sext_ln65_978' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1064 [1/1] (2.38ns)   --->   "%mul_ln65_544 = mul i27 %sext_ln65_67, i27 134217019" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1064 'mul' 'mul_ln65_544' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1065 [1/1] (0.00ns)   --->   "%p_739 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_544, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1065 'partselect' 'p_739' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1066 [1/1] (2.38ns)   --->   "%mul_ln65_556 = mul i25 %sext_ln65_200, i25 245" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1066 'mul' 'mul_ln65_556' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1067 [1/1] (0.00ns)   --->   "%p_752 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_556, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1067 'partselect' 'p_752' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln65_993 = sext i13 %p_752" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1068 'sext' 'sext_ln65_993' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1069 [1/1] (0.83ns)   --->   "%add_ln66_1165 = add i15 %sext_ln65_993, i15 %sext_ln65_978" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1069 'add' 'add_ln66_1165' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1070 [1/1] (2.38ns)   --->   "%mul_ln65_565 = mul i26 %sext_ln65_6, i26 277" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1070 'mul' 'mul_ln65_565' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1071 [1/1] (0.00ns)   --->   "%p_761 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_565, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1071 'partselect' 'p_761' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1072 [1/1] (2.38ns)   --->   "%mul_ln65_566 = mul i27 %sext_ln65_9, i27 918" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1072 'mul' 'mul_ln65_566' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1073 [1/1] (0.00ns)   --->   "%p_762 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_566, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1073 'partselect' 'p_762' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 1074 [1/1] (2.38ns)   --->   "%mul_ln65_567 = mul i25 %sext_ln65_28, i25 222" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1074 'mul' 'mul_ln65_567' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1075 [1/1] (0.00ns)   --->   "%p_763 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_567, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1075 'partselect' 'p_763' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 9.61>
ST_10 : Operation 1076 [1/1] (0.00ns)   --->   "%or_ln63_29 = or i18 %sub_ln63_83, i18 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1076 'or' 'or_ln63_29' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln63_22 = zext i18 %or_ln63_29" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1077 'zext' 'zext_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1078 [1/1] (0.00ns)   --->   "%padded_addr_13 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1078 'getelementptr' 'padded_addr_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln65_66 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1079 'sext' 'sext_ln65_66' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1080 [1/1] (0.87ns)   --->   "%add_ln63_45 = add i18 %sub_ln63_88, i18 2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1080 'add' 'add_ln63_45' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln63_74 = zext i18 %add_ln63_45" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1081 'zext' 'zext_ln63_74' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1082 [1/1] (0.00ns)   --->   "%padded_addr_19 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_74" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1082 'getelementptr' 'padded_addr_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln63_18 = zext i11 %tmp_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1083 'zext' 'zext_ln63_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln63_23_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1084 'bitconcatenate' 'zext_ln63_23_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln63_81 = zext i53 %zext_ln63_23_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1085 'zext' 'zext_ln63_81' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1086 [1/1] (1.10ns)   --->   "%sub_ln63_18 = sub i54 0, i54 %zext_ln63_81" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1086 'sub' 'sub_ln63_18' <Predicate = (!icmp_ln50 & tmp_22)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1087 [1/1] (0.40ns)   --->   "%select_ln63_24 = select i1 %tmp_22, i54 %sub_ln63_18, i54 %zext_ln63_81" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1087 'select' 'select_ln63_24' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1088 [1/1] (1.08ns)   --->   "%icmp_ln63_30 = icmp_eq  i63 %trunc_ln63_30, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1088 'icmp' 'icmp_ln63_30' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1089 [1/1] (0.80ns)   --->   "%sub_ln63_19 = sub i12 1075, i12 %zext_ln63_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1089 'sub' 'sub_ln63_19' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1090 [1/1] (0.80ns)   --->   "%icmp_ln63_31 = icmp_sgt  i12 %sub_ln63_19, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1090 'icmp' 'icmp_ln63_31' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1091 [1/1] (0.80ns)   --->   "%add_ln63_6 = add i12 %sub_ln63_19, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1091 'add' 'add_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1092 [1/1] (0.80ns)   --->   "%sub_ln63_20 = sub i12 12, i12 %sub_ln63_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1092 'sub' 'sub_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1093 [1/1] (0.37ns)   --->   "%select_ln63_25 = select i1 %icmp_ln63_31, i12 %add_ln63_6, i12 %sub_ln63_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1093 'select' 'select_ln63_25' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln63_12 = sext i12 %select_ln63_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1094 'sext' 'sext_ln63_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1095 [1/1] (0.80ns)   --->   "%icmp_ln63_32 = icmp_eq  i12 %sub_ln63_19, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1095 'icmp' 'icmp_ln63_32' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln63_32 = trunc i54 %select_ln63_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1096 'trunc' 'trunc_ln63_32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1097 [1/1] (0.80ns)   --->   "%icmp_ln63_33 = icmp_ult  i12 %select_ln63_25, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1097 'icmp' 'icmp_ln63_33' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln63_82 = zext i32 %sext_ln63_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1098 'zext' 'zext_ln63_82' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1099 [1/1] (1.50ns)   --->   "%ashr_ln63_6 = ashr i54 %select_ln63_24, i54 %zext_ln63_82" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1099 'ashr' 'ashr_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node a_6)   --->   "%trunc_ln63_33 = trunc i54 %ashr_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1100 'trunc' 'trunc_ln63_33' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node a_6)   --->   "%bitcast_ln724_33 = bitcast i32 %padded_load_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1101 'bitcast' 'bitcast_ln724_33' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node a_6)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_33, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1102 'bitselect' 'tmp_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node a_6)   --->   "%select_ln63_146 = select i1 %tmp_24, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1103 'select' 'select_ln63_146' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node a_6)   --->   "%select_ln63_26 = select i1 %icmp_ln63_33, i16 %trunc_ln63_33, i16 %select_ln63_146" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1104 'select' 'select_ln63_26' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_25, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1105 'partselect' 'tmp_25' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1106 [1/1] (0.76ns)   --->   "%icmp_ln63_34 = icmp_eq  i8 %tmp_25, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1106 'icmp' 'icmp_ln63_34' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln63_12cast = trunc i32 %sext_ln63_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1107 'trunc' 'sext_ln63_12cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1108 [1/1] (0.90ns)   --->   "%shl_ln63_6 = shl i16 %trunc_ln63_32, i16 %sext_ln63_12cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1108 'shl' 'shl_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_127)   --->   "%select_ln63_27 = select i1 %icmp_ln63_34, i16 %shl_ln63_6, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1109 'select' 'select_ln63_27' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_127)   --->   "%select_ln63_126 = select i1 %icmp_ln63_30, i16 0, i16 %select_ln63_27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1110 'select' 'select_ln63_126' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_127)   --->   "%xor_ln63_12 = xor i1 %icmp_ln63_30, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1111 'xor' 'xor_ln63_12' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_127)   --->   "%and_ln63_12 = and i1 %icmp_ln63_32, i1 %xor_ln63_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1112 'and' 'and_ln63_12' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1113 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_127 = select i1 %and_ln63_12, i16 %trunc_ln63_32, i16 %select_ln63_126" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1113 'select' 'select_ln63_127' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_13)   --->   "%or_ln63_6 = or i1 %icmp_ln63_30, i1 %icmp_ln63_32" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1114 'or' 'or_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_13)   --->   "%xor_ln63_13 = xor i1 %or_ln63_6, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1115 'xor' 'xor_ln63_13' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1116 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_13 = and i1 %icmp_ln63_31, i1 %xor_ln63_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1116 'and' 'and_ln63_13' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1117 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_6 = select i1 %and_ln63_13, i16 %select_ln63_26, i16 %select_ln63_127" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1117 'select' 'a_6' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln65_76 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1118 'sext' 'sext_ln65_76' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln65_77 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1119 'sext' 'sext_ln65_77' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1120 [1/1] (0.00ns)   --->   "%sext_ln65_78 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1120 'sext' 'sext_ln65_78' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln65_79 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1121 'sext' 'sext_ln65_79' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1122 [1/1] (0.00ns)   --->   "%sext_ln65_80 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1122 'sext' 'sext_ln65_80' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln65_81 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1123 'sext' 'sext_ln65_81' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln65_82 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1124 'sext' 'sext_ln65_82' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : [1/1] (0.93ns)   --->   Input mux for Operation 1125 '%pf_7 = fpext i32 %padded_load_7'
ST_10 : Operation 1125 [1/1] (8.67ns)   --->   "%pf_7 = fpext i32 %padded_load_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1125 'fpext' 'pf_7' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 1126 [1/1] (0.00ns)   --->   "%bitcast_ln724_7 = bitcast i64 %pf_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1126 'bitcast' 'bitcast_ln724_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1127 [1/1] (0.00ns)   --->   "%trunc_ln63_35 = trunc i64 %bitcast_ln724_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1127 'trunc' 'trunc_ln63_35' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_7, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1128 'bitselect' 'tmp_26' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_7, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1129 'partselect' 'tmp_27' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1130 [1/1] (0.00ns)   --->   "%trunc_ln63_36 = trunc i64 %bitcast_ln724_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1130 'trunc' 'trunc_ln63_36' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1131 [1/2] (1.23ns)   --->   "%padded_load_15 = load i18 %padded_addr_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1131 'load' 'padded_load_15' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_10 : Operation 1132 [1/2] (1.23ns)   --->   "%padded_load_16 = load i18 %padded_addr_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1132 'load' 'padded_load_16' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_10 : Operation 1133 [2/2] (1.23ns)   --->   "%padded_load_17 = load i18 %padded_addr_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1133 'load' 'padded_load_17' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_10 : Operation 1134 [2/2] (1.23ns)   --->   "%padded_load_19 = load i18 %padded_addr_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1134 'load' 'padded_load_19' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_10 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln65_286 = sext i14 %p_31" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1135 'sext' 'sext_ln65_286' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1136 [1/1] (0.00ns)   --->   "%shl_ln65_19 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_5, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1136 'bitconcatenate' 'shl_ln65_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln65_288 = sext i18 %shl_ln65_19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1137 'sext' 'sext_ln65_288' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln65_289 = sext i18 %shl_ln65_19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1138 'sext' 'sext_ln65_289' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1139 [1/1] (0.90ns)   --->   "%sub_ln65_21 = sub i22 %sext_ln65_289, i22 %sext_ln65_287" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1139 'sub' 'sub_ln65_21' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1140 [1/1] (0.00ns)   --->   "%p_32 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_21, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1140 'partselect' 'p_32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln65_290 = sext i10 %p_32" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1141 'sext' 'sext_ln65_290' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1142 [1/1] (2.38ns)   --->   "%mul_ln65_19 = mul i26 %sext_ln65_81, i26 263" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1142 'mul' 'mul_ln65_19' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1143 [1/1] (0.00ns)   --->   "%p_33 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_19, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1143 'partselect' 'p_33' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1144 [1/1] (0.83ns)   --->   "%add_ln66_54 = add i15 %sext_ln65_290, i15 %sext_ln65_286" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1144 'add' 'add_ln66_54' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1145 [1/1] (2.38ns)   --->   "%mul_ln65_43 = mul i22 %sext_ln65_82, i22 4194285" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1145 'mul' 'mul_ln65_43' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1146 [1/1] (0.00ns)   --->   "%p_60 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_43, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1146 'partselect' 'p_60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1147 [1/1] (2.38ns)   --->   "%mul_ln65_69 = mul i27 %sext_ln65_80, i27 720" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1147 'mul' 'mul_ln65_69' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1148 [1/1] (0.00ns)   --->   "%p_87 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_69, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1148 'partselect' 'p_87' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln65_350 = sext i11 %p_112" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1149 'sext' 'sext_ln65_350' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1150 [1/1] (0.90ns)   --->   "%sub_ln65_28 = sub i22 %sext_ln65_287, i22 %sext_ln65_289" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1150 'sub' 'sub_ln65_28' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1151 [1/1] (0.00ns)   --->   "%p_113 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_28, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1151 'partselect' 'p_113' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln65_351 = sext i10 %p_113" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1152 'sext' 'sext_ln65_351' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1153 [1/1] (2.38ns)   --->   "%mul_ln65_92 = mul i23 %sext_ln65_79, i23 38" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1153 'mul' 'mul_ln65_92' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1154 [1/1] (0.00ns)   --->   "%p_114 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_92, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1154 'partselect' 'p_114' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln65_352 = sext i11 %p_114" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1155 'sext' 'sext_ln65_352' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1156 [1/1] (0.79ns)   --->   "%add_ln66_192 = add i12 %sext_ln65_352, i12 %sext_ln65_351" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1156 'add' 'add_ln66_192' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln66_55 = sext i12 %add_ln66_192" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1157 'sext' 'sext_ln66_55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1158 [1/1] (0.80ns)   --->   "%add_ln66_193 = add i13 %sext_ln66_55, i13 %sext_ln65_350" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1158 'add' 'add_ln66_193' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1159 [1/1] (2.38ns)   --->   "%mul_ln65_115 = mul i28 %sext_ln65_78, i28 268434385" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1159 'mul' 'mul_ln65_115' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1160 [1/1] (0.00ns)   --->   "%p_141 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_115, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1160 'partselect' 'p_141' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln66_38 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_115, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1161 'partselect' 'trunc_ln66_38' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1162 [1/1] (0.87ns)   --->   "%sub_ln65_38 = sub i19 0, i19 %sext_ln65_288" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1162 'sub' 'sub_ln65_38' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1163 [1/1] (0.00ns)   --->   "%p_167 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_38, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1163 'partselect' 'p_167' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1164 [1/1] (2.38ns)   --->   "%mul_ln65_137 = mul i23 %sext_ln65_79, i23 8388557" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1164 'mul' 'mul_ln65_137' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1165 [1/1] (0.00ns)   --->   "%p_168 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_137, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1165 'partselect' 'p_168' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln65_434 = sext i13 %p_193" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1166 'sext' 'sext_ln65_434' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1167 [1/1] (2.38ns)   --->   "%mul_ln65_162 = mul i25 %sext_ln65_77, i25 33554182" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1167 'mul' 'mul_ln65_162' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1168 [1/1] (0.00ns)   --->   "%p_195 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_162, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1168 'partselect' 'p_195' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln65_436 = sext i13 %p_195" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1169 'sext' 'sext_ln65_436' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1170 [1/1] (0.82ns)   --->   "%add_ln66_327 = add i14 %sext_ln65_434, i14 %sext_ln65_436" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1170 'add' 'add_ln66_327' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1171 [1/1] (0.00ns)   --->   "%shl_ln65_47 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_5, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1171 'bitconcatenate' 'shl_ln65_47' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln65_469 = sext i17 %shl_ln65_47" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1172 'sext' 'sext_ln65_469' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1173 [1/1] (0.90ns)   --->   "%sub_ln65_46 = sub i22 %sext_ln65_469, i22 %sext_ln65_287" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1173 'sub' 'sub_ln65_46' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1174 [1/1] (0.00ns)   --->   "%p_221 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_46, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1174 'partselect' 'p_221' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1175 [1/1] (2.38ns)   --->   "%mul_ln65_206 = mul i28 %sext_ln65_78, i28 268433559" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1175 'mul' 'mul_ln65_206' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1176 [1/1] (0.00ns)   --->   "%p_275 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_206, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1176 'partselect' 'p_275' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln66_67 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_206, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1177 'partselect' 'trunc_ln66_67' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1178 [1/1] (2.38ns)   --->   "%mul_ln65_230 = mul i23 %sext_ln65_79, i23 59" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1178 'mul' 'mul_ln65_230' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1179 [1/1] (0.00ns)   --->   "%p_302 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_230, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1179 'partselect' 'p_302' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1180 [1/1] (2.38ns)   --->   "%mul_ln65_249 = mul i26 %sext_ln65_81, i26 67108369" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1180 'mul' 'mul_ln65_249' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1181 [1/1] (0.00ns)   --->   "%p_329 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_249, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1181 'partselect' 'p_329' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1182 [1/1] (2.38ns)   --->   "%mul_ln65_275 = mul i22 %sext_ln65_82, i22 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1182 'mul' 'mul_ln65_275' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1183 [1/1] (0.00ns)   --->   "%p_356 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_275, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1183 'partselect' 'p_356' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1184 [1/1] (0.00ns)   --->   "%p_382 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_6, i32 8, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1184 'partselect' 'p_382' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1185 [1/1] (0.88ns)   --->   "%sub_ln65_115 = sub i19 %sub_ln65_38, i19 %sext_ln65_66" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1185 'sub' 'sub_ln65_115' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1186 [1/1] (0.00ns)   --->   "%p_476 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_115, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1186 'partselect' 'p_476' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1187 [1/1] (2.38ns)   --->   "%mul_ln65_320 = mul i24 %sext_ln65_76, i24 16777107" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1187 'mul' 'mul_ln65_320' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1188 [1/1] (0.00ns)   --->   "%p_477 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_320, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1188 'partselect' 'p_477' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1189 [1/1] (2.38ns)   --->   "%mul_ln65_344 = mul i28 %sext_ln65_78, i28 268433588" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1189 'mul' 'mul_ln65_344' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1190 [1/1] (0.00ns)   --->   "%p_504 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_344, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1190 'partselect' 'p_504' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1191 [1/1] (0.00ns)   --->   "%trunc_ln66_92 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_344, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1191 'partselect' 'trunc_ln66_92' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1192 [1/1] (2.38ns)   --->   "%mul_ln65_370 = mul i24 %sext_ln65_76, i24 16777118" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1192 'mul' 'mul_ln65_370' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1193 [1/1] (0.00ns)   --->   "%p_531 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_370, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1193 'partselect' 'p_531' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1194 [1/1] (2.38ns)   --->   "%mul_ln65_391 = mul i28 %sext_ln65_78, i28 1194" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1194 'mul' 'mul_ln65_391' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1195 [1/1] (0.00ns)   --->   "%p_557 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_391, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1195 'partselect' 'p_557' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1196 [1/1] (0.00ns)   --->   "%trunc_ln66_101 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_391, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1196 'partselect' 'trunc_ln66_101' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1197 [1/1] (2.38ns)   --->   "%mul_ln65_416 = mul i28 %sext_ln65_78, i28 2279" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1197 'mul' 'mul_ln65_416' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1198 [1/1] (0.00ns)   --->   "%p_584 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_416, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1198 'partselect' 'p_584' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1199 [1/1] (0.00ns)   --->   "%trunc_ln66_124 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_416, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1199 'partselect' 'trunc_ln66_124' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1200 [1/1] (2.38ns)   --->   "%mul_ln65_445 = mul i26 %sext_ln65_81, i26 382" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1200 'mul' 'mul_ln65_445' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1201 [1/1] (0.00ns)   --->   "%p_632 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_445, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1201 'partselect' 'p_632' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1202 [1/1] (2.38ns)   --->   "%mul_ln65_494 = mul i26 %sext_ln65_81, i26 67108478" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1202 'mul' 'mul_ln65_494' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1203 [1/1] (0.00ns)   --->   "%p_686 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_494, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1203 'partselect' 'p_686' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1204 [1/1] (2.38ns)   --->   "%mul_ln65_518 = mul i25 %sext_ln65_77, i25 33554221" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1204 'mul' 'mul_ln65_518' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1205 [1/1] (0.00ns)   --->   "%p_713 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_518, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1205 'partselect' 'p_713' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1206 [1/1] (2.38ns)   --->   "%mul_ln65_545 = mul i28 %sext_ln65_78, i28 1232" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1206 'mul' 'mul_ln65_545' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1207 [1/1] (0.00ns)   --->   "%p_740 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_545, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1207 'partselect' 'p_740' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 1208 [1/1] (0.00ns)   --->   "%trunc_ln66_172 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_545, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1208 'partselect' 'trunc_ln66_172' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 9.61>
ST_11 : Operation 1209 [1/1] (0.87ns)   --->   "%add_ln63_32 = add i18 %sub_ln63_83, i18 2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1209 'add' 'add_ln63_32' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1210 [1/1] (0.00ns)   --->   "%zext_ln63_23 = zext i18 %add_ln63_32" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1210 'zext' 'zext_ln63_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1211 [1/1] (0.00ns)   --->   "%padded_addr_20 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1211 'getelementptr' 'padded_addr_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln63_47 = zext i16 %add_ln63_39" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1212 'zext' 'zext_ln63_47' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1213 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln63_39, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1213 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1214 [1/1] (0.87ns)   --->   "%sub_ln63_86 = sub i18 %p_shl6, i18 %zext_ln63_47" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1214 'sub' 'sub_ln63_86' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln63_49 = zext i18 %sub_ln63_86" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1215 'zext' 'zext_ln63_49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1216 [1/1] (0.00ns)   --->   "%padded_addr_21 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_49" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1216 'getelementptr' 'padded_addr_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln63_21 = zext i11 %tmp_27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1217 'zext' 'zext_ln63_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln63_26_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_36" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1218 'bitconcatenate' 'zext_ln63_26_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln63_83 = zext i53 %zext_ln63_26_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1219 'zext' 'zext_ln63_83' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1220 [1/1] (1.10ns)   --->   "%sub_ln63_21 = sub i54 0, i54 %zext_ln63_83" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1220 'sub' 'sub_ln63_21' <Predicate = (!icmp_ln50 & tmp_26)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1221 [1/1] (0.40ns)   --->   "%select_ln63_28 = select i1 %tmp_26, i54 %sub_ln63_21, i54 %zext_ln63_83" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1221 'select' 'select_ln63_28' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1222 [1/1] (1.08ns)   --->   "%icmp_ln63_35 = icmp_eq  i63 %trunc_ln63_35, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1222 'icmp' 'icmp_ln63_35' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1223 [1/1] (0.80ns)   --->   "%sub_ln63_22 = sub i12 1075, i12 %zext_ln63_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1223 'sub' 'sub_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1224 [1/1] (0.80ns)   --->   "%icmp_ln63_36 = icmp_sgt  i12 %sub_ln63_22, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1224 'icmp' 'icmp_ln63_36' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1225 [1/1] (0.80ns)   --->   "%add_ln63_7 = add i12 %sub_ln63_22, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1225 'add' 'add_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1226 [1/1] (0.80ns)   --->   "%sub_ln63_23 = sub i12 12, i12 %sub_ln63_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1226 'sub' 'sub_ln63_23' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1227 [1/1] (0.37ns)   --->   "%select_ln63_29 = select i1 %icmp_ln63_36, i12 %add_ln63_7, i12 %sub_ln63_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1227 'select' 'select_ln63_29' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln63_14 = sext i12 %select_ln63_29" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1228 'sext' 'sext_ln63_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1229 [1/1] (0.80ns)   --->   "%icmp_ln63_37 = icmp_eq  i12 %sub_ln63_22, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1229 'icmp' 'icmp_ln63_37' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1230 [1/1] (0.00ns)   --->   "%trunc_ln63_37 = trunc i54 %select_ln63_28" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1230 'trunc' 'trunc_ln63_37' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1231 [1/1] (0.80ns)   --->   "%icmp_ln63_38 = icmp_ult  i12 %select_ln63_29, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1231 'icmp' 'icmp_ln63_38' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln63_84 = zext i32 %sext_ln63_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1232 'zext' 'zext_ln63_84' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1233 [1/1] (1.50ns)   --->   "%ashr_ln63_7 = ashr i54 %select_ln63_28, i54 %zext_ln63_84" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1233 'ashr' 'ashr_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node a_7)   --->   "%trunc_ln63_38 = trunc i54 %ashr_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1234 'trunc' 'trunc_ln63_38' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node a_7)   --->   "%bitcast_ln724_34 = bitcast i32 %padded_load_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1235 'bitcast' 'bitcast_ln724_34' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node a_7)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_34, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1236 'bitselect' 'tmp_28' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node a_7)   --->   "%select_ln63_152 = select i1 %tmp_28, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1237 'select' 'select_ln63_152' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node a_7)   --->   "%select_ln63_30 = select i1 %icmp_ln63_38, i16 %trunc_ln63_38, i16 %select_ln63_152" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1238 'select' 'select_ln63_30' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_29, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1239 'partselect' 'tmp_29' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1240 [1/1] (0.76ns)   --->   "%icmp_ln63_39 = icmp_eq  i8 %tmp_29, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1240 'icmp' 'icmp_ln63_39' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln63_14cast = trunc i32 %sext_ln63_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1241 'trunc' 'sext_ln63_14cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1242 [1/1] (0.90ns)   --->   "%shl_ln63_7 = shl i16 %trunc_ln63_37, i16 %sext_ln63_14cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1242 'shl' 'shl_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_130)   --->   "%select_ln63_31 = select i1 %icmp_ln63_39, i16 %shl_ln63_7, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1243 'select' 'select_ln63_31' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_130)   --->   "%select_ln63_129 = select i1 %icmp_ln63_35, i16 0, i16 %select_ln63_31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1244 'select' 'select_ln63_129' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_130)   --->   "%xor_ln63_14 = xor i1 %icmp_ln63_35, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1245 'xor' 'xor_ln63_14' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_130)   --->   "%and_ln63_14 = and i1 %icmp_ln63_37, i1 %xor_ln63_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1246 'and' 'and_ln63_14' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1247 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_130 = select i1 %and_ln63_14, i16 %trunc_ln63_37, i16 %select_ln63_129" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1247 'select' 'select_ln63_130' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_15)   --->   "%or_ln63_7 = or i1 %icmp_ln63_35, i1 %icmp_ln63_37" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1248 'or' 'or_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_15)   --->   "%xor_ln63_15 = xor i1 %or_ln63_7, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1249 'xor' 'xor_ln63_15' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1250 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_15 = and i1 %icmp_ln63_36, i1 %xor_ln63_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1250 'and' 'and_ln63_15' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1251 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_7 = select i1 %and_ln63_15, i16 %select_ln63_30, i16 %select_ln63_130" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1251 'select' 'a_7' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln65_86 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1252 'sext' 'sext_ln65_86' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln65_87 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1253 'sext' 'sext_ln65_87' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln65_88 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1254 'sext' 'sext_ln65_88' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln65_90 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1255 'sext' 'sext_ln65_90' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln65_91 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1256 'sext' 'sext_ln65_91' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln65_92 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1257 'sext' 'sext_ln65_92' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln65_93 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1258 'sext' 'sext_ln65_93' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln65_94 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1259 'sext' 'sext_ln65_94' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1260 [1/1] (0.00ns)   --->   "%shl_ln65_9 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_7, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1260 'bitconcatenate' 'shl_ln65_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln65_95 = sext i21 %shl_ln65_9" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1261 'sext' 'sext_ln65_95' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1262 [1/1] (0.90ns)   --->   "%sub_ln65_12 = sub i22 %sext_ln65_95, i22 %sext_ln65_93" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1262 'sub' 'sub_ln65_12' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1263 [1/1] (0.00ns)   --->   "%p_7 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_12, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1263 'partselect' 'p_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 1264 '%pf_8 = fpext i32 %padded_load_8'
ST_11 : Operation 1264 [1/1] (8.67ns)   --->   "%pf_8 = fpext i32 %padded_load_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1264 'fpext' 'pf_8' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 1265 [1/1] (0.00ns)   --->   "%bitcast_ln724_8 = bitcast i64 %pf_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1265 'bitcast' 'bitcast_ln724_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1266 [1/1] (0.00ns)   --->   "%trunc_ln63_40 = trunc i64 %bitcast_ln724_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1266 'trunc' 'trunc_ln63_40' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_8, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1267 'bitselect' 'tmp_30' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_8, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1268 'partselect' 'tmp_31' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1269 [1/1] (0.00ns)   --->   "%trunc_ln63_41 = trunc i64 %bitcast_ln724_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1269 'trunc' 'trunc_ln63_41' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1270 [1/2] (1.23ns)   --->   "%padded_load_17 = load i18 %padded_addr_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1270 'load' 'padded_load_17' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_11 : Operation 1271 [1/2] (1.23ns)   --->   "%padded_load_19 = load i18 %padded_addr_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1271 'load' 'padded_load_19' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_11 : Operation 1272 [2/2] (1.23ns)   --->   "%padded_load_20 = load i18 %padded_addr_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1272 'load' 'padded_load_20' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_11 : Operation 1273 [2/2] (1.23ns)   --->   "%padded_load_21 = load i18 %padded_addr_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1273 'load' 'padded_load_21' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_11 : Operation 1274 [1/1] (2.38ns)   --->   "%mul_ln65_20 = mul i24 %sext_ln65_92, i24 83" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1274 'mul' 'mul_ln65_20' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1275 [1/1] (0.00ns)   --->   "%p_34 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_20, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1275 'partselect' 'p_34' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1276 [1/1] (2.38ns)   --->   "%mul_ln65_44 = mul i25 %sext_ln65_91, i25 33554286" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1276 'mul' 'mul_ln65_44' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1277 [1/1] (0.00ns)   --->   "%p_61 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_44, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1277 'partselect' 'p_61' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1278 [1/1] (2.38ns)   --->   "%mul_ln65_70 = mul i27 %sext_ln65_90, i27 806" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1278 'mul' 'mul_ln65_70' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1279 [1/1] (0.00ns)   --->   "%p_88 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_70, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1279 'partselect' 'p_88' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1280 [1/1] (2.38ns)   --->   "%mul_ln65_93 = mul i22 %sext_ln65_93, i22 4194281" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1280 'mul' 'mul_ln65_93' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1281 [1/1] (0.00ns)   --->   "%p_115 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_93, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1281 'partselect' 'p_115' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1282 [1/1] (0.00ns)   --->   "%shl_ln65_38 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_7, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1282 'bitconcatenate' 'shl_ln65_38' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln65_409 = sext i19 %shl_ln65_38" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1283 'sext' 'sext_ln65_409' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1284 [1/1] (0.90ns)   --->   "%sub_ln65_39 = sub i22 %sext_ln65_95, i22 %sext_ln65_409" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1284 'sub' 'sub_ln65_39' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1285 [1/1] (0.00ns)   --->   "%p_169 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_39, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1285 'partselect' 'p_169' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1286 [1/1] (2.38ns)   --->   "%mul_ln65_163 = mul i26 %sext_ln65_88, i26 67108462" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1286 'mul' 'mul_ln65_163' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1287 [1/1] (0.00ns)   --->   "%p_196 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_163, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1287 'partselect' 'p_196' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1288 [1/1] (2.38ns)   --->   "%mul_ln65_181 = mul i26 %sext_ln65_88, i26 67108469" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1288 'mul' 'mul_ln65_181' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1289 [1/1] (0.00ns)   --->   "%p_223 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_181, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1289 'partselect' 'p_223' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1290 [1/1] (0.00ns)   --->   "%p_249 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a_7, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1290 'partselect' 'p_249' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1291 [1/1] (2.38ns)   --->   "%mul_ln65_207 = mul i28 %sext_ln65_86, i28 5716" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1291 'mul' 'mul_ln65_207' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1292 [1/1] (0.00ns)   --->   "%p_276 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_207, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1292 'partselect' 'p_276' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1293 [1/1] (0.00ns)   --->   "%trunc_ln66_70 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_207, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1293 'partselect' 'trunc_ln66_70' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1294 [1/1] (2.38ns)   --->   "%mul_ln65_231 = mul i23 %sext_ln65_87, i23 8388562" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1294 'mul' 'mul_ln65_231' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1295 [1/1] (0.00ns)   --->   "%p_303 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_231, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1295 'partselect' 'p_303' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1296 [1/1] (2.38ns)   --->   "%mul_ln65_250 = mul i28 %sext_ln65_86, i28 268434136" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1296 'mul' 'mul_ln65_250' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1297 [1/1] (0.00ns)   --->   "%p_330 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_250, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1297 'partselect' 'p_330' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1298 [1/1] (0.00ns)   --->   "%trunc_ln66_80 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_250, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1298 'partselect' 'trunc_ln66_80' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1299 [1/1] (2.38ns)   --->   "%mul_ln65_276 = mul i25 %sext_ln65_91, i25 244" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1299 'mul' 'mul_ln65_276' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1300 [1/1] (0.00ns)   --->   "%p_357 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_276, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1300 'partselect' 'p_357' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1301 [1/1] (2.38ns)   --->   "%mul_ln65_301 = mul i21 %sext_ln65_94, i21 2097139" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1301 'mul' 'mul_ln65_301' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1302 [1/1] (0.00ns)   --->   "%p_408 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln65_301, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1302 'partselect' 'p_408' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1303 [1/1] (2.38ns)   --->   "%mul_ln65_321 = mul i26 %sext_ln65_88, i26 67108561" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1303 'mul' 'mul_ln65_321' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1304 [1/1] (0.00ns)   --->   "%p_478 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_321, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1304 'partselect' 'p_478' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1305 [1/1] (2.38ns)   --->   "%mul_ln65_345 = mul i27 %sext_ln65_90, i27 683" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1305 'mul' 'mul_ln65_345' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1306 [1/1] (0.00ns)   --->   "%p_505 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_345, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1306 'partselect' 'p_505' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1307 [1/1] (2.38ns)   --->   "%mul_ln65_371 = mul i27 %sext_ln65_90, i27 134216915" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1307 'mul' 'mul_ln65_371' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1308 [1/1] (0.00ns)   --->   "%p_532 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_371, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1308 'partselect' 'p_532' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1309 [1/1] (2.38ns)   --->   "%mul_ln65_392 = mul i28 %sext_ln65_86, i28 2023" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1309 'mul' 'mul_ln65_392' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1310 [1/1] (0.00ns)   --->   "%p_558 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_392, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1310 'partselect' 'p_558' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1311 [1/1] (0.00ns)   --->   "%trunc_ln66_104 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_392, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1311 'partselect' 'trunc_ln66_104' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1312 [1/1] (2.38ns)   --->   "%mul_ln65_417 = mul i28 %sext_ln65_86, i28 268430168" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1312 'mul' 'mul_ln65_417' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1313 [1/1] (0.00ns)   --->   "%p_585 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_417, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1313 'partselect' 'p_585' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln66_127 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_417, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1314 'partselect' 'trunc_ln66_127' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln65_874 = sext i4 %p_608" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1315 'sext' 'sext_ln65_874' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1316 [1/1] (0.00ns)   --->   "%p_611 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_7, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1316 'partselect' 'p_611' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln65_877 = sext i4 %p_611" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1317 'sext' 'sext_ln65_877' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1318 [1/1] (0.79ns)   --->   "%add_ln66_949 = add i5 %sext_ln65_877, i5 %sext_ln65_874" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1318 'add' 'add_ln66_949' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1319 [1/1] (2.38ns)   --->   "%mul_ln65_446 = mul i28 %sext_ln65_86, i28 268433956" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1319 'mul' 'mul_ln65_446' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1320 [1/1] (0.00ns)   --->   "%p_633 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_446, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1320 'partselect' 'p_633' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1321 [1/1] (0.00ns)   --->   "%trunc_ln66_140 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_446, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1321 'partselect' 'trunc_ln66_140' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1322 [1/1] (2.38ns)   --->   "%mul_ln65_470 = mul i24 %sext_ln65_92, i24 102" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1322 'mul' 'mul_ln65_470' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1323 [1/1] (0.00ns)   --->   "%p_660 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_470, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1323 'partselect' 'p_660' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1324 [1/1] (2.38ns)   --->   "%mul_ln65_495 = mul i25 %sext_ln65_91, i25 33554247" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1324 'mul' 'mul_ln65_495' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1325 [1/1] (0.00ns)   --->   "%p_687 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_495, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1325 'partselect' 'p_687' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1326 [1/1] (2.38ns)   --->   "%mul_ln65_519 = mul i28 %sext_ln65_86, i28 268434166" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1326 'mul' 'mul_ln65_519' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1327 [1/1] (0.00ns)   --->   "%p_714 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_519, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1327 'partselect' 'p_714' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 1328 [1/1] (0.00ns)   --->   "%trunc_ln66_166 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_519, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1328 'partselect' 'trunc_ln66_166' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 9.61>
ST_12 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln65_16 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1329 'sext' 'sext_ln65_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln65_17 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1330 'sext' 'sext_ln65_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1331 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_1, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1331 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln65_18 = sext i20 %shl_ln1" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1332 'sext' 'sext_ln65_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln65_19 = sext i20 %shl_ln1" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1333 'sext' 'sext_ln65_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1334 [1/1] (0.00ns)   --->   "%shl_ln65_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_1, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1334 'bitconcatenate' 'shl_ln65_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln65_20 = sext i17 %shl_ln65_1" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1335 'sext' 'sext_ln65_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln65_21 = sext i17 %shl_ln65_1" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1336 'sext' 'sext_ln65_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1337 [1/1] (0.89ns)   --->   "%sub_ln65_5 = sub i21 %sext_ln65_19, i21 %sext_ln65_21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1337 'sub' 'sub_ln65_5' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1338 [1/1] (0.00ns)   --->   "%p_1 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_5, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1338 'partselect' 'p_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln65_22 = sext i9 %p_1" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1339 'sext' 'sext_ln65_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln65_37 = sext i11 %p_2" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1340 'sext' 'sext_ln65_37' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1341 [1/1] (0.87ns)   --->   "%add_ln63_40 = add i18 %sub_ln63_86, i18 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1341 'add' 'add_ln63_40' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln63_50 = zext i18 %add_ln63_40" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1342 'zext' 'zext_ln63_50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1343 [1/1] (0.00ns)   --->   "%padded_addr_22 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1343 'getelementptr' 'padded_addr_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1344 [1/1] (0.87ns)   --->   "%add_ln63_41 = add i18 %sub_ln63_86, i18 2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1344 'add' 'add_ln63_41' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln63_52 = zext i18 %add_ln63_41" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1345 'zext' 'zext_ln63_52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1346 [1/1] (0.00ns)   --->   "%padded_addr_23 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_52" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1346 'getelementptr' 'padded_addr_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1347 [1/1] (0.00ns)   --->   "%sext_ln65_43 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1347 'sext' 'sext_ln65_43' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln65_46 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1348 'sext' 'sext_ln65_46' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1349 [1/1] (0.00ns)   --->   "%shl_ln65_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_3, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1349 'bitconcatenate' 'shl_ln65_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1350 [1/1] (0.00ns)   --->   "%sext_ln65_47 = sext i20 %shl_ln65_4" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1350 'sext' 'sext_ln65_47' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1351 [1/1] (0.00ns)   --->   "%shl_ln65_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_3, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1351 'bitconcatenate' 'shl_ln65_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1352 [1/1] (0.00ns)   --->   "%sext_ln65_48 = sext i17 %shl_ln65_5" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1352 'sext' 'sext_ln65_48' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln65_49 = sext i17 %shl_ln65_5" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1353 'sext' 'sext_ln65_49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1354 [1/1] (0.89ns)   --->   "%sub_ln65_8 = sub i21 %sext_ln65_49, i21 %sext_ln65_47" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1354 'sub' 'sub_ln65_8' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1355 [1/1] (0.00ns)   --->   "%p_3 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_8, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1355 'partselect' 'p_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln65_50 = sext i9 %p_3" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1356 'sext' 'sext_ln65_50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln65_52 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1357 'sext' 'sext_ln65_52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln65_58 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1358 'sext' 'sext_ln65_58' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1359 [1/1] (0.00ns)   --->   "%shl_ln65_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_4, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1359 'bitconcatenate' 'shl_ln65_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln65_59 = sext i20 %shl_ln65_6" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1360 'sext' 'sext_ln65_59' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_9 = sub i21 0, i21 %sext_ln65_59" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1361 'sub' 'sub_ln65_9' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1362 [1/1] (0.00ns)   --->   "%shl_ln65_7 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_4, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1362 'bitconcatenate' 'shl_ln65_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln65_60 = sext i17 %shl_ln65_7" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1363 'sext' 'sext_ln65_60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln65_61 = sext i17 %shl_ln65_7" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1364 'sext' 'sext_ln65_61' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln65_62 = sext i17 %shl_ln65_7" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1365 'sext' 'sext_ln65_62' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1366 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln65_10 = sub i21 %sub_ln65_9, i21 %sext_ln65_62" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1366 'sub' 'sub_ln65_10' <Predicate = (!icmp_ln50)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1367 [1/1] (0.00ns)   --->   "%p_4 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_10, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1367 'partselect' 'p_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln65_63 = sext i9 %p_4" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1368 'sext' 'sext_ln65_63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln65_68 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1369 'sext' 'sext_ln65_68' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln65_74 = sext i11 %p_5" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1370 'sext' 'sext_ln65_74' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln65_75 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1371 'sext' 'sext_ln65_75' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln65_83 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1372 'sext' 'sext_ln65_83' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1373 [1/1] (0.00ns)   --->   "%shl_ln65_8 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_6, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1373 'bitconcatenate' 'shl_ln65_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln65_84 = sext i21 %shl_ln65_8" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1374 'sext' 'sext_ln65_84' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1375 [1/1] (0.90ns)   --->   "%sub_ln65_11 = sub i22 %sext_ln65_84, i22 %sext_ln65_82" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1375 'sub' 'sub_ln65_11' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1376 [1/1] (0.00ns)   --->   "%p_6 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_11, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1376 'partselect' 'p_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln65_85 = sext i10 %p_6" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1377 'sext' 'sext_ln65_85' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln63_24 = zext i11 %tmp_31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1378 'zext' 'zext_ln63_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln63_29_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_41" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1379 'bitconcatenate' 'zext_ln63_29_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1380 [1/1] (0.00ns)   --->   "%zext_ln63_85 = zext i53 %zext_ln63_29_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1380 'zext' 'zext_ln63_85' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1381 [1/1] (1.10ns)   --->   "%sub_ln63_24 = sub i54 0, i54 %zext_ln63_85" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1381 'sub' 'sub_ln63_24' <Predicate = (!icmp_ln50 & tmp_30)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1382 [1/1] (0.40ns)   --->   "%select_ln63_32 = select i1 %tmp_30, i54 %sub_ln63_24, i54 %zext_ln63_85" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1382 'select' 'select_ln63_32' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1383 [1/1] (1.08ns)   --->   "%icmp_ln63_40 = icmp_eq  i63 %trunc_ln63_40, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1383 'icmp' 'icmp_ln63_40' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1384 [1/1] (0.80ns)   --->   "%sub_ln63_25 = sub i12 1075, i12 %zext_ln63_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1384 'sub' 'sub_ln63_25' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1385 [1/1] (0.80ns)   --->   "%icmp_ln63_41 = icmp_sgt  i12 %sub_ln63_25, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1385 'icmp' 'icmp_ln63_41' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1386 [1/1] (0.80ns)   --->   "%add_ln63_8 = add i12 %sub_ln63_25, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1386 'add' 'add_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1387 [1/1] (0.80ns)   --->   "%sub_ln63_26 = sub i12 12, i12 %sub_ln63_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1387 'sub' 'sub_ln63_26' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1388 [1/1] (0.37ns)   --->   "%select_ln63_33 = select i1 %icmp_ln63_41, i12 %add_ln63_8, i12 %sub_ln63_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1388 'select' 'select_ln63_33' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln63_16 = sext i12 %select_ln63_33" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1389 'sext' 'sext_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1390 [1/1] (0.80ns)   --->   "%icmp_ln63_42 = icmp_eq  i12 %sub_ln63_25, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1390 'icmp' 'icmp_ln63_42' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1391 [1/1] (0.00ns)   --->   "%trunc_ln63_42 = trunc i54 %select_ln63_32" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1391 'trunc' 'trunc_ln63_42' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1392 [1/1] (0.80ns)   --->   "%icmp_ln63_43 = icmp_ult  i12 %select_ln63_33, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1392 'icmp' 'icmp_ln63_43' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1393 [1/1] (0.00ns)   --->   "%zext_ln63_86 = zext i32 %sext_ln63_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1393 'zext' 'zext_ln63_86' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1394 [1/1] (1.50ns)   --->   "%ashr_ln63_8 = ashr i54 %select_ln63_32, i54 %zext_ln63_86" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1394 'ashr' 'ashr_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node a_8)   --->   "%trunc_ln63_43 = trunc i54 %ashr_ln63_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1395 'trunc' 'trunc_ln63_43' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node a_8)   --->   "%bitcast_ln724_35 = bitcast i32 %padded_load_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1396 'bitcast' 'bitcast_ln724_35' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node a_8)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_35, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1397 'bitselect' 'tmp_32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node a_8)   --->   "%select_ln63_158 = select i1 %tmp_32, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1398 'select' 'select_ln63_158' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node a_8)   --->   "%select_ln63_34 = select i1 %icmp_ln63_43, i16 %trunc_ln63_43, i16 %select_ln63_158" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1399 'select' 'select_ln63_34' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_33, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1400 'partselect' 'tmp_33' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1401 [1/1] (0.76ns)   --->   "%icmp_ln63_44 = icmp_eq  i8 %tmp_33, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1401 'icmp' 'icmp_ln63_44' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln63_16cast = trunc i32 %sext_ln63_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1402 'trunc' 'sext_ln63_16cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1403 [1/1] (0.90ns)   --->   "%shl_ln63_8 = shl i16 %trunc_ln63_42, i16 %sext_ln63_16cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1403 'shl' 'shl_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_133)   --->   "%select_ln63_35 = select i1 %icmp_ln63_44, i16 %shl_ln63_8, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1404 'select' 'select_ln63_35' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_133)   --->   "%select_ln63_132 = select i1 %icmp_ln63_40, i16 0, i16 %select_ln63_35" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1405 'select' 'select_ln63_132' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_133)   --->   "%xor_ln63_16 = xor i1 %icmp_ln63_40, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1406 'xor' 'xor_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_133)   --->   "%and_ln63_16 = and i1 %icmp_ln63_42, i1 %xor_ln63_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1407 'and' 'and_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1408 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_133 = select i1 %and_ln63_16, i16 %trunc_ln63_42, i16 %select_ln63_132" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1408 'select' 'select_ln63_133' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_17)   --->   "%or_ln63_8 = or i1 %icmp_ln63_40, i1 %icmp_ln63_42" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1409 'or' 'or_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_17)   --->   "%xor_ln63_17 = xor i1 %or_ln63_8, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1410 'xor' 'xor_ln63_17' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1411 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_17 = and i1 %icmp_ln63_41, i1 %xor_ln63_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1411 'and' 'and_ln63_17' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1412 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_8 = select i1 %and_ln63_17, i16 %select_ln63_34, i16 %select_ln63_133" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1412 'select' 'a_8' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln65_97 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1413 'sext' 'sext_ln65_97' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln65_98 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1414 'sext' 'sext_ln65_98' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln65_99 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1415 'sext' 'sext_ln65_99' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln65_100 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1416 'sext' 'sext_ln65_100' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln65_101 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1417 'sext' 'sext_ln65_101' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln65_102 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1418 'sext' 'sext_ln65_102' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln65_103 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1419 'sext' 'sext_ln65_103' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1420 [1/1] (2.38ns)   --->   "%mul_ln65_2 = mul i22 %sext_ln65_103, i22 4194275" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1420 'mul' 'mul_ln65_2' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1421 [1/1] (0.00ns)   --->   "%p_8 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_2, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1421 'partselect' 'p_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln65_104 = sext i10 %p_8" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1422 'sext' 'sext_ln65_104' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : [1/1] (0.93ns)   --->   Input mux for Operation 1423 '%pf_9 = fpext i32 %padded_load_9'
ST_12 : Operation 1423 [1/1] (8.67ns)   --->   "%pf_9 = fpext i32 %padded_load_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1423 'fpext' 'pf_9' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 1424 [1/1] (0.00ns)   --->   "%bitcast_ln724_9 = bitcast i64 %pf_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1424 'bitcast' 'bitcast_ln724_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1425 [1/1] (0.00ns)   --->   "%trunc_ln63_45 = trunc i64 %bitcast_ln724_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1425 'trunc' 'trunc_ln63_45' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1426 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_9, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1426 'bitselect' 'tmp_34' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_9, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1427 'partselect' 'tmp_35' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1428 [1/1] (0.00ns)   --->   "%trunc_ln63_46 = trunc i64 %bitcast_ln724_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1428 'trunc' 'trunc_ln63_46' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1429 [1/2] (1.23ns)   --->   "%padded_load_20 = load i18 %padded_addr_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1429 'load' 'padded_load_20' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_12 : Operation 1430 [1/2] (1.23ns)   --->   "%padded_load_21 = load i18 %padded_addr_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1430 'load' 'padded_load_21' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_12 : Operation 1431 [2/2] (1.23ns)   --->   "%padded_load_22 = load i18 %padded_addr_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1431 'load' 'padded_load_22' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_12 : Operation 1432 [2/2] (1.23ns)   --->   "%padded_load_23 = load i18 %padded_addr_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1432 'load' 'padded_load_23' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_12 : Operation 1433 [1/1] (0.77ns)   --->   "%add_ln66_13 = add i10 %sext_ln65_22, i10 %sext_ln65_50" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1433 'add' 'add_ln66_13' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln66_10 = sext i10 %add_ln66_13" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1434 'sext' 'sext_ln66_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1435 [1/1] (0.79ns)   --->   "%add_ln66_14 = add i12 %sext_ln66_10, i12 %sext_ln65_37" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1435 'add' 'add_ln66_14' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln66_11 = sext i12 %add_ln66_14" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1436 'sext' 'sext_ln66_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1437 [1/1] (0.79ns)   --->   "%add_ln66_15 = add i12 %sext_ln65_74, i12 %sext_ln65_63" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1437 'add' 'add_ln66_15' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln66_12 = sext i12 %add_ln66_15" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1438 'sext' 'sext_ln66_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1439 [1/1] (0.78ns)   --->   "%add_ln66_16 = add i11 %sext_ln65_85, i11 %sext_ln65_104" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1439 'add' 'add_ln66_16' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln66_13 = sext i11 %add_ln66_16" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1440 'sext' 'sext_ln66_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_17 = add i13 %sext_ln66_13, i13 %sext_ln66_12" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1441 'add' 'add_ln66_17' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1442 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln66_18 = add i13 %add_ln66_17, i13 %sext_ln66_11" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1442 'add' 'add_ln66_18' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1443 [1/1] (0.00ns)   --->   "%sext_ln65_291 = sext i14 %p_33" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1443 'sext' 'sext_ln65_291' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1444 [1/1] (2.38ns)   --->   "%mul_ln65_21 = mul i26 %sext_ln65_102, i26 273" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1444 'mul' 'mul_ln65_21' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1445 [1/1] (0.00ns)   --->   "%p_35 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_21, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1445 'partselect' 'p_35' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln65_293 = sext i14 %p_35" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1446 'sext' 'sext_ln65_293' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1447 [1/1] (0.83ns)   --->   "%add_ln66_55 = add i15 %sext_ln65_291, i15 %sext_ln65_293" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1447 'add' 'add_ln66_55' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln65_314 = sext i15 %p_58" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1448 'sext' 'sext_ln65_314' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln65_315 = sext i12 %p_59" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1449 'sext' 'sext_ln65_315' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln65_316 = sext i10 %p_60" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1450 'sext' 'sext_ln65_316' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1451 [1/1] (2.38ns)   --->   "%mul_ln65_45 = mul i24 %sext_ln65_101, i24 107" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1451 'mul' 'mul_ln65_45' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1452 [1/1] (0.00ns)   --->   "%p_62 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_45, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1452 'partselect' 'p_62' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln65_318 = sext i12 %p_62" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1453 'sext' 'sext_ln65_318' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln66_34 = sext i12 %p_59" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1454 'sext' 'sext_ln66_34' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_102 = add i16 %sext_ln65_315, i16 %sext_ln65_314" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1455 'add' 'add_ln66_102' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1456 [1/1] (0.80ns)   --->   "%add_ln66_103 = add i13 %sext_ln65_316, i13 %sext_ln65_318" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1456 'add' 'add_ln66_103' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1457 [1/1] (0.00ns)   --->   "%sext_ln66_35 = sext i13 %add_ln66_103" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1457 'sext' 'sext_ln66_35' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_104 = add i15 %sext_ln66_34, i15 %p_58" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1458 'add' 'add_ln66_104' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1459 [1/1] (0.00ns)   --->   "%sext_ln66_36 = sext i13 %add_ln66_103" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1459 'sext' 'sext_ln66_36' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1460 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_105 = add i16 %sext_ln66_35, i16 %add_ln66_102" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1460 'add' 'add_ln66_105' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1461 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_107 = add i15 %sext_ln66_36, i15 %add_ln66_104" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1461 'add' 'add_ln66_107' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln65_328 = sext i15 %p_85" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1462 'sext' 'sext_ln65_328' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln65_329 = sext i14 %p_86" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1463 'sext' 'sext_ln65_329' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln65_330 = sext i15 %p_87" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1464 'sext' 'sext_ln65_330' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1465 [1/1] (2.38ns)   --->   "%mul_ln65_71 = mul i25 %sext_ln65_100, i25 246" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1465 'mul' 'mul_ln65_71' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1466 [1/1] (0.00ns)   --->   "%p_89 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_71, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1466 'partselect' 'p_89' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln65_332 = sext i13 %p_89" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1467 'sext' 'sext_ln65_332' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln66_43 = sext i14 %p_86" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1468 'sext' 'sext_ln66_43' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_152 = add i16 %sext_ln65_329, i16 %sext_ln65_328" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1469 'add' 'add_ln66_152' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln66_44 = sext i13 %p_89" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1470 'sext' 'sext_ln66_44' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1471 [1/1] (0.84ns)   --->   "%add_ln66_153 = add i16 %sext_ln65_330, i16 %sext_ln65_332" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1471 'add' 'add_ln66_153' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_154 = add i15 %sext_ln66_43, i15 %p_85" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1472 'add' 'add_ln66_154' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1473 [1/1] (0.84ns)   --->   "%add_ln66_155 = add i15 %p_87, i15 %sext_ln66_44" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1473 'add' 'add_ln66_155' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1474 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_156 = add i16 %add_ln66_153, i16 %add_ln66_152" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1474 'add' 'add_ln66_156' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1475 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_157 = add i15 %add_ln66_155, i15 %add_ln66_154" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1475 'add' 'add_ln66_157' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1476 [1/1] (0.00ns)   --->   "%shl_ln65_24 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_1, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1476 'bitconcatenate' 'shl_ln65_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln65_343 = sext i21 %shl_ln65_24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1477 'sext' 'sext_ln65_343' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1478 [1/1] (0.00ns)   --->   "%shl_ln65_25 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_1, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1478 'bitconcatenate' 'shl_ln65_25' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln65_344 = sext i18 %shl_ln65_25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1479 'sext' 'sext_ln65_344' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1480 [1/1] (0.90ns)   --->   "%sub_ln65_26 = sub i22 %sext_ln65_343, i22 %sext_ln65_344" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1480 'sub' 'sub_ln65_26' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1481 [1/1] (0.00ns)   --->   "%p_109 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_26, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1481 'partselect' 'p_109' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln65_345 = sext i10 %p_109" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1482 'sext' 'sext_ln65_345' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1483 [1/1] (0.00ns)   --->   "%shl_ln65_26 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_3, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1483 'bitconcatenate' 'shl_ln65_26' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln65_347 = sext i18 %shl_ln65_26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1484 'sext' 'sext_ln65_347' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1485 [1/1] (0.87ns)   --->   "%sub_ln65_27 = sub i19 %sext_ln65_347, i19 %sext_ln65_43" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1485 'sub' 'sub_ln65_27' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1486 [1/1] (0.00ns)   --->   "%p_111 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_27, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1486 'partselect' 'p_111' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln65_348 = sext i7 %p_111" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1487 'sext' 'sext_ln65_348' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln65_349 = sext i7 %p_111" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1488 'sext' 'sext_ln65_349' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1489 [1/1] (0.00ns)   --->   "%shl_ln65_27 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_8, i6 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1489 'bitconcatenate' 'shl_ln65_27' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1490 [1/1] (0.00ns)   --->   "%sext_ln65_353 = sext i22 %shl_ln65_27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1490 'sext' 'sext_ln65_353' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1491 [1/1] (0.00ns)   --->   "%shl_ln65_28 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_8, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1491 'bitconcatenate' 'shl_ln65_28' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln65_354 = sext i20 %shl_ln65_28" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1492 'sext' 'sext_ln65_354' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1493 [1/1] (0.91ns)   --->   "%sub_ln65_29 = sub i23 %sext_ln65_354, i23 %sext_ln65_353" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1493 'sub' 'sub_ln65_29' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1494 [1/1] (0.00ns)   --->   "%p_116 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln65_29, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1494 'partselect' 'p_116' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1495 [1/1] (0.78ns)   --->   "%add_ln66_186 = add i11 %sext_ln65_349, i11 %sext_ln65_345" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1495 'add' 'add_ln66_186' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln65_386 = sext i15 %p_139" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1496 'sext' 'sext_ln65_386' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln65_387 = sext i14 %p_140" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1497 'sext' 'sext_ln65_387' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1498 [1/1] (2.38ns)   --->   "%mul_ln65_116 = mul i28 %sext_ln65_97, i28 1153" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1498 'mul' 'mul_ln65_116' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1499 [1/1] (0.00ns)   --->   "%p_143 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_116, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1499 'partselect' 'p_143' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln66_65 = sext i14 %p_140" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1500 'sext' 'sext_ln66_65' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_237 = add i16 %sext_ln65_387, i16 %sext_ln65_386" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1501 'add' 'add_ln66_237' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln66_37 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_116, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1502 'partselect' 'trunc_ln66_37' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1503 [1/1] (0.85ns)   --->   "%add_ln66_238 = add i16 %p_141, i16 %p_143" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1503 'add' 'add_ln66_238' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_239 = add i15 %sext_ln66_65, i15 %p_139" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1504 'add' 'add_ln66_239' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1505 [1/1] (0.84ns)   --->   "%add_ln66_240 = add i15 %trunc_ln66_38, i15 %trunc_ln66_37" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1505 'add' 'add_ln66_240' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1506 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_241 = add i16 %add_ln66_238, i16 %add_ln66_237" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1506 'add' 'add_ln66_241' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1507 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_243 = add i15 %add_ln66_240, i15 %add_ln66_239" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1507 'add' 'add_ln66_243' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1508 [1/1] (0.00ns)   --->   "%shl_ln65_37 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_4, i6 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1508 'bitconcatenate' 'shl_ln65_37' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln65_404 = sext i22 %shl_ln65_37" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1509 'sext' 'sext_ln65_404' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln65_405 = sext i22 %shl_ln65_37" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1510 'sext' 'sext_ln65_405' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1511 [1/1] (0.91ns)   --->   "%sub_ln65_36 = sub i23 0, i23 %sext_ln65_405" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1511 'sub' 'sub_ln65_36' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1512 [1/1] (0.92ns)   --->   "%sub_ln65_37 = sub i23 %sub_ln65_36, i23 %sext_ln65_61" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1512 'sub' 'sub_ln65_37' <Predicate = (!icmp_ln50)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1513 [1/1] (0.00ns)   --->   "%p_166 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln65_37, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1513 'partselect' 'p_166' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln65_408 = sext i11 %p_166" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1514 'sext' 'sext_ln65_408' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln65_410 = sext i7 %p_167" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1515 'sext' 'sext_ln65_410' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1516 [1/1] (0.00ns)   --->   "%sext_ln65_411 = sext i7 %p_167" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1516 'sext' 'sext_ln65_411' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln65_412 = sext i11 %p_168" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1517 'sext' 'sext_ln65_412' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1518 [1/1] (2.38ns)   --->   "%mul_ln65_138 = mul i24 %sext_ln65_101, i24 16777149" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1518 'mul' 'mul_ln65_138' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1519 [1/1] (0.00ns)   --->   "%p_170 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_138, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1519 'partselect' 'p_170' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln65_414 = sext i12 %p_170" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1520 'sext' 'sext_ln65_414' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln66_75 = sext i14 %add_ln66_284" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1521 'sext' 'sext_ln66_75' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1522 [1/1] (0.79ns)   --->   "%add_ln66_285 = add i12 %sext_ln65_411, i12 %sext_ln65_408" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1522 'add' 'add_ln66_285' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1523 [1/1] (0.00ns)   --->   "%sext_ln66_76 = sext i12 %add_ln66_285" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1523 'sext' 'sext_ln66_76' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1524 [1/1] (0.80ns)   --->   "%add_ln66_286 = add i13 %sext_ln65_412, i13 %sext_ln65_414" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1524 'add' 'add_ln66_286' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln66_77 = sext i13 %add_ln66_286" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1525 'sext' 'sext_ln66_77' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1526 [1/1] (0.82ns)   --->   "%add_ln66_287 = add i14 %sext_ln66_77, i14 %sext_ln66_76" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1526 'add' 'add_ln66_287' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln66_78 = sext i14 %add_ln66_287" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1527 'sext' 'sext_ln66_78' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1528 [1/1] (0.83ns)   --->   "%add_ln66_288 = add i15 %sext_ln66_78, i15 %sext_ln66_75" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1528 'add' 'add_ln66_288' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln65_437 = sext i14 %p_196" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1529 'sext' 'sext_ln65_437' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1530 [1/1] (2.38ns)   --->   "%mul_ln65_164 = mul i24 %sext_ln65_101, i24 16777146" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1530 'mul' 'mul_ln65_164' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1531 [1/1] (0.00ns)   --->   "%p_197 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_164, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1531 'partselect' 'p_197' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1532 [1/1] (0.00ns)   --->   "%sext_ln65_439 = sext i12 %p_197" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1532 'sext' 'sext_ln65_439' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1533 [1/1] (0.83ns)   --->   "%add_ln66_328 = add i15 %sext_ln65_439, i15 %sext_ln65_437" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1533 'add' 'add_ln66_328' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1534 [1/1] (0.00ns)   --->   "%shl_ln65_45 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_1, i6 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1534 'bitconcatenate' 'shl_ln65_45' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln65_463 = sext i22 %shl_ln65_45" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1535 'sext' 'sext_ln65_463' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_44 = sub i23 0, i23 %sext_ln65_463" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1536 'sub' 'sub_ln65_44' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1537 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln65_45 = sub i23 %sub_ln65_44, i23 %sext_ln65_18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1537 'sub' 'sub_ln65_45' <Predicate = (!icmp_ln50)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1538 [1/1] (0.00ns)   --->   "%p_217 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln65_45, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1538 'partselect' 'p_217' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1539 [1/1] (0.00ns)   --->   "%sext_ln65_466 = sext i11 %p_217" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1539 'sext' 'sext_ln65_466' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln65_468 = sext i12 %p_218" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1540 'sext' 'sext_ln65_468' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln65_470 = sext i12 %p_219" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1541 'sext' 'sext_ln65_470' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1542 [1/1] (0.00ns)   --->   "%shl_ln65_46 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_4, i8 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1542 'bitconcatenate' 'shl_ln65_46' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln65_467 = sext i24 %shl_ln65_46" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1543 'sext' 'sext_ln65_467' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1544 [1/1] (0.93ns)   --->   "%add_ln65 = add i25 %sext_ln65_467, i25 %sext_ln65_404" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1544 'add' 'add_ln65' <Predicate = (!icmp_ln50)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1545 [1/1] (0.00ns)   --->   "%p_220 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %add_ln65, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1545 'partselect' 'p_220' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln65_474 = sext i13 %p_220" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1546 'sext' 'sext_ln65_474' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1547 [1/1] (0.00ns)   --->   "%sext_ln65_475 = sext i10 %p_221" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1547 'sext' 'sext_ln65_475' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1548 [1/1] (0.00ns)   --->   "%shl_ln65_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_6, i8 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1548 'bitconcatenate' 'shl_ln65_48' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln65_471 = sext i24 %shl_ln65_48" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1549 'sext' 'sext_ln65_471' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1550 [1/1] (0.00ns)   --->   "%shl_ln65_49 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_6, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1550 'bitconcatenate' 'shl_ln65_49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln65_472 = sext i20 %shl_ln65_49" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1551 'sext' 'sext_ln65_472' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1552 [1/1] (0.00ns)   --->   "%sext_ln65_473 = sext i20 %shl_ln65_49" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1552 'sext' 'sext_ln65_473' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1553 [1/1] (0.93ns)   --->   "%sub_ln65_47 = sub i25 %sext_ln65_473, i25 %sext_ln65_471" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1553 'sub' 'sub_ln65_47' <Predicate = (!icmp_ln50)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1554 [1/1] (0.00ns)   --->   "%p_222 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %sub_ln65_47, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1554 'partselect' 'p_222' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln65_477 = sext i13 %p_222" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1555 'sext' 'sext_ln65_477' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1556 [1/1] (0.00ns)   --->   "%shl_ln65_50 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_8, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1556 'bitconcatenate' 'shl_ln65_50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1557 [1/1] (0.00ns)   --->   "%sext_ln65_476 = sext i19 %shl_ln65_50" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1557 'sext' 'sext_ln65_476' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1558 [1/1] (0.88ns)   --->   "%sub_ln65_48 = sub i20 0, i20 %sext_ln65_476" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1558 'sub' 'sub_ln65_48' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1559 [1/1] (0.00ns)   --->   "%p_224 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_48, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1559 'partselect' 'p_224' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1560 [1/1] (0.00ns)   --->   "%sext_ln65_480 = sext i8 %p_224" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1560 'sext' 'sext_ln65_480' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1561 [1/1] (0.80ns)   --->   "%add_ln66_368 = add i13 %sext_ln65_466, i13 %sext_ln65_470" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1561 'add' 'add_ln66_368' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1562 [1/1] (0.00ns)   --->   "%sext_ln66_105 = sext i13 %add_ln66_368" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1562 'sext' 'sext_ln66_105' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1563 [1/1] (0.82ns)   --->   "%add_ln66_369 = add i14 %sext_ln66_105, i14 %sext_ln65_468" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1563 'add' 'add_ln66_369' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln66_106 = sext i14 %add_ln66_369" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1564 'sext' 'sext_ln66_106' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1565 [1/1] (0.82ns)   --->   "%add_ln66_370 = add i14 %sext_ln65_475, i14 %sext_ln65_474" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1565 'add' 'add_ln66_370' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln66_107 = sext i14 %add_ln66_370" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1566 'sext' 'sext_ln66_107' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1567 [1/1] (0.82ns)   --->   "%add_ln66_371 = add i14 %sext_ln65_477, i14 %sext_ln65_480" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1567 'add' 'add_ln66_371' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln66_108 = sext i14 %add_ln66_371" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1568 'sext' 'sext_ln66_108' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_372 = add i15 %sext_ln66_108, i15 %sext_ln66_107" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1569 'add' 'add_ln66_372' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1570 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_373 = add i15 %add_ln66_372, i15 %sext_ln66_106" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1570 'add' 'add_ln66_373' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1571 [1/1] (0.00ns)   --->   "%shl_ln65_53 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_1, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1571 'bitconcatenate' 'shl_ln65_53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln65_493 = sext i19 %shl_ln65_53" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1572 'sext' 'sext_ln65_493' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1573 [1/1] (0.88ns)   --->   "%sub_ln65_50 = sub i20 %sext_ln65_493, i20 %sext_ln65_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1573 'sub' 'sub_ln65_50' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1574 [1/1] (0.00ns)   --->   "%p_243 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_50, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1574 'partselect' 'p_243' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1575 [1/1] (0.00ns)   --->   "%shl_ln65_55 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_6, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1575 'bitconcatenate' 'shl_ln65_55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1576 [1/1] (0.00ns)   --->   "%sext_ln65_500 = sext i18 %shl_ln65_55" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1576 'sext' 'sext_ln65_500' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln65_501 = sext i18 %shl_ln65_55" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1577 'sext' 'sext_ln65_501' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln65_502 = sext i18 %shl_ln65_55" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1578 'sext' 'sext_ln65_502' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1579 [1/1] (0.89ns)   --->   "%sub_ln65_51 = sub i21 %sext_ln65_472, i21 %sext_ln65_502" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1579 'sub' 'sub_ln65_51' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1580 [1/1] (0.00ns)   --->   "%p_248 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_51, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1580 'partselect' 'p_248' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1581 [1/1] (0.00ns)   --->   "%p_250 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_8, i32 8, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1581 'partselect' 'p_250' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1582 [1/1] (2.38ns)   --->   "%mul_ln65_208 = mul i28 %sext_ln65_97, i28 268430998" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1582 'mul' 'mul_ln65_208' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1583 [1/1] (0.00ns)   --->   "%p_277 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_208, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1583 'partselect' 'p_277' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_443 = add i16 %p_274, i16 %p_273" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1584 'add' 'add_ln66_443' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1585 [1/1] (0.00ns)   --->   "%trunc_ln66_66 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_208, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1585 'partselect' 'trunc_ln66_66' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1586 [1/1] (0.85ns)   --->   "%add_ln66_444 = add i16 %p_275, i16 %p_277" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1586 'add' 'add_ln66_444' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_445 = add i15 %trunc_ln66_65, i15 %trunc_ln66_64" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1587 'add' 'add_ln66_445' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1588 [1/1] (0.84ns)   --->   "%add_ln66_446 = add i15 %trunc_ln66_67, i15 %trunc_ln66_66" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1588 'add' 'add_ln66_446' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1589 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_447 = add i16 %add_ln66_444, i16 %add_ln66_443" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1589 'add' 'add_ln66_447' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1590 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_449 = add i15 %add_ln66_446, i15 %add_ln66_445" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1590 'add' 'add_ln66_449' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1591 [1/1] (0.88ns)   --->   "%sub_ln65_59 = sub i20 0, i20 %sext_ln65_493" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1591 'sub' 'sub_ln65_59' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1592 [1/1] (0.00ns)   --->   "%p_297 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_59, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1592 'partselect' 'p_297' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln65_557 = sext i8 %p_297" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1593 'sext' 'sext_ln65_557' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln65_558 = sext i8 %p_297" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1594 'sext' 'sext_ln65_558' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1595 [1/1] (0.00ns)   --->   "%sext_ln65_559 = sext i10 %p_298" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1595 'sext' 'sext_ln65_559' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1596 [1/1] (0.00ns)   --->   "%shl_ln65_70 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_3, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1596 'bitconcatenate' 'shl_ln65_70' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln65_554 = sext i21 %shl_ln65_70" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1597 'sext' 'sext_ln65_554' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln65_555 = sext i21 %shl_ln65_70" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1598 'sext' 'sext_ln65_555' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1599 [1/1] (0.90ns)   --->   "%sub_ln65_61 = sub i22 %sext_ln65_555, i22 %sext_ln65_48" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1599 'sub' 'sub_ln65_61' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1600 [1/1] (0.00ns)   --->   "%p_299 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_61, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1600 'partselect' 'p_299' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1601 [1/1] (0.00ns)   --->   "%sext_ln65_560 = sext i10 %p_299" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1601 'sext' 'sext_ln65_560' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1602 [1/1] (0.00ns)   --->   "%sext_ln65_564 = sext i12 %p_300" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1602 'sext' 'sext_ln65_564' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln65_565 = sext i10 %p_301" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1603 'sext' 'sext_ln65_565' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln65_567 = sext i11 %p_302" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1604 'sext' 'sext_ln65_567' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1605 [1/1] (0.00ns)   --->   "%shl_ln65_71 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_8, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1605 'bitconcatenate' 'shl_ln65_71' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln65_561 = sext i21 %shl_ln65_71" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1606 'sext' 'sext_ln65_561' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1607 [1/1] (0.00ns)   --->   "%shl_ln65_72 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_8, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1607 'bitconcatenate' 'shl_ln65_72' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln65_562 = sext i18 %shl_ln65_72" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1608 'sext' 'sext_ln65_562' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1609 [1/1] (0.00ns)   --->   "%sext_ln65_563 = sext i18 %shl_ln65_72" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1609 'sext' 'sext_ln65_563' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1610 [1/1] (0.90ns)   --->   "%sub_ln65_62 = sub i22 %sext_ln65_563, i22 %sext_ln65_561" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1610 'sub' 'sub_ln65_62' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1611 [1/1] (0.00ns)   --->   "%p_304 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_62, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1611 'partselect' 'p_304' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1612 [1/1] (0.00ns)   --->   "%sext_ln65_570 = sext i10 %p_304" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1612 'sext' 'sext_ln65_570' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1613 [1/1] (0.78ns)   --->   "%add_ln66_486 = add i11 %sext_ln65_558, i11 %sext_ln65_560" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1613 'add' 'add_ln66_486' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln66_144 = sext i11 %add_ln66_486" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1614 'sext' 'sext_ln66_144' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1615 [1/1] (0.79ns)   --->   "%add_ln66_487 = add i12 %sext_ln66_144, i12 %sext_ln65_559" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1615 'add' 'add_ln66_487' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1616 [1/1] (0.00ns)   --->   "%sext_ln66_145 = sext i12 %add_ln66_487" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1616 'sext' 'sext_ln66_145' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_488 = add i13 %sext_ln65_565, i13 %sext_ln65_564" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1617 'add' 'add_ln66_488' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1618 [1/1] (0.79ns)   --->   "%add_ln66_489 = add i12 %sext_ln65_567, i12 %sext_ln65_570" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1618 'add' 'add_ln66_489' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1619 [1/1] (0.00ns)   --->   "%sext_ln66_146 = sext i12 %add_ln66_489" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1619 'sext' 'sext_ln66_146' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1620 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln66_490 = add i13 %sext_ln66_146, i13 %add_ln66_488" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1620 'add' 'add_ln66_490' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1621 [1/1] (0.00ns)   --->   "%sext_ln66_147 = sext i13 %add_ln66_490" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1621 'sext' 'sext_ln66_147' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1622 [1/1] (0.82ns)   --->   "%add_ln66_491 = add i14 %sext_ln66_147, i14 %sext_ln66_145" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1622 'add' 'add_ln66_491' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1623 [1/1] (0.00ns)   --->   "%shl_ln65_80 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %a_4, i12 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1623 'bitconcatenate' 'shl_ln65_80' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1624 [1/1] (0.00ns)   --->   "%shl_ln65_81 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_4, i7 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1624 'bitconcatenate' 'shl_ln65_81' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln65_592 = sext i23 %shl_ln65_81" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1625 'sext' 'sext_ln65_592' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1626 [1/1] (0.97ns)   --->   "%sub_ln65_68 = sub i28 %sext_ln65_592, i28 %shl_ln65_80" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1626 'sub' 'sub_ln65_68' <Predicate = (!icmp_ln50)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1627 [1/1] (0.00ns)   --->   "%p_327 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln65_68, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1627 'partselect' 'p_327' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1628 [1/1] (0.00ns)   --->   "%sext_ln65_597 = sext i15 %p_328" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1628 'sext' 'sext_ln65_597' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln65_598 = sext i14 %p_329" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1629 'sext' 'sext_ln65_598' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1630 [1/1] (2.38ns)   --->   "%mul_ln65_251 = mul i25 %sext_ln65_100, i25 33554185" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1630 'mul' 'mul_ln65_251' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1631 [1/1] (0.00ns)   --->   "%p_331 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_251, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1631 'partselect' 'p_331' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln65_599 = sext i13 %p_331" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1632 'sext' 'sext_ln65_599' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1633 [1/1] (0.00ns)   --->   "%trunc_ln66_77 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %sub_ln65_68, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1633 'partselect' 'trunc_ln66_77' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_528 = add i16 %sext_ln65_597, i16 %p_327" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1634 'add' 'add_ln66_528' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1635 [1/1] (0.83ns)   --->   "%add_ln66_529 = add i15 %sext_ln65_598, i15 %sext_ln65_599" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1635 'add' 'add_ln66_529' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln66_162 = sext i15 %add_ln66_529" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1636 'sext' 'sext_ln66_162' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_530 = add i15 %p_328, i15 %trunc_ln66_77" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1637 'add' 'add_ln66_530' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1638 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_531 = add i16 %sext_ln66_162, i16 %add_ln66_528" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1638 'add' 'add_ln66_531' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1639 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_533 = add i15 %add_ln66_529, i15 %add_ln66_530" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1639 'add' 'add_ln66_533' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln65_617 = sext i15 %p_354" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1640 'sext' 'sext_ln65_617' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln65_618 = sext i14 %p_355" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1641 'sext' 'sext_ln65_618' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln65_619 = sext i10 %p_356" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1642 'sext' 'sext_ln65_619' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1643 [1/1] (2.38ns)   --->   "%mul_ln65_277 = mul i25 %sext_ln65_100, i25 33554214" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1643 'mul' 'mul_ln65_277' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1644 [1/1] (0.00ns)   --->   "%p_358 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_277, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1644 'partselect' 'p_358' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln65_621 = sext i13 %p_358" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1645 'sext' 'sext_ln65_621' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln66_172 = sext i14 %p_355" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1646 'sext' 'sext_ln66_172' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_571 = add i16 %sext_ln65_618, i16 %sext_ln65_617" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1647 'add' 'add_ln66_571' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1648 [1/1] (0.82ns)   --->   "%add_ln66_572 = add i14 %sext_ln65_619, i14 %sext_ln65_621" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1648 'add' 'add_ln66_572' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1649 [1/1] (0.00ns)   --->   "%sext_ln66_173 = sext i14 %add_ln66_572" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1649 'sext' 'sext_ln66_173' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_573 = add i15 %sext_ln66_172, i15 %p_354" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1650 'add' 'add_ln66_573' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1651 [1/1] (0.00ns)   --->   "%sext_ln66_174 = sext i14 %add_ln66_572" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1651 'sext' 'sext_ln66_174' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1652 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_574 = add i16 %sext_ln66_173, i16 %add_ln66_571" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1652 'add' 'add_ln66_574' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1653 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_576 = add i15 %sext_ln66_174, i15 %add_ln66_573" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1653 'add' 'add_ln66_576' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1654 [1/1] (0.85ns)   --->   "%sub_ln65 = sub i17 0, i17 %sext_ln65_16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1654 'sub' 'sub_ln65' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1655 [1/1] (0.00ns)   --->   "%p_378 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln65, i32 12, i32 16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1655 'partselect' 'p_378' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1656 [1/1] (0.00ns)   --->   "%sext_ln65_649 = sext i5 %p_378" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1656 'sext' 'sext_ln65_649' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln65_650 = sext i9 %p_379" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1657 'sext' 'sext_ln65_650' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1658 [1/1] (0.00ns)   --->   "%shl_ln65_87 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_3, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1658 'bitconcatenate' 'shl_ln65_87' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln65_643 = sext i19 %shl_ln65_87" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1659 'sext' 'sext_ln65_643' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln65_644 = sext i19 %shl_ln65_87" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1660 'sext' 'sext_ln65_644' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1661 [1/1] (0.88ns)   --->   "%sub_ln65_72 = sub i20 %sext_ln65_644, i20 %sext_ln65_46" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1661 'sub' 'sub_ln65_72' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1662 [1/1] (0.00ns)   --->   "%p_380 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_72, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1662 'partselect' 'p_380' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln65_651 = sext i8 %p_380" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1663 'sext' 'sext_ln65_651' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1664 [1/1] (0.00ns)   --->   "%shl_ln65_88 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_4, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1664 'bitconcatenate' 'shl_ln65_88' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln65_646 = sext i19 %shl_ln65_88" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1665 'sext' 'sext_ln65_646' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1666 [1/1] (0.88ns)   --->   "%add_ln65_11 = add i20 %sext_ln65_646, i20 %sext_ln65_58" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1666 'add' 'add_ln65_11' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1667 [1/1] (0.00ns)   --->   "%p_381 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln65_11, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1667 'partselect' 'p_381' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1668 [1/1] (0.87ns)   --->   "%sub_ln65_157 = sub i19 %sext_ln65_99, i19 %sext_ln65_562" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1668 'sub' 'sub_ln65_157' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1669 [1/1] (0.00ns)   --->   "%p_384 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_157, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1669 'partselect' 'p_384' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln65_657 = sext i7 %p_384" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1670 'sext' 'sext_ln65_657' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_599 = add i10 %sext_ln65_650, i10 %sext_ln65_649" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1671 'add' 'add_ln66_599' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1672 [1/1] (0.76ns)   --->   "%add_ln66_600 = add i9 %sext_ln65_651, i9 %sext_ln65_410" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1672 'add' 'add_ln66_600' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1673 [1/1] (0.00ns)   --->   "%sext_ln66_185 = sext i9 %add_ln66_600" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1673 'sext' 'sext_ln66_185' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1674 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln66_601 = add i10 %sext_ln66_185, i10 %add_ln66_599" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1674 'add' 'add_ln66_601' <Predicate = (!icmp_ln50)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln65_686 = sext i8 %p_403" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1675 'sext' 'sext_ln65_686' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1676 [1/1] (0.88ns)   --->   "%sub_ln65_80 = sub i20 0, i20 %sext_ln65_646" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1676 'sub' 'sub_ln65_80' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1677 [1/1] (0.00ns)   --->   "%p_405 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_80, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1677 'partselect' 'p_405' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1678 [1/1] (0.00ns)   --->   "%sext_ln65_688 = sext i8 %p_405" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1678 'sext' 'sext_ln65_688' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1679 [1/1] (0.00ns)   --->   "%shl_ln65_96 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_5, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1679 'bitconcatenate' 'shl_ln65_96' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1680 [1/1] (0.00ns)   --->   "%sext_ln65_684 = sext i19 %shl_ln65_96" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1680 'sext' 'sext_ln65_684' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1681 [1/1] (0.88ns)   --->   "%sub_ln65_81 = sub i20 0, i20 %sext_ln65_684" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1681 'sub' 'sub_ln65_81' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1682 [1/1] (0.00ns)   --->   "%p_406 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_81, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1682 'partselect' 'p_406' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1683 [1/1] (0.00ns)   --->   "%sext_ln65_690 = sext i8 %p_406" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1683 'sext' 'sext_ln65_690' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1684 [1/1] (0.90ns)   --->   "%sub_ln65_82 = sub i22 %sext_ln65_84, i22 %sext_ln65_501" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1684 'sub' 'sub_ln65_82' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1685 [1/1] (0.00ns)   --->   "%p_407 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_82, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1685 'partselect' 'p_407' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln65_691 = sext i10 %p_407" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1686 'sext' 'sext_ln65_691' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_83 = sub i19 0, i19 %sext_ln65_562" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1687 'sub' 'sub_ln65_83' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1688 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln65_84 = sub i19 %sub_ln65_83, i19 %sext_ln65_99" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1688 'sub' 'sub_ln65_84' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1689 [1/1] (0.00ns)   --->   "%p_409 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_84, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1689 'partselect' 'p_409' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1690 [1/1] (0.76ns)   --->   "%add_ln66_625 = add i9 %sext_ln65_686, i9 %sext_ln65_688" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1690 'add' 'add_ln66_625' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln66_207 = sext i9 %add_ln66_625" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1691 'sext' 'sext_ln66_207' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_626 = add i11 %sext_ln65_691, i11 %sext_ln65_690" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1692 'add' 'add_ln66_626' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1693 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln66_627 = add i11 %add_ln66_626, i11 %sext_ln66_207" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1693 'add' 'add_ln66_627' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1694 [1/1] (0.89ns)   --->   "%sub_ln65_93 = sub i21 %sext_ln65_47, i21 %sext_ln65_49" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1694 'sub' 'sub_ln65_93' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1695 [1/1] (0.00ns)   --->   "%p_429 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_93, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1695 'partselect' 'p_429' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln65_720 = sext i9 %p_429" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1696 'sext' 'sext_ln65_720' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1697 [1/1] (0.88ns)   --->   "%sub_ln65_160 = sub i20 %sext_ln65_68, i20 %sext_ln65_684" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1697 'sub' 'sub_ln65_160' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1698 [1/1] (0.00ns)   --->   "%p_431 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_160, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1698 'partselect' 'p_431' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1699 [1/1] (0.00ns)   --->   "%sext_ln65_723 = sext i8 %p_431" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1699 'sext' 'sext_ln65_723' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1700 [1/1] (0.89ns)   --->   "%add_ln65_17 = add i21 %sext_ln65_472, i21 %sext_ln65_83" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1700 'add' 'add_ln65_17' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1701 [1/1] (0.00ns)   --->   "%p_432 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln65_17, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1701 'partselect' 'p_432' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1702 [1/1] (0.00ns)   --->   "%sext_ln65_724 = sext i9 %p_432" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1702 'sext' 'sext_ln65_724' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1703 [1/1] (0.77ns)   --->   "%add_ln66_651 = add i10 %sext_ln65_723, i10 %sext_ln65_720" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1703 'add' 'add_ln66_651' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln66_225 = sext i10 %add_ln66_651" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1704 'sext' 'sext_ln66_225' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1705 [1/1] (0.77ns)   --->   "%add_ln66_652 = add i10 %sext_ln65_724, i10 %sext_ln65_657" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1705 'add' 'add_ln66_652' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln66_226 = sext i10 %add_ln66_652" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1706 'sext' 'sext_ln66_226' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1707 [1/1] (0.78ns)   --->   "%add_ln66_653 = add i11 %sext_ln66_226, i11 %sext_ln66_225" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1707 'add' 'add_ln66_653' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1708 [1/1] (0.00ns)   --->   "%shl_ln65_105 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_4, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1708 'bitconcatenate' 'shl_ln65_105' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln65_744 = sext i18 %shl_ln65_105" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1709 'sext' 'sext_ln65_744' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln65_745 = sext i18 %shl_ln65_105" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1710 'sext' 'sext_ln65_745' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1711 [1/1] (0.87ns)   --->   "%sub_ln65_103 = sub i19 0, i19 %sext_ln65_745" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1711 'sub' 'sub_ln65_103' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1712 [1/1] (0.00ns)   --->   "%p_452 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_103, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1712 'partselect' 'p_452' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln65_753 = sext i7 %p_452" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1713 'sext' 'sext_ln65_753' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1714 [1/1] (0.87ns)   --->   "%sub_ln65_104 = sub i19 %sext_ln65_500, i19 %sext_ln65_75" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1714 'sub' 'sub_ln65_104' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1715 [1/1] (0.00ns)   --->   "%p_454 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_104, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1715 'partselect' 'p_454' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1716 [1/1] (0.00ns)   --->   "%p_456 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_8, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1716 'partselect' 'p_456' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1717 [1/1] (0.77ns)   --->   "%add_ln66_675 = add i8 %sext_ln65_753, i8 %sext_ln65_348" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1717 'add' 'add_ln66_675' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln66_242 = sext i8 %add_ln66_675" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1718 'sext' 'sext_ln66_242' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1719 [1/1] (0.76ns)   --->   "%add_ln66_676 = add i9 %sext_ln66_242, i9 %sext_ln65_557" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1719 'add' 'add_ln66_676' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1720 [1/1] (0.92ns)   --->   "%sub_ln65_114 = sub i23 %sub_ln65_36, i23 %sext_ln65_744" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1720 'sub' 'sub_ln65_114' <Predicate = (!icmp_ln50)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1721 [1/1] (0.00ns)   --->   "%p_475 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln65_114, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1721 'partselect' 'p_475' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1722 [1/1] (0.00ns)   --->   "%sext_ln65_778 = sext i11 %p_475" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1722 'sext' 'sext_ln65_778' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln65_779 = sext i7 %p_476" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1723 'sext' 'sext_ln65_779' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln65_780 = sext i12 %p_477" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1724 'sext' 'sext_ln65_780' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1725 [1/1] (2.38ns)   --->   "%mul_ln65_322 = mul i25 %sext_ln65_100, i25 33554275" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1725 'mul' 'mul_ln65_322' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1726 [1/1] (0.00ns)   --->   "%p_479 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_322, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1726 'partselect' 'p_479' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1727 [1/1] (0.00ns)   --->   "%sext_ln65_782 = sext i13 %p_479" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1727 'sext' 'sext_ln65_782' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln66_265 = sext i12 %add_ln66_711" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1728 'sext' 'sext_ln66_265' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1729 [1/1] (0.79ns)   --->   "%add_ln66_712 = add i12 %sext_ln65_779, i12 %sext_ln65_778" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1729 'add' 'add_ln66_712' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1730 [1/1] (0.00ns)   --->   "%sext_ln66_266 = sext i12 %add_ln66_712" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1730 'sext' 'sext_ln66_266' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_713 = add i14 %sext_ln65_780, i14 %sext_ln65_782" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1731 'add' 'add_ln66_713' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1732 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln66_714 = add i14 %add_ln66_713, i14 %sext_ln66_266" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1732 'add' 'add_ln66_714' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln66_267 = sext i14 %add_ln66_714" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1733 'sext' 'sext_ln66_267' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1734 [1/1] (0.83ns)   --->   "%add_ln66_715 = add i15 %sext_ln66_267, i15 %sext_ln66_265" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1734 'add' 'add_ln66_715' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1735 [1/1] (0.00ns)   --->   "%sext_ln65_807 = sext i15 %p_502" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1735 'sext' 'sext_ln65_807' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1736 [1/1] (0.00ns)   --->   "%sext_ln65_808 = sext i15 %p_503" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1736 'sext' 'sext_ln65_808' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1737 [1/1] (2.38ns)   --->   "%mul_ln65_346 = mul i27 %sext_ln65_98, i27 798" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1737 'mul' 'mul_ln65_346' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1738 [1/1] (0.00ns)   --->   "%p_506 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_346, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1738 'partselect' 'p_506' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln65_810 = sext i15 %p_506" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1739 'sext' 'sext_ln65_810' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_755 = add i16 %sext_ln65_808, i16 %sext_ln65_807" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1740 'add' 'add_ln66_755' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1741 [1/1] (0.85ns)   --->   "%add_ln66_756 = add i16 %p_504, i16 %sext_ln65_810" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1741 'add' 'add_ln66_756' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_757 = add i15 %p_503, i15 %p_502" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1742 'add' 'add_ln66_757' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1743 [1/1] (0.84ns)   --->   "%add_ln66_758 = add i15 %trunc_ln66_92, i15 %p_506" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1743 'add' 'add_ln66_758' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1744 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_759 = add i16 %add_ln66_756, i16 %add_ln66_755" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1744 'add' 'add_ln66_759' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1745 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_761 = add i15 %add_ln66_758, i15 %add_ln66_757" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1745 'add' 'add_ln66_761' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln65_822 = sext i12 %p_531" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1746 'sext' 'sext_ln65_822' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln65_823 = sext i15 %p_532" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1747 'sext' 'sext_ln65_823' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1748 [1/1] (2.38ns)   --->   "%mul_ln65_372 = mul i27 %sext_ln65_98, i27 820" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1748 'mul' 'mul_ln65_372' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1749 [1/1] (0.00ns)   --->   "%p_533 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_372, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1749 'partselect' 'p_533' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln65_824 = sext i15 %p_533" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1750 'sext' 'sext_ln65_824' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln66_287 = sext i12 %p_531" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1751 'sext' 'sext_ln66_287' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_806 = add i16 %p_529, i16 %sext_ln65_822" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1752 'add' 'add_ln66_806' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1753 [1/1] (0.84ns)   --->   "%add_ln66_807 = add i16 %sext_ln65_824, i16 %sext_ln65_823" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1753 'add' 'add_ln66_807' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_808 = add i15 %trunc_ln66_99, i15 %sext_ln66_287" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1754 'add' 'add_ln66_808' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1755 [1/1] (0.84ns)   --->   "%add_ln66_809 = add i15 %p_533, i15 %p_532" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1755 'add' 'add_ln66_809' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1756 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_810 = add i16 %add_ln66_807, i16 %add_ln66_806" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1756 'add' 'add_ln66_810' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1757 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_812 = add i15 %add_ln66_809, i15 %add_ln66_808" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1757 'add' 'add_ln66_812' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln65_852 = sext i15 %p_555" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1758 'sext' 'sext_ln65_852' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1759 [1/1] (0.88ns)   --->   "%sub_ln65_119 = sub i20 %sext_ln65_684, i20 %sext_ln65_68" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1759 'sub' 'sub_ln65_119' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1760 [1/1] (0.00ns)   --->   "%p_556 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_119, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1760 'partselect' 'p_556' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln65_853 = sext i8 %p_556" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1761 'sext' 'sext_ln65_853' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1762 [1/1] (2.38ns)   --->   "%mul_ln65_393 = mul i26 %sext_ln65_102, i26 470" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1762 'mul' 'mul_ln65_393' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1763 [1/1] (0.00ns)   --->   "%p_559 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_393, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1763 'partselect' 'p_559' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln65_854 = sext i14 %p_559" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1764 'sext' 'sext_ln65_854' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1765 [1/1] (0.00ns)   --->   "%sext_ln66_299 = sext i8 %p_556" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1765 'sext' 'sext_ln66_299' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1766 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_853 = add i16 %sext_ln65_853, i16 %sext_ln65_852" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1766 'add' 'add_ln66_853' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1767 [1/1] (0.00ns)   --->   "%sext_ln66_300 = sext i14 %p_559" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1767 'sext' 'sext_ln66_300' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1768 [1/1] (0.85ns)   --->   "%add_ln66_854 = add i16 %p_557, i16 %sext_ln65_854" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1768 'add' 'add_ln66_854' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_855 = add i15 %sext_ln66_299, i15 %p_555" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1769 'add' 'add_ln66_855' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1770 [1/1] (0.84ns)   --->   "%add_ln66_856 = add i15 %trunc_ln66_101, i15 %sext_ln66_300" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1770 'add' 'add_ln66_856' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1771 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_857 = add i16 %add_ln66_854, i16 %add_ln66_853" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1771 'add' 'add_ln66_857' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1772 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_859 = add i15 %add_ln66_856, i15 %add_ln66_855" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1772 'add' 'add_ln66_859' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1773 [1/1] (2.38ns)   --->   "%mul_ln65_418 = mul i28 %sext_ln65_97, i28 4708" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1773 'mul' 'mul_ln65_418' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1774 [1/1] (0.00ns)   --->   "%p_586 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_418, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1774 'partselect' 'p_586' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_905 = add i16 %p_583, i16 %p_582" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1775 'add' 'add_ln66_905' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1776 [1/1] (0.00ns)   --->   "%trunc_ln66_123 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_418, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1776 'partselect' 'trunc_ln66_123' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1777 [1/1] (0.85ns)   --->   "%add_ln66_906 = add i16 %p_584, i16 %p_586" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1777 'add' 'add_ln66_906' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_907 = add i15 %trunc_ln66_122, i15 %trunc_ln66_121" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1778 'add' 'add_ln66_907' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1779 [1/1] (0.84ns)   --->   "%add_ln66_908 = add i15 %trunc_ln66_124, i15 %trunc_ln66_123" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1779 'add' 'add_ln66_908' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1780 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_909 = add i16 %add_ln66_906, i16 %add_ln66_905" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1780 'add' 'add_ln66_909' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1781 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_911 = add i15 %add_ln66_908, i15 %add_ln66_907" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1781 'add' 'add_ln66_911' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1782 [1/1] (0.88ns)   --->   "%add_ln65_23 = add i20 %sext_ln65_493, i20 %sext_ln65_17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1782 'add' 'add_ln65_23' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1783 [1/1] (0.00ns)   --->   "%p_606 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln65_23, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1783 'partselect' 'p_606' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln65_878 = sext i8 %p_606" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1784 'sext' 'sext_ln65_878' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1785 [1/1] (0.87ns)   --->   "%add_ln65_24 = add i19 %sext_ln65_745, i19 %sext_ln65_52" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1785 'add' 'add_ln65_24' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1786 [1/1] (0.00ns)   --->   "%p_609 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln65_24, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1786 'partselect' 'p_609' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln65_880 = sext i7 %p_609" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1787 'sext' 'sext_ln65_880' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1788 [1/1] (0.88ns)   --->   "%add_ln65_25 = add i20 %sext_ln65_684, i20 %sext_ln65_68" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1788 'add' 'add_ln65_25' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1789 [1/1] (0.00ns)   --->   "%p_610 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln65_25, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1789 'partselect' 'p_610' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln65_881 = sext i8 %p_610" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1790 'sext' 'sext_ln65_881' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1791 [1/1] (0.87ns)   --->   "%sub_ln65_124 = sub i19 %sext_ln65_562, i19 %sext_ln65_99" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1791 'sub' 'sub_ln65_124' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1792 [1/1] (0.00ns)   --->   "%p_612 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_124, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1792 'partselect' 'p_612' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1793 [1/1] (0.76ns)   --->   "%add_ln66_932 = add i9 %sext_ln65_881, i9 %sext_ln65_880" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1793 'add' 'add_ln66_932' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln66_304 = sext i9 %add_ln66_932" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1794 'sext' 'sext_ln66_304' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1795 [1/1] (0.77ns)   --->   "%add_ln66_933 = add i10 %sext_ln66_304, i10 %sext_ln65_878" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1795 'add' 'add_ln66_933' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln65_899 = sext i13 %p_630" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1796 'sext' 'sext_ln65_899' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1797 [1/1] (0.00ns)   --->   "%sext_ln65_900 = sext i14 %p_632" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1797 'sext' 'sext_ln65_900' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1798 [1/1] (2.38ns)   --->   "%mul_ln65_447 = mul i28 %sext_ln65_97, i28 268432206" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1798 'mul' 'mul_ln65_447' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1799 [1/1] (0.00ns)   --->   "%p_634 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_447, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1799 'partselect' 'p_634' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln66_324 = sext i13 %p_630" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1800 'sext' 'sext_ln66_324' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_981 = add i16 %p_631, i16 %sext_ln65_899" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1801 'add' 'add_ln66_981' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1802 [1/1] (0.00ns)   --->   "%trunc_ln66_139 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_447, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1802 'partselect' 'trunc_ln66_139' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln66_325 = sext i14 %p_632" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1803 'sext' 'sext_ln66_325' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1804 [1/1] (0.85ns)   --->   "%add_ln66_982 = add i16 %sext_ln65_900, i16 %p_634" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1804 'add' 'add_ln66_982' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_983 = add i15 %trunc_ln66_138, i15 %sext_ln66_324" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1805 'add' 'add_ln66_983' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1806 [1/1] (0.84ns)   --->   "%add_ln66_984 = add i15 %sext_ln66_325, i15 %trunc_ln66_139" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1806 'add' 'add_ln66_984' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1807 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_985 = add i16 %add_ln66_982, i16 %add_ln66_981" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1807 'add' 'add_ln66_985' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1808 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_987 = add i15 %add_ln66_984, i15 %add_ln66_983" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1808 'add' 'add_ln66_987' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1809 [1/1] (0.00ns)   --->   "%sext_ln65_921 = sext i14 %p_657" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1809 'sext' 'sext_ln65_921' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln65_922 = sext i12 %p_658" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1810 'sext' 'sext_ln65_922' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_133 = sub i22 0, i22 %sext_ln65_84" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1811 'sub' 'sub_ln65_133' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1812 [1/1] (0.00ns)   --->   "%shl_ln65_123 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_6, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1812 'bitconcatenate' 'shl_ln65_123' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln65_920 = sext i17 %shl_ln65_123" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1813 'sext' 'sext_ln65_920' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1814 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln65_134 = sub i22 %sub_ln65_133, i22 %sext_ln65_920" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1814 'sub' 'sub_ln65_134' <Predicate = (!icmp_ln50)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1815 [1/1] (0.00ns)   --->   "%p_659 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_134, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1815 'partselect' 'p_659' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln65_923 = sext i10 %p_659" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1816 'sext' 'sext_ln65_923' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1817 [1/1] (2.38ns)   --->   "%mul_ln65_471 = mul i22 %sext_ln65_103, i22 4194278" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1817 'mul' 'mul_ln65_471' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1818 [1/1] (0.00ns)   --->   "%p_661 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_471, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1818 'partselect' 'p_661' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln65_925 = sext i10 %p_661" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1819 'sext' 'sext_ln65_925' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1031 = add i15 %sext_ln65_922, i15 %sext_ln65_921" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1820 'add' 'add_ln66_1031' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1821 [1/1] (0.78ns)   --->   "%add_ln66_1032 = add i11 %sext_ln65_923, i11 %sext_ln65_925" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1821 'add' 'add_ln66_1032' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln66_332 = sext i11 %add_ln66_1032" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1822 'sext' 'sext_ln66_332' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1823 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1033 = add i15 %sext_ln66_332, i15 %add_ln66_1031" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1823 'add' 'add_ln66_1033' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln65_943 = sext i14 %p_686" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1824 'sext' 'sext_ln65_943' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1825 [1/1] (2.38ns)   --->   "%mul_ln65_496 = mul i26 %sext_ln65_102, i26 444" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1825 'mul' 'mul_ln65_496' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1826 [1/1] (0.00ns)   --->   "%p_688 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_496, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1826 'partselect' 'p_688' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln65_945 = sext i14 %p_688" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1827 'sext' 'sext_ln65_945' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1828 [1/1] (0.83ns)   --->   "%add_ln66_1078 = add i15 %sext_ln65_943, i15 %sext_ln65_945" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1828 'add' 'add_ln66_1078' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln65_965 = sext i15 %p_709" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1829 'sext' 'sext_ln65_965' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1830 [1/1] (0.00ns)   --->   "%shl_ln65_127 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %a_3, i9 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1830 'bitconcatenate' 'shl_ln65_127' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln65_963 = sext i25 %shl_ln65_127" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1831 'sext' 'sext_ln65_963' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1832 [1/1] (0.94ns)   --->   "%sub_ln65_140 = sub i26 %sext_ln65_963, i26 %sext_ln65_554" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1832 'sub' 'sub_ln65_140' <Predicate = (!icmp_ln50)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1833 [1/1] (0.00ns)   --->   "%p_710 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %sub_ln65_140, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1833 'partselect' 'p_710' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln65_966 = sext i14 %p_710" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1834 'sext' 'sext_ln65_966' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln65_967 = sext i15 %p_712" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1835 'sext' 'sext_ln65_967' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln65_968 = sext i13 %p_713" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1836 'sext' 'sext_ln65_968' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1837 [1/1] (2.38ns)   --->   "%mul_ln65_520 = mul i24 %sext_ln65_101, i24 102" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1837 'mul' 'mul_ln65_520' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1838 [1/1] (0.00ns)   --->   "%p_715 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_520, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1838 'partselect' 'p_715' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln65_969 = sext i12 %p_715" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1839 'sext' 'sext_ln65_969' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln66_354 = sext i14 %p_710" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1840 'sext' 'sext_ln66_354' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1124 = add i16 %p_708, i16 %sext_ln65_966" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1841 'add' 'add_ln66_1124' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1125 = add i15 %trunc_ln66_162, i15 %sext_ln66_354" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1842 'add' 'add_ln66_1125' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1843 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1126 = add i16 %add_ln66_1124, i16 %sext_ln65_965" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1843 'add' 'add_ln66_1126' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1127 = add i16 %sext_ln65_967, i16 %p_711" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1844 'add' 'add_ln66_1127' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1845 [1/1] (0.82ns)   --->   "%add_ln66_1128 = add i14 %sext_ln65_968, i14 %sext_ln65_969" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1845 'add' 'add_ln66_1128' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln66_355 = sext i14 %add_ln66_1128" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1846 'sext' 'sext_ln66_355' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1129 = add i15 %p_712, i15 %trunc_ln66_163" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1847 'add' 'add_ln66_1129' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln66_356 = sext i14 %add_ln66_1128" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1848 'sext' 'sext_ln66_356' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1849 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1130 = add i16 %sext_ln66_355, i16 %add_ln66_1127" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1849 'add' 'add_ln66_1130' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1850 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1131 = add i15 %add_ln66_1125, i15 %p_709" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1850 'add' 'add_ln66_1131' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1851 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1132 = add i15 %sext_ln66_356, i15 %add_ln66_1129" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1851 'add' 'add_ln66_1132' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1852 [1/1] (2.38ns)   --->   "%mul_ln65_546 = mul i25 %sext_ln65_91, i25 33554276" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1852 'mul' 'mul_ln65_546' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1853 [1/1] (0.00ns)   --->   "%p_741 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_546, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1853 'partselect' 'p_741' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1854 [1/1] (0.00ns)   --->   "%sext_ln65_1003 = sext i15 %p_762" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1854 'sext' 'sext_ln65_1003' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1855 [1/1] (0.00ns)   --->   "%sext_ln65_1004 = sext i13 %p_763" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1855 'sext' 'sext_ln65_1004' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1856 [1/1] (0.00ns)   --->   "%shl_ln65_129 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_3, i8 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1856 'bitconcatenate' 'shl_ln65_129' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln65_1001 = sext i24 %shl_ln65_129" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1857 'sext' 'sext_ln65_1001' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1858 [1/1] (0.00ns)   --->   "%shl_ln65_130 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_3, i6 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1858 'bitconcatenate' 'shl_ln65_130' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln65_1002 = sext i22 %shl_ln65_130" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1859 'sext' 'sext_ln65_1002' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1860 [1/1] (0.93ns)   --->   "%sub_ln65_142 = sub i25 %sext_ln65_1002, i25 %sext_ln65_1001" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1860 'sub' 'sub_ln65_142' <Predicate = (!icmp_ln50)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1861 [1/1] (0.00ns)   --->   "%p_764 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %sub_ln65_142, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1861 'partselect' 'p_764' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln65_1005 = sext i13 %p_764" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1862 'sext' 'sext_ln65_1005' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1863 [1/1] (0.00ns)   --->   "%sext_ln66_369 = sext i13 %p_764" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1863 'sext' 'sext_ln66_369' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1225 = add i16 %sext_ln65_1003, i16 %sext_ln65_1005" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1864 'add' 'add_ln66_1225' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln66_370 = sext i13 %p_763" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1865 'sext' 'sext_ln66_370' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1226 = add i15 %p_762, i15 %sext_ln66_369" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1866 'add' 'add_ln66_1226' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1867 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1227 = add i16 %add_ln66_1225, i16 %sext_ln65_1004" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1867 'add' 'add_ln66_1227' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1868 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1232 = add i15 %add_ln66_1226, i15 %sext_ln66_370" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1868 'add' 'add_ln66_1232' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1869 [1/1] (0.90ns)   --->   "%sub_ln65_146 = sub i22 %sext_ln65_643, i22 %sext_ln65_555" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1869 'sub' 'sub_ln65_146' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1870 [1/1] (0.00ns)   --->   "%p_818 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_146, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1870 'partselect' 'p_818' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1871 [1/1] (0.00ns)   --->   "%shl_ln65_132 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_4, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1871 'bitconcatenate' 'shl_ln65_132' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1872 [1/1] (0.00ns)   --->   "%sext_ln65_1023 = sext i21 %shl_ln65_132" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1872 'sext' 'sext_ln65_1023' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 1873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_147 = sub i22 0, i22 %sext_ln65_1023" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1873 'sub' 'sub_ln65_147' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1874 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln65_148 = sub i22 %sub_ln65_147, i22 %sext_ln65_60" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1874 'sub' 'sub_ln65_148' <Predicate = (!icmp_ln50)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1875 [1/1] (0.00ns)   --->   "%p_819 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_148, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1875 'partselect' 'p_819' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 9.61>
ST_13 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln63_76 = zext i16 %add_ln63_46" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1876 'zext' 'zext_ln63_76' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1877 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln63_46, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1877 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1878 [1/1] (0.87ns)   --->   "%sub_ln63_89 = sub i18 %p_shl9, i18 %zext_ln63_76" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1878 'sub' 'sub_ln63_89' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1879 [1/1] (0.00ns)   --->   "%zext_ln63_77 = zext i18 %sub_ln63_89" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1879 'zext' 'zext_ln63_77' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1880 [1/1] (0.00ns)   --->   "%padded_addr_24 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_77" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1880 'getelementptr' 'padded_addr_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1881 [1/1] (0.00ns)   --->   "%or_ln63_32 = or i18 %sub_ln63_89, i18 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1881 'or' 'or_ln63_32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln63_79 = zext i18 %or_ln63_32" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1882 'zext' 'zext_ln63_79' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1883 [1/1] (0.00ns)   --->   "%padded_addr_25 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_79" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1883 'getelementptr' 'padded_addr_25' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln65_89 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1884 'sext' 'sext_ln65_89' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln63_27 = zext i11 %tmp_35" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1885 'zext' 'zext_ln63_27' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1886 [1/1] (0.00ns)   --->   "%zext_ln63_32_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_46" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1886 'bitconcatenate' 'zext_ln63_32_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1887 [1/1] (0.00ns)   --->   "%zext_ln63_87 = zext i53 %zext_ln63_32_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1887 'zext' 'zext_ln63_87' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1888 [1/1] (1.10ns)   --->   "%sub_ln63_27 = sub i54 0, i54 %zext_ln63_87" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1888 'sub' 'sub_ln63_27' <Predicate = (!icmp_ln50 & tmp_34)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1889 [1/1] (0.40ns)   --->   "%select_ln63_36 = select i1 %tmp_34, i54 %sub_ln63_27, i54 %zext_ln63_87" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1889 'select' 'select_ln63_36' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1890 [1/1] (1.08ns)   --->   "%icmp_ln63_45 = icmp_eq  i63 %trunc_ln63_45, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1890 'icmp' 'icmp_ln63_45' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1891 [1/1] (0.80ns)   --->   "%sub_ln63_28 = sub i12 1075, i12 %zext_ln63_27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1891 'sub' 'sub_ln63_28' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1892 [1/1] (0.80ns)   --->   "%icmp_ln63_46 = icmp_sgt  i12 %sub_ln63_28, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1892 'icmp' 'icmp_ln63_46' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1893 [1/1] (0.80ns)   --->   "%add_ln63_9 = add i12 %sub_ln63_28, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1893 'add' 'add_ln63_9' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1894 [1/1] (0.80ns)   --->   "%sub_ln63_29 = sub i12 12, i12 %sub_ln63_28" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1894 'sub' 'sub_ln63_29' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1895 [1/1] (0.37ns)   --->   "%select_ln63_37 = select i1 %icmp_ln63_46, i12 %add_ln63_9, i12 %sub_ln63_29" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1895 'select' 'select_ln63_37' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1896 [1/1] (0.00ns)   --->   "%sext_ln63_18 = sext i12 %select_ln63_37" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1896 'sext' 'sext_ln63_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1897 [1/1] (0.80ns)   --->   "%icmp_ln63_47 = icmp_eq  i12 %sub_ln63_28, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1897 'icmp' 'icmp_ln63_47' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1898 [1/1] (0.00ns)   --->   "%trunc_ln63_47 = trunc i54 %select_ln63_36" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1898 'trunc' 'trunc_ln63_47' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1899 [1/1] (0.80ns)   --->   "%icmp_ln63_48 = icmp_ult  i12 %select_ln63_37, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1899 'icmp' 'icmp_ln63_48' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln63_88 = zext i32 %sext_ln63_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1900 'zext' 'zext_ln63_88' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1901 [1/1] (1.50ns)   --->   "%ashr_ln63_9 = ashr i54 %select_ln63_36, i54 %zext_ln63_88" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1901 'ashr' 'ashr_ln63_9' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node a_9)   --->   "%trunc_ln63_48 = trunc i54 %ashr_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1902 'trunc' 'trunc_ln63_48' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node a_9)   --->   "%bitcast_ln724_36 = bitcast i32 %padded_load_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1903 'bitcast' 'bitcast_ln724_36' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node a_9)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_36, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1904 'bitselect' 'tmp_36' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node a_9)   --->   "%select_ln63_164 = select i1 %tmp_36, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1905 'select' 'select_ln63_164' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node a_9)   --->   "%select_ln63_38 = select i1 %icmp_ln63_48, i16 %trunc_ln63_48, i16 %select_ln63_164" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1906 'select' 'select_ln63_38' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1907 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_37, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1907 'partselect' 'tmp_37' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1908 [1/1] (0.76ns)   --->   "%icmp_ln63_49 = icmp_eq  i8 %tmp_37, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1908 'icmp' 'icmp_ln63_49' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln63_18cast = trunc i32 %sext_ln63_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1909 'trunc' 'sext_ln63_18cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1910 [1/1] (0.90ns)   --->   "%shl_ln63_9 = shl i16 %trunc_ln63_47, i16 %sext_ln63_18cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1910 'shl' 'shl_ln63_9' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_136)   --->   "%select_ln63_39 = select i1 %icmp_ln63_49, i16 %shl_ln63_9, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1911 'select' 'select_ln63_39' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_136)   --->   "%select_ln63_135 = select i1 %icmp_ln63_45, i16 0, i16 %select_ln63_39" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1912 'select' 'select_ln63_135' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_136)   --->   "%xor_ln63_18 = xor i1 %icmp_ln63_45, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1913 'xor' 'xor_ln63_18' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_136)   --->   "%and_ln63_18 = and i1 %icmp_ln63_47, i1 %xor_ln63_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1914 'and' 'and_ln63_18' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1915 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_136 = select i1 %and_ln63_18, i16 %trunc_ln63_47, i16 %select_ln63_135" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1915 'select' 'select_ln63_136' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_19)   --->   "%or_ln63_9 = or i1 %icmp_ln63_45, i1 %icmp_ln63_47" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1916 'or' 'or_ln63_9' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_19)   --->   "%xor_ln63_19 = xor i1 %or_ln63_9, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1917 'xor' 'xor_ln63_19' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1918 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_19 = and i1 %icmp_ln63_46, i1 %xor_ln63_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1918 'and' 'and_ln63_19' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1919 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_9 = select i1 %and_ln63_19, i16 %select_ln63_38, i16 %select_ln63_136" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1919 'select' 'a_9' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1920 [1/1] (0.00ns)   --->   "%sext_ln65_105 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1920 'sext' 'sext_ln65_105' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1921 [1/1] (0.00ns)   --->   "%sext_ln65_106 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1921 'sext' 'sext_ln65_106' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln65_107 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1922 'sext' 'sext_ln65_107' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1923 [1/1] (0.00ns)   --->   "%sext_ln65_108 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1923 'sext' 'sext_ln65_108' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln65_110 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1924 'sext' 'sext_ln65_110' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1925 [1/1] (0.00ns)   --->   "%sext_ln65_111 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1925 'sext' 'sext_ln65_111' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln65_112 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1926 'sext' 'sext_ln65_112' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1927 [1/1] (2.38ns)   --->   "%mul_ln65_3 = mul i24 %sext_ln65_112, i24 75" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1927 'mul' 'mul_ln65_3' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1928 [1/1] (0.00ns)   --->   "%p_9 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_3, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1928 'partselect' 'p_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : [1/1] (0.93ns)   --->   Input mux for Operation 1929 '%pf_10 = fpext i32 %padded_load_10'
ST_13 : Operation 1929 [1/1] (8.67ns)   --->   "%pf_10 = fpext i32 %padded_load_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1929 'fpext' 'pf_10' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 1930 [1/1] (0.00ns)   --->   "%bitcast_ln724_10 = bitcast i64 %pf_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1930 'bitcast' 'bitcast_ln724_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1931 [1/1] (0.00ns)   --->   "%trunc_ln63_50 = trunc i64 %bitcast_ln724_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1931 'trunc' 'trunc_ln63_50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1932 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_10, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1932 'bitselect' 'tmp_38' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1933 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_10, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1933 'partselect' 'tmp_39' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1934 [1/1] (0.00ns)   --->   "%trunc_ln63_51 = trunc i64 %bitcast_ln724_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1934 'trunc' 'trunc_ln63_51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1935 [1/2] (1.23ns)   --->   "%padded_load_22 = load i18 %padded_addr_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1935 'load' 'padded_load_22' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_13 : Operation 1936 [1/2] (1.23ns)   --->   "%padded_load_23 = load i18 %padded_addr_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1936 'load' 'padded_load_23' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_13 : Operation 1937 [2/2] (1.23ns)   --->   "%padded_load_24 = load i18 %padded_addr_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1937 'load' 'padded_load_24' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_13 : Operation 1938 [2/2] (1.23ns)   --->   "%padded_load_25 = load i18 %padded_addr_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1938 'load' 'padded_load_25' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_13 : Operation 1939 [1/1] (2.38ns)   --->   "%mul_ln65_22 = mul i27 %sext_ln65_111, i27 932" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1939 'mul' 'mul_ln65_22' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1940 [1/1] (0.00ns)   --->   "%p_36 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_22, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1940 'partselect' 'p_36' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1941 [1/1] (2.38ns)   --->   "%mul_ln65_46 = mul i28 %sext_ln65_105, i28 268434026" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1941 'mul' 'mul_ln65_46' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1942 [1/1] (0.00ns)   --->   "%p_63 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_46, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1942 'partselect' 'p_63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1943 [1/1] (0.00ns)   --->   "%trunc_ln66_19 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_46, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1943 'partselect' 'trunc_ln66_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1944 [1/1] (2.38ns)   --->   "%mul_ln65_72 = mul i26 %sext_ln65_110, i26 410" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1944 'mul' 'mul_ln65_72' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1945 [1/1] (0.00ns)   --->   "%p_90 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_72, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1945 'partselect' 'p_90' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1946 [1/1] (0.00ns)   --->   "%shl_ln65_32 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_7, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1946 'bitconcatenate' 'shl_ln65_32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1947 [1/1] (0.00ns)   --->   "%sext_ln65_383 = sext i20 %shl_ln65_32" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1947 'sext' 'sext_ln65_383' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1948 [1/1] (0.00ns)   --->   "%shl_ln65_33 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_7, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1948 'bitconcatenate' 'shl_ln65_33' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1949 [1/1] (0.00ns)   --->   "%sext_ln65_384 = sext i18 %shl_ln65_33" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1949 'sext' 'sext_ln65_384' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1950 [1/1] (0.00ns)   --->   "%sext_ln65_385 = sext i18 %shl_ln65_33" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1950 'sext' 'sext_ln65_385' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1951 [1/1] (0.89ns)   --->   "%sub_ln65_32 = sub i21 %sext_ln65_383, i21 %sext_ln65_385" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1951 'sub' 'sub_ln65_32' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1952 [1/1] (0.00ns)   --->   "%p_142 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_32, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1952 'partselect' 'p_142' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1953 [1/1] (2.38ns)   --->   "%mul_ln65_117 = mul i27 %sext_ln65_111, i27 596" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1953 'mul' 'mul_ln65_117' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1954 [1/1] (0.00ns)   --->   "%p_144 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_117, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1954 'partselect' 'p_144' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1955 [1/1] (2.38ns)   --->   "%mul_ln65_139 = mul i28 %sext_ln65_105, i28 1401" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1955 'mul' 'mul_ln65_139' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1956 [1/1] (0.00ns)   --->   "%p_171 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_139, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1956 'partselect' 'p_171' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1957 [1/1] (0.00ns)   --->   "%trunc_ln66_42 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_139, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1957 'partselect' 'trunc_ln66_42' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1958 [1/1] (2.38ns)   --->   "%mul_ln65_165 = mul i22 %sext_ln65_108, i22 4194283" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1958 'mul' 'mul_ln65_165' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1959 [1/1] (0.00ns)   --->   "%p_198 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_165, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1959 'partselect' 'p_198' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1960 [1/1] (2.38ns)   --->   "%mul_ln65_182 = mul i26 %sext_ln65_110, i26 67108515" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1960 'mul' 'mul_ln65_182' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1961 [1/1] (0.00ns)   --->   "%p_225 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_182, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1961 'partselect' 'p_225' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1962 [1/1] (0.00ns)   --->   "%p_251 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a_9, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1962 'partselect' 'p_251' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1963 [1/1] (2.38ns)   --->   "%mul_ln65_209 = mul i28 %sext_ln65_105, i28 268430886" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1963 'mul' 'mul_ln65_209' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1964 [1/1] (0.00ns)   --->   "%p_278 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_209, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1964 'partselect' 'p_278' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1965 [1/1] (0.00ns)   --->   "%trunc_ln66_68 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_209, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1965 'partselect' 'trunc_ln66_68' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1966 [1/1] (2.38ns)   --->   "%mul_ln65_252 = mul i28 %sext_ln65_105, i28 1569" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1966 'mul' 'mul_ln65_252' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1967 [1/1] (0.00ns)   --->   "%p_332 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_252, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1967 'partselect' 'p_332' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1968 [1/1] (0.00ns)   --->   "%trunc_ln66_78 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_252, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1968 'partselect' 'trunc_ln66_78' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1969 [1/1] (2.38ns)   --->   "%mul_ln65_278 = mul i26 %sext_ln65_110, i26 341" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1969 'mul' 'mul_ln65_278' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1970 [1/1] (0.00ns)   --->   "%p_359 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_278, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1970 'partselect' 'p_359' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln65_653 = sext i8 %p_381" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1971 'sext' 'sext_ln65_653' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1972 [1/1] (0.87ns)   --->   "%sub_ln65_73 = sub i19 0, i19 %sext_ln65_384" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1972 'sub' 'sub_ln65_73' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1973 [1/1] (0.00ns)   --->   "%p_383 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_73, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1973 'partselect' 'p_383' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1974 [1/1] (0.00ns)   --->   "%sext_ln65_656 = sext i7 %p_383" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1974 'sext' 'sext_ln65_656' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1975 [1/1] (0.00ns)   --->   "%shl_ln65_89 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_9, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1975 'bitconcatenate' 'shl_ln65_89' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln65_652 = sext i18 %shl_ln65_89" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1976 'sext' 'sext_ln65_652' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1977 [1/1] (0.87ns)   --->   "%add_ln65_12 = add i19 %sext_ln65_652, i19 %sext_ln65_107" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1977 'add' 'add_ln65_12' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1978 [1/1] (0.00ns)   --->   "%p_385 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln65_12, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1978 'partselect' 'p_385' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln65_661 = sext i7 %p_385" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1979 'sext' 'sext_ln65_661' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1980 [1/1] (0.77ns)   --->   "%add_ln66_604 = add i8 %sext_ln65_656, i8 %sext_ln65_661" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1980 'add' 'add_ln66_604' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1981 [1/1] (0.00ns)   --->   "%sext_ln66_189 = sext i8 %add_ln66_604" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1981 'sext' 'sext_ln66_189' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1982 [1/1] (0.76ns)   --->   "%add_ln66_605 = add i9 %sext_ln66_189, i9 %sext_ln65_653" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1982 'add' 'add_ln66_605' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln65_692 = sext i9 %p_408" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1983 'sext' 'sext_ln65_692' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln65_694 = sext i7 %p_409" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1984 'sext' 'sext_ln65_694' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1985 [1/1] (0.00ns)   --->   "%shl_ln65_97 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_9, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1985 'bitconcatenate' 'shl_ln65_97' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln65_689 = sext i21 %shl_ln65_97" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1986 'sext' 'sext_ln65_689' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1987 [1/1] (0.90ns)   --->   "%sub_ln65_85 = sub i22 %sext_ln65_689, i22 %sext_ln65_108" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1987 'sub' 'sub_ln65_85' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1988 [1/1] (0.00ns)   --->   "%p_410 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_85, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1988 'partselect' 'p_410' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1989 [1/1] (0.00ns)   --->   "%sext_ln65_695 = sext i10 %p_410" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1989 'sext' 'sext_ln65_695' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_630 = add i11 %sext_ln65_695, i11 %sext_ln65_694" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1990 'add' 'add_ln66_630' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1991 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln66_631 = add i11 %add_ln66_630, i11 %sext_ln65_692" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1991 'add' 'add_ln66_631' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1992 [1/1] (0.00ns)   --->   "%shl_ln65_100 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_7, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1992 'bitconcatenate' 'shl_ln65_100' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln65_719 = sext i17 %shl_ln65_100" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1993 'sext' 'sext_ln65_719' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1994 [1/1] (0.89ns)   --->   "%sub_ln65_94 = sub i21 %sext_ln65_383, i21 %sext_ln65_719" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1994 'sub' 'sub_ln65_94' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1995 [1/1] (0.00ns)   --->   "%p_433 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_94, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1995 'partselect' 'p_433' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1996 [1/1] (0.00ns)   --->   "%sext_ln65_754 = sext i7 %p_454" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1996 'sext' 'sext_ln65_754' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1997 [1/1] (0.87ns)   --->   "%sub_ln65_162 = sub i19 %sext_ln65_89, i19 %sext_ln65_384" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1997 'sub' 'sub_ln65_162' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1998 [1/1] (0.00ns)   --->   "%p_455 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_162, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1998 'partselect' 'p_455' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln65_757 = sext i7 %p_455" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1999 'sext' 'sext_ln65_757' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2000 [1/1] (0.87ns)   --->   "%sub_ln65_163 = sub i19 %sext_ln65_107, i19 %sext_ln65_652" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2000 'sub' 'sub_ln65_163' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2001 [1/1] (0.00ns)   --->   "%p_457 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_163, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2001 'partselect' 'p_457' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln65_758 = sext i7 %p_457" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2002 'sext' 'sext_ln65_758' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln66_243 = sext i9 %add_ln66_676" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2003 'sext' 'sext_ln66_243' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2004 [1/1] (0.77ns)   --->   "%add_ln66_677 = add i8 %sext_ln65_758, i8 %sext_ln65_757" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2004 'add' 'add_ln66_677' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln66_244 = sext i8 %add_ln66_677" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2005 'sext' 'sext_ln66_244' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2006 [1/1] (0.76ns)   --->   "%add_ln66_678 = add i9 %sext_ln66_244, i9 %sext_ln65_754" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2006 'add' 'add_ln66_678' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln66_245 = sext i9 %add_ln66_678" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2007 'sext' 'sext_ln66_245' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2008 [1/1] (0.77ns)   --->   "%add_ln66_679 = add i10 %sext_ln66_245, i10 %sext_ln66_243" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2008 'add' 'add_ln66_679' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2009 [1/1] (2.38ns)   --->   "%mul_ln65_323 = mul i24 %sext_ln65_112, i24 16777146" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2009 'mul' 'mul_ln65_323' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2010 [1/1] (0.00ns)   --->   "%p_480 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_323, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2010 'partselect' 'p_480' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2011 [1/1] (2.38ns)   --->   "%mul_ln65_347 = mul i28 %sext_ln65_105, i28 268433811" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2011 'mul' 'mul_ln65_347' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2012 [1/1] (0.00ns)   --->   "%p_507 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_347, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2012 'partselect' 'p_507' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2013 [1/1] (0.00ns)   --->   "%trunc_ln66_93 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_347, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2013 'partselect' 'trunc_ln66_93' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2014 [1/1] (2.38ns)   --->   "%mul_ln65_394 = mul i28 %sext_ln65_105, i28 1062" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2014 'mul' 'mul_ln65_394' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2015 [1/1] (0.00ns)   --->   "%p_560 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_394, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2015 'partselect' 'p_560' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2016 [1/1] (0.00ns)   --->   "%trunc_ln66_102 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_394, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2016 'partselect' 'trunc_ln66_102' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2017 [1/1] (2.38ns)   --->   "%mul_ln65_419 = mul i28 %sext_ln65_105, i28 5063" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2017 'mul' 'mul_ln65_419' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2018 [1/1] (0.00ns)   --->   "%p_587 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_419, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2018 'partselect' 'p_587' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2019 [1/1] (0.00ns)   --->   "%trunc_ln66_125 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_419, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2019 'partselect' 'trunc_ln66_125' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2020 [1/1] (0.00ns)   --->   "%p_613 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %a_9, i32 11, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2020 'partselect' 'p_613' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2021 [1/1] (2.38ns)   --->   "%mul_ln65_448 = mul i25 %sext_ln65_106, i25 33554213" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2021 'mul' 'mul_ln65_448' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2022 [1/1] (0.00ns)   --->   "%p_635 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_448, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2022 'partselect' 'p_635' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2023 [1/1] (2.38ns)   --->   "%mul_ln65_472 = mul i26 %sext_ln65_110, i26 67108410" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2023 'mul' 'mul_ln65_472' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2024 [1/1] (0.00ns)   --->   "%p_662 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_472, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2024 'partselect' 'p_662' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2025 [1/1] (2.38ns)   --->   "%mul_ln65_497 = mul i26 %sext_ln65_110, i26 305" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2025 'mul' 'mul_ln65_497' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2026 [1/1] (0.00ns)   --->   "%p_689 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_497, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2026 'partselect' 'p_689' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2027 [1/1] (2.38ns)   --->   "%mul_ln65_521 = mul i28 %sext_ln65_105, i28 268433966" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2027 'mul' 'mul_ln65_521' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2028 [1/1] (0.00ns)   --->   "%p_716 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_521, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2028 'partselect' 'p_716' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2029 [1/1] (0.00ns)   --->   "%trunc_ln66_164 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_521, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2029 'partselect' 'trunc_ln66_164' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln65_982 = sext i14 %p_738" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2030 'sext' 'sext_ln65_982' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2031 [1/1] (0.00ns)   --->   "%sext_ln65_983 = sext i15 %p_739" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2031 'sext' 'sext_ln65_983' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2032 [1/1] (2.38ns)   --->   "%mul_ln65_547 = mul i27 %sext_ln65_98, i27 134216895" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2032 'mul' 'mul_ln65_547' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2033 [1/1] (0.00ns)   --->   "%p_742 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_547, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2033 'partselect' 'p_742' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2034 [1/1] (0.00ns)   --->   "%sext_ln65_985 = sext i15 %p_742" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2034 'sext' 'sext_ln65_985' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2035 [1/1] (0.00ns)   --->   "%sext_ln66_364 = sext i14 %p_738" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2035 'sext' 'sext_ln66_364' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 2036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1176 = add i16 %sext_ln65_983, i16 %sext_ln65_982" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2036 'add' 'add_ln66_1176' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2037 [1/1] (0.85ns)   --->   "%add_ln66_1177 = add i16 %p_740, i16 %sext_ln65_985" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2037 'add' 'add_ln66_1177' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1178 = add i15 %p_739, i15 %sext_ln66_364" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2038 'add' 'add_ln66_1178' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2039 [1/1] (0.84ns)   --->   "%add_ln66_1179 = add i15 %trunc_ln66_172, i15 %p_742" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2039 'add' 'add_ln66_1179' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2040 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1180 = add i16 %add_ln66_1177, i16 %add_ln66_1176" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2040 'add' 'add_ln66_1180' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2041 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1182 = add i15 %add_ln66_1179, i15 %add_ln66_1178" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2041 'add' 'add_ln66_1182' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 9.61>
ST_14 : Operation 2042 [1/1] (0.87ns)   --->   "%add_ln63_47 = add i18 %sub_ln63_89, i18 2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2042 'add' 'add_ln63_47' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2043 [1/1] (0.00ns)   --->   "%zext_ln63_80 = zext i18 %add_ln63_47" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2043 'zext' 'zext_ln63_80' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2044 [1/1] (0.00ns)   --->   "%padded_addr_26 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_80" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2044 'getelementptr' 'padded_addr_26' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln65_96 = sext i10 %p_7" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2045 'sext' 'sext_ln65_96' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln65_109 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2046 'sext' 'sext_ln65_109' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln65_113 = sext i12 %p_9" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2047 'sext' 'sext_ln65_113' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2048 [1/1] (0.00ns)   --->   "%zext_ln63_30 = zext i11 %tmp_39" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2048 'zext' 'zext_ln63_30' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln63_35_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2049 'bitconcatenate' 'zext_ln63_35_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2050 [1/1] (0.00ns)   --->   "%zext_ln63_89 = zext i53 %zext_ln63_35_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2050 'zext' 'zext_ln63_89' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2051 [1/1] (1.10ns)   --->   "%sub_ln63_30 = sub i54 0, i54 %zext_ln63_89" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2051 'sub' 'sub_ln63_30' <Predicate = (!icmp_ln50 & tmp_38)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2052 [1/1] (0.40ns)   --->   "%select_ln63_40 = select i1 %tmp_38, i54 %sub_ln63_30, i54 %zext_ln63_89" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2052 'select' 'select_ln63_40' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 2053 [1/1] (1.08ns)   --->   "%icmp_ln63_50 = icmp_eq  i63 %trunc_ln63_50, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2053 'icmp' 'icmp_ln63_50' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2054 [1/1] (0.80ns)   --->   "%sub_ln63_31 = sub i12 1075, i12 %zext_ln63_30" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2054 'sub' 'sub_ln63_31' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2055 [1/1] (0.80ns)   --->   "%icmp_ln63_51 = icmp_sgt  i12 %sub_ln63_31, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2055 'icmp' 'icmp_ln63_51' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2056 [1/1] (0.80ns)   --->   "%add_ln63_10 = add i12 %sub_ln63_31, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2056 'add' 'add_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2057 [1/1] (0.80ns)   --->   "%sub_ln63_32 = sub i12 12, i12 %sub_ln63_31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2057 'sub' 'sub_ln63_32' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2058 [1/1] (0.37ns)   --->   "%select_ln63_41 = select i1 %icmp_ln63_51, i12 %add_ln63_10, i12 %sub_ln63_32" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2058 'select' 'select_ln63_41' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 2059 [1/1] (0.00ns)   --->   "%sext_ln63_20 = sext i12 %select_ln63_41" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2059 'sext' 'sext_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2060 [1/1] (0.80ns)   --->   "%icmp_ln63_52 = icmp_eq  i12 %sub_ln63_31, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2060 'icmp' 'icmp_ln63_52' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2061 [1/1] (0.00ns)   --->   "%trunc_ln63_52 = trunc i54 %select_ln63_40" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2061 'trunc' 'trunc_ln63_52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2062 [1/1] (0.80ns)   --->   "%icmp_ln63_53 = icmp_ult  i12 %select_ln63_41, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2062 'icmp' 'icmp_ln63_53' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln63_90 = zext i32 %sext_ln63_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2063 'zext' 'zext_ln63_90' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2064 [1/1] (1.50ns)   --->   "%ashr_ln63_10 = ashr i54 %select_ln63_40, i54 %zext_ln63_90" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2064 'ashr' 'ashr_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node a_10)   --->   "%trunc_ln63_53 = trunc i54 %ashr_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2065 'trunc' 'trunc_ln63_53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node a_10)   --->   "%bitcast_ln724_37 = bitcast i32 %padded_load_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2066 'bitcast' 'bitcast_ln724_37' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node a_10)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_37, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2067 'bitselect' 'tmp_40' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node a_10)   --->   "%select_ln63_170 = select i1 %tmp_40, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2068 'select' 'select_ln63_170' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node a_10)   --->   "%select_ln63_42 = select i1 %icmp_ln63_53, i16 %trunc_ln63_53, i16 %select_ln63_170" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2069 'select' 'select_ln63_42' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 2070 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_41, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2070 'partselect' 'tmp_41' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2071 [1/1] (0.76ns)   --->   "%icmp_ln63_54 = icmp_eq  i8 %tmp_41, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2071 'icmp' 'icmp_ln63_54' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln63_20cast = trunc i32 %sext_ln63_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2072 'trunc' 'sext_ln63_20cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2073 [1/1] (0.90ns)   --->   "%shl_ln63_10 = shl i16 %trunc_ln63_52, i16 %sext_ln63_20cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2073 'shl' 'shl_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_139)   --->   "%select_ln63_43 = select i1 %icmp_ln63_54, i16 %shl_ln63_10, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2074 'select' 'select_ln63_43' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_139)   --->   "%select_ln63_138 = select i1 %icmp_ln63_50, i16 0, i16 %select_ln63_43" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2075 'select' 'select_ln63_138' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_139)   --->   "%xor_ln63_20 = xor i1 %icmp_ln63_50, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2076 'xor' 'xor_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_139)   --->   "%and_ln63_20 = and i1 %icmp_ln63_52, i1 %xor_ln63_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2077 'and' 'and_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2078 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_139 = select i1 %and_ln63_20, i16 %trunc_ln63_52, i16 %select_ln63_138" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2078 'select' 'select_ln63_139' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_21)   --->   "%or_ln63_10 = or i1 %icmp_ln63_50, i1 %icmp_ln63_52" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2079 'or' 'or_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_21)   --->   "%xor_ln63_21 = xor i1 %or_ln63_10, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2080 'xor' 'xor_ln63_21' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2081 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_21 = and i1 %icmp_ln63_51, i1 %xor_ln63_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2081 'and' 'and_ln63_21' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2082 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_10 = select i1 %and_ln63_21, i16 %select_ln63_42, i16 %select_ln63_139" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2082 'select' 'a_10' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln65_114 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2083 'sext' 'sext_ln65_114' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln65_115 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2084 'sext' 'sext_ln65_115' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2085 [1/1] (0.00ns)   --->   "%sext_ln65_116 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2085 'sext' 'sext_ln65_116' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln65_117 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2086 'sext' 'sext_ln65_117' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln65_119 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2087 'sext' 'sext_ln65_119' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln65_120 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2088 'sext' 'sext_ln65_120' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln65_121 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2089 'sext' 'sext_ln65_121' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2090 [1/1] (2.38ns)   --->   "%mul_ln65_4 = mul i23 %sext_ln65_121, i23 44" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2090 'mul' 'mul_ln65_4' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2091 [1/1] (0.00ns)   --->   "%p_10 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_4, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2091 'partselect' 'p_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln65_122 = sext i11 %p_10" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2092 'sext' 'sext_ln65_122' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : [1/1] (0.93ns)   --->   Input mux for Operation 2093 '%pf_11 = fpext i32 %padded_load_11'
ST_14 : Operation 2093 [1/1] (8.67ns)   --->   "%pf_11 = fpext i32 %padded_load_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2093 'fpext' 'pf_11' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 2094 [1/1] (0.00ns)   --->   "%bitcast_ln724_11 = bitcast i64 %pf_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2094 'bitcast' 'bitcast_ln724_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2095 [1/1] (0.00ns)   --->   "%trunc_ln63_55 = trunc i64 %bitcast_ln724_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2095 'trunc' 'trunc_ln63_55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2096 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_11, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2096 'bitselect' 'tmp_42' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2097 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_11, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2097 'partselect' 'tmp_43' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2098 [1/1] (0.00ns)   --->   "%trunc_ln63_56 = trunc i64 %bitcast_ln724_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2098 'trunc' 'trunc_ln63_56' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2099 [1/2] (1.23ns)   --->   "%padded_load_24 = load i18 %padded_addr_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2099 'load' 'padded_load_24' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_14 : Operation 2100 [1/2] (1.23ns)   --->   "%padded_load_25 = load i18 %padded_addr_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2100 'load' 'padded_load_25' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_14 : Operation 2101 [2/2] (1.23ns)   --->   "%padded_load_26 = load i18 %padded_addr_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2101 'load' 'padded_load_26' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_14 : Operation 2102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_19 = add i13 %sext_ln65_122, i13 %sext_ln65_113" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2102 'add' 'add_ln66_19' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2103 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln66_20 = add i13 %add_ln66_19, i13 %sext_ln65_96" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2103 'add' 'add_ln66_20' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln65_294 = sext i15 %p_36" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2104 'sext' 'sext_ln65_294' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2105 [1/1] (2.38ns)   --->   "%mul_ln65_23 = mul i28 %sext_ln65_114, i28 2033" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2105 'mul' 'mul_ln65_23' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2106 [1/1] (0.00ns)   --->   "%p_37 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_23, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2106 'partselect' 'p_37' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2107 [1/1] (0.00ns)   --->   "%trunc_ln66_7 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_23, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2107 'partselect' 'trunc_ln66_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2108 [1/1] (0.85ns)   --->   "%add_ln66_59 = add i16 %p_37, i16 %sext_ln65_294" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2108 'add' 'add_ln66_59' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2109 [1/1] (0.84ns)   --->   "%add_ln66_60 = add i15 %trunc_ln66_7, i15 %p_36" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2109 'add' 'add_ln66_60' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2110 [1/1] (2.38ns)   --->   "%mul_ln65_47 = mul i28 %sext_ln65_114, i28 268432584" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2110 'mul' 'mul_ln65_47' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2111 [1/1] (0.00ns)   --->   "%p_64 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_47, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2111 'partselect' 'p_64' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2112 [1/1] (0.00ns)   --->   "%trunc_ln66_20 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_47, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2112 'partselect' 'trunc_ln66_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2113 [1/1] (0.85ns)   --->   "%add_ln66_109 = add i16 %p_64, i16 %p_63" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2113 'add' 'add_ln66_109' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2114 [1/1] (0.84ns)   --->   "%add_ln66_110 = add i15 %trunc_ln66_20, i15 %trunc_ln66_19" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2114 'add' 'add_ln66_110' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2115 [1/1] (0.00ns)   --->   "%sext_ln65_333 = sext i14 %p_90" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2115 'sext' 'sext_ln65_333' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2116 [1/1] (2.38ns)   --->   "%mul_ln65_73 = mul i26 %sext_ln65_120, i26 265" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2116 'mul' 'mul_ln65_73' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2117 [1/1] (0.00ns)   --->   "%p_91 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_73, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2117 'partselect' 'p_91' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2118 [1/1] (0.00ns)   --->   "%sext_ln65_334 = sext i14 %p_91" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2118 'sext' 'sext_ln65_334' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2119 [1/1] (0.83ns)   --->   "%add_ln66_159 = add i15 %sext_ln65_334, i15 %sext_ln65_333" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2119 'add' 'add_ln66_159' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2120 [1/1] (0.00ns)   --->   "%shl_ln65_29 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_9, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2120 'bitconcatenate' 'shl_ln65_29' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln65_356 = sext i20 %shl_ln65_29" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2121 'sext' 'sext_ln65_356' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2122 [1/1] (0.89ns)   --->   "%sub_ln65_30 = sub i21 %sext_ln65_356, i21 %sext_ln65_109" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2122 'sub' 'sub_ln65_30' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2123 [1/1] (0.00ns)   --->   "%p_117 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_30, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2123 'partselect' 'p_117' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2124 [1/1] (2.38ns)   --->   "%mul_ln65_94 = mul i25 %sext_ln65_119, i25 138" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2124 'mul' 'mul_ln65_94' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2125 [1/1] (0.00ns)   --->   "%p_118 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_94, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2125 'partselect' 'p_118' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2126 [1/1] (2.38ns)   --->   "%mul_ln65_118 = mul i25 %sext_ln65_119, i25 33554268" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2126 'mul' 'mul_ln65_118' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2127 [1/1] (0.00ns)   --->   "%p_145 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_118, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2127 'partselect' 'p_145' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln65_413 = sext i10 %p_169" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2128 'sext' 'sext_ln65_413' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2129 [1/1] (2.38ns)   --->   "%mul_ln65_140 = mul i28 %sext_ln65_114, i28 2854" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2129 'mul' 'mul_ln65_140' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2130 [1/1] (0.00ns)   --->   "%p_172 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_140, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2130 'partselect' 'p_172' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2131 [1/1] (0.00ns)   --->   "%trunc_ln66_43 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_140, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2131 'partselect' 'trunc_ln66_43' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_289 = add i16 %p_172, i16 %p_171" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2132 'add' 'add_ln66_289' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2133 [1/1] (0.00ns)   --->   "%sext_ln66_80 = sext i10 %p_169" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2133 'sext' 'sext_ln66_80' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_290 = add i15 %trunc_ln66_43, i15 %trunc_ln66_42" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2134 'add' 'add_ln66_290' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2135 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_291 = add i16 %add_ln66_289, i16 %sext_ln65_413" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2135 'add' 'add_ln66_291' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2136 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_296 = add i15 %add_ln66_290, i15 %sext_ln66_80" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2136 'add' 'add_ln66_296' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2137 [1/1] (0.00ns)   --->   "%sext_ln65_481 = sext i14 %p_225" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2137 'sext' 'sext_ln65_481' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2138 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_10, i8 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2138 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln65_479 = sext i24 %tmp_67" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2139 'sext' 'sext_ln65_479' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2140 [1/1] (0.93ns)   --->   "%sub_ln65_155 = sub i25 %sext_ln65_119, i25 %sext_ln65_479" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2140 'sub' 'sub_ln65_155' <Predicate = (!icmp_ln50)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2141 [1/1] (0.00ns)   --->   "%p_226 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %sub_ln65_155, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2141 'partselect' 'p_226' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln65_482 = sext i13 %p_226" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2142 'sext' 'sext_ln65_482' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2143 [1/1] (0.83ns)   --->   "%add_ln66_374 = add i15 %sext_ln65_482, i15 %sext_ln65_481" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2143 'add' 'add_ln66_374' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2144 [1/1] (2.38ns)   --->   "%mul_ln65_210 = mul i28 %sext_ln65_114, i28 1121" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2144 'mul' 'mul_ln65_210' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2145 [1/1] (0.00ns)   --->   "%p_279 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_210, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2145 'partselect' 'p_279' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2146 [1/1] (0.00ns)   --->   "%trunc_ln66_69 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_210, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2146 'partselect' 'trunc_ln66_69' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2147 [1/1] (0.85ns)   --->   "%add_ln66_451 = add i16 %p_279, i16 %p_278" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2147 'add' 'add_ln66_451' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2148 [1/1] (0.84ns)   --->   "%add_ln66_452 = add i15 %trunc_ln66_69, i15 %trunc_ln66_68" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2148 'add' 'add_ln66_452' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln65_569 = sext i11 %p_303" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2149 'sext' 'sext_ln65_569' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2150 [1/1] (0.89ns)   --->   "%add_ln65_7 = add i21 %sext_ln65_356, i21 %sext_ln65_109" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2150 'add' 'add_ln65_7' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2151 [1/1] (0.00ns)   --->   "%p_305 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln65_7, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2151 'partselect' 'p_305' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln65_571 = sext i9 %p_305" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2152 'sext' 'sext_ln65_571' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2153 [1/1] (0.00ns)   --->   "%shl_ln65_73 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_10, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2153 'bitconcatenate' 'shl_ln65_73' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln65_566 = sext i20 %shl_ln65_73" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2154 'sext' 'sext_ln65_566' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_63 = sub i21 0, i21 %sext_ln65_566" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2155 'sub' 'sub_ln65_63' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2156 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln65_64 = sub i21 %sub_ln65_63, i21 %sext_ln65_117" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2156 'sub' 'sub_ln65_64' <Predicate = (!icmp_ln50)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2157 [1/1] (0.00ns)   --->   "%p_306 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_64, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2157 'partselect' 'p_306' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln65_574 = sext i9 %p_306" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2158 'sext' 'sext_ln65_574' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2159 [1/1] (0.77ns)   --->   "%add_ln66_492 = add i10 %sext_ln65_574, i10 %sext_ln65_571" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2159 'add' 'add_ln66_492' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2160 [1/1] (0.00ns)   --->   "%sext_ln66_149 = sext i10 %add_ln66_492" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2160 'sext' 'sext_ln66_149' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2161 [1/1] (0.79ns)   --->   "%add_ln66_493 = add i12 %sext_ln66_149, i12 %sext_ln65_569" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2161 'add' 'add_ln66_493' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2162 [1/1] (2.38ns)   --->   "%mul_ln65_253 = mul i28 %sext_ln65_114, i28 3092" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2162 'mul' 'mul_ln65_253' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2163 [1/1] (0.00ns)   --->   "%p_333 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_253, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2163 'partselect' 'p_333' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2164 [1/1] (0.00ns)   --->   "%trunc_ln66_79 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_253, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2164 'partselect' 'trunc_ln66_79' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2165 [1/1] (0.85ns)   --->   "%add_ln66_535 = add i16 %p_333, i16 %p_332" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2165 'add' 'add_ln66_535' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2166 [1/1] (0.84ns)   --->   "%add_ln66_536 = add i15 %trunc_ln66_79, i15 %trunc_ln66_78" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2166 'add' 'add_ln66_536' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2167 [1/1] (0.00ns)   --->   "%sext_ln65_620 = sext i13 %p_357" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2167 'sext' 'sext_ln65_620' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2168 [1/1] (0.00ns)   --->   "%sext_ln65_622 = sext i14 %p_359" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2168 'sext' 'sext_ln65_622' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2169 [1/1] (2.38ns)   --->   "%mul_ln65_279 = mul i24 %sext_ln65_116, i24 91" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2169 'mul' 'mul_ln65_279' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2170 [1/1] (0.00ns)   --->   "%p_360 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_279, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2170 'partselect' 'p_360' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln65_623 = sext i12 %p_360" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2171 'sext' 'sext_ln65_623' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_578 = add i15 %sext_ln65_623, i15 %sext_ln65_622" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2172 'add' 'add_ln66_578' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2173 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_579 = add i15 %add_ln66_578, i15 %sext_ln65_620" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2173 'add' 'add_ln66_579' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2174 [1/1] (0.00ns)   --->   "%shl_ln65_101 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_9, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2174 'bitconcatenate' 'shl_ln65_101' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln65_721 = sext i19 %shl_ln65_101" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2175 'sext' 'sext_ln65_721' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2176 [1/1] (0.00ns)   --->   "%shl_ln65_102 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_9, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2176 'bitconcatenate' 'shl_ln65_102' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln65_722 = sext i17 %shl_ln65_102" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2177 'sext' 'sext_ln65_722' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2178 [1/1] (0.88ns)   --->   "%add_ln65_18 = add i20 %sext_ln65_721, i20 %sext_ln65_722" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2178 'add' 'add_ln65_18' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2179 [1/1] (0.00ns)   --->   "%p_434 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln65_18, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2179 'partselect' 'p_434' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2180 [1/1] (0.00ns)   --->   "%sext_ln65_781 = sext i14 %p_478" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2180 'sext' 'sext_ln65_781' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2181 [1/1] (0.00ns)   --->   "%sext_ln65_784 = sext i12 %p_480" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2181 'sext' 'sext_ln65_784' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2182 [1/1] (2.38ns)   --->   "%mul_ln65_324 = mul i23 %sext_ln65_121, i23 8388553" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2182 'mul' 'mul_ln65_324' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2183 [1/1] (0.00ns)   --->   "%p_481 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_324, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2183 'partselect' 'p_481' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln65_785 = sext i11 %p_481" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2184 'sext' 'sext_ln65_785' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2185 [1/1] (0.80ns)   --->   "%add_ln66_716 = add i13 %sext_ln65_785, i13 %sext_ln65_784" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2185 'add' 'add_ln66_716' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln66_269 = sext i13 %add_ln66_716" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2186 'sext' 'sext_ln66_269' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2187 [1/1] (0.83ns)   --->   "%add_ln66_717 = add i15 %sext_ln66_269, i15 %sext_ln65_781" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2187 'add' 'add_ln66_717' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2188 [1/1] (2.38ns)   --->   "%mul_ln65_348 = mul i27 %sext_ln65_115, i27 540" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2188 'mul' 'mul_ln65_348' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2189 [1/1] (0.00ns)   --->   "%p_508 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_348, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2189 'partselect' 'p_508' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln65_811 = sext i15 %p_508" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2190 'sext' 'sext_ln65_811' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2191 [1/1] (0.85ns)   --->   "%add_ln66_763 = add i16 %sext_ln65_811, i16 %p_507" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2191 'add' 'add_ln66_763' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2192 [1/1] (0.84ns)   --->   "%add_ln66_764 = add i15 %p_508, i15 %trunc_ln66_93" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2192 'add' 'add_ln66_764' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2193 [1/1] (2.38ns)   --->   "%mul_ln65_373 = mul i27 %sext_ln65_115, i27 134217150" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2193 'mul' 'mul_ln65_373' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2194 [1/1] (0.00ns)   --->   "%p_534 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_373, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2194 'partselect' 'p_534' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2195 [1/1] (2.38ns)   --->   "%mul_ln65_395 = mul i28 %sext_ln65_114, i28 1227" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2195 'mul' 'mul_ln65_395' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2196 [1/1] (0.00ns)   --->   "%p_561 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_395, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2196 'partselect' 'p_561' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2197 [1/1] (0.00ns)   --->   "%trunc_ln66_103 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_395, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2197 'partselect' 'trunc_ln66_103' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2198 [1/1] (0.85ns)   --->   "%add_ln66_861 = add i16 %p_561, i16 %p_560" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2198 'add' 'add_ln66_861' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2199 [1/1] (0.84ns)   --->   "%add_ln66_862 = add i15 %trunc_ln66_103, i15 %trunc_ln66_102" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2199 'add' 'add_ln66_862' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2200 [1/1] (2.38ns)   --->   "%mul_ln65_420 = mul i28 %sext_ln65_114, i28 268433389" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2200 'mul' 'mul_ln65_420' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2201 [1/1] (0.00ns)   --->   "%p_588 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_420, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2201 'partselect' 'p_588' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2202 [1/1] (0.00ns)   --->   "%trunc_ln66_126 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_420, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2202 'partselect' 'trunc_ln66_126' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2203 [1/1] (0.85ns)   --->   "%add_ln66_913 = add i16 %p_588, i16 %p_587" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2203 'add' 'add_ln66_913' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2204 [1/1] (0.84ns)   --->   "%add_ln66_914 = add i15 %trunc_ln66_126, i15 %trunc_ln66_125" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2204 'add' 'add_ln66_914' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2205 [1/1] (2.38ns)   --->   "%mul_ln65_437 = mul i21 %sext_ln65_117, i21 11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2205 'mul' 'mul_ln65_437' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2206 [1/1] (0.00ns)   --->   "%p_614 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln65_437, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2206 'partselect' 'p_614' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2207 [1/1] (2.38ns)   --->   "%mul_ln65_449 = mul i27 %sext_ln65_115, i27 536" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2207 'mul' 'mul_ln65_449' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2208 [1/1] (0.00ns)   --->   "%p_636 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_449, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2208 'partselect' 'p_636' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2209 [1/1] (2.38ns)   --->   "%mul_ln65_473 = mul i27 %sext_ln65_115, i27 134216991" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2209 'mul' 'mul_ln65_473' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2210 [1/1] (0.00ns)   --->   "%p_663 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_473, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2210 'partselect' 'p_663' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2211 [1/1] (0.00ns)   --->   "%sext_ln65_946 = sext i14 %p_689" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2211 'sext' 'sext_ln65_946' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2212 [1/1] (2.38ns)   --->   "%mul_ln65_498 = mul i26 %sext_ln65_120, i26 451" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2212 'mul' 'mul_ln65_498' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2213 [1/1] (0.00ns)   --->   "%p_690 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_498, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2213 'partselect' 'p_690' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln65_947 = sext i14 %p_690" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2214 'sext' 'sext_ln65_947' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2215 [1/1] (0.83ns)   --->   "%add_ln66_1083 = add i15 %sext_ln65_947, i15 %sext_ln65_946" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2215 'add' 'add_ln66_1083' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2216 [1/1] (2.38ns)   --->   "%mul_ln65_522 = mul i28 %sext_ln65_114, i28 268430616" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2216 'mul' 'mul_ln65_522' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2217 [1/1] (0.00ns)   --->   "%p_717 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_522, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2217 'partselect' 'p_717' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2218 [1/1] (0.00ns)   --->   "%trunc_ln66_165 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_522, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2218 'partselect' 'trunc_ln66_165' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 2219 [1/1] (0.85ns)   --->   "%add_ln66_1134 = add i16 %p_717, i16 %p_716" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2219 'add' 'add_ln66_1134' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2220 [1/1] (0.84ns)   --->   "%add_ln66_1135 = add i15 %trunc_ln66_165, i15 %trunc_ln66_164" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2220 'add' 'add_ln66_1135' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 9.61>
ST_15 : Operation 2221 [1/1] (0.00ns)   --->   "%zext_ln63_33 = zext i11 %tmp_43" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2221 'zext' 'zext_ln63_33' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln63_38_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_56" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2222 'bitconcatenate' 'zext_ln63_38_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2223 [1/1] (0.00ns)   --->   "%zext_ln63_91 = zext i53 %zext_ln63_38_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2223 'zext' 'zext_ln63_91' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2224 [1/1] (1.10ns)   --->   "%sub_ln63_33 = sub i54 0, i54 %zext_ln63_91" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2224 'sub' 'sub_ln63_33' <Predicate = (!icmp_ln50 & tmp_42)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2225 [1/1] (0.40ns)   --->   "%select_ln63_44 = select i1 %tmp_42, i54 %sub_ln63_33, i54 %zext_ln63_91" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2225 'select' 'select_ln63_44' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2226 [1/1] (1.08ns)   --->   "%icmp_ln63_55 = icmp_eq  i63 %trunc_ln63_55, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2226 'icmp' 'icmp_ln63_55' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2227 [1/1] (0.80ns)   --->   "%sub_ln63_34 = sub i12 1075, i12 %zext_ln63_33" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2227 'sub' 'sub_ln63_34' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2228 [1/1] (0.80ns)   --->   "%icmp_ln63_56 = icmp_sgt  i12 %sub_ln63_34, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2228 'icmp' 'icmp_ln63_56' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2229 [1/1] (0.80ns)   --->   "%add_ln63_11 = add i12 %sub_ln63_34, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2229 'add' 'add_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2230 [1/1] (0.80ns)   --->   "%sub_ln63_35 = sub i12 12, i12 %sub_ln63_34" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2230 'sub' 'sub_ln63_35' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2231 [1/1] (0.37ns)   --->   "%select_ln63_45 = select i1 %icmp_ln63_56, i12 %add_ln63_11, i12 %sub_ln63_35" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2231 'select' 'select_ln63_45' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln63_22 = sext i12 %select_ln63_45" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2232 'sext' 'sext_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2233 [1/1] (0.80ns)   --->   "%icmp_ln63_57 = icmp_eq  i12 %sub_ln63_34, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2233 'icmp' 'icmp_ln63_57' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2234 [1/1] (0.00ns)   --->   "%trunc_ln63_57 = trunc i54 %select_ln63_44" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2234 'trunc' 'trunc_ln63_57' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2235 [1/1] (0.80ns)   --->   "%icmp_ln63_58 = icmp_ult  i12 %select_ln63_45, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2235 'icmp' 'icmp_ln63_58' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2236 [1/1] (0.00ns)   --->   "%zext_ln63_92 = zext i32 %sext_ln63_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2236 'zext' 'zext_ln63_92' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2237 [1/1] (1.50ns)   --->   "%ashr_ln63_11 = ashr i54 %select_ln63_44, i54 %zext_ln63_92" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2237 'ashr' 'ashr_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node a_11)   --->   "%trunc_ln63_58 = trunc i54 %ashr_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2238 'trunc' 'trunc_ln63_58' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node a_11)   --->   "%bitcast_ln724_38 = bitcast i32 %padded_load_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2239 'bitcast' 'bitcast_ln724_38' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node a_11)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_38, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2240 'bitselect' 'tmp_44' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node a_11)   --->   "%select_ln63_176 = select i1 %tmp_44, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2241 'select' 'select_ln63_176' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node a_11)   --->   "%select_ln63_46 = select i1 %icmp_ln63_58, i16 %trunc_ln63_58, i16 %select_ln63_176" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2242 'select' 'select_ln63_46' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2243 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_45, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2243 'partselect' 'tmp_45' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2244 [1/1] (0.76ns)   --->   "%icmp_ln63_59 = icmp_eq  i8 %tmp_45, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2244 'icmp' 'icmp_ln63_59' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln63_22cast = trunc i32 %sext_ln63_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2245 'trunc' 'sext_ln63_22cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2246 [1/1] (0.90ns)   --->   "%shl_ln63_11 = shl i16 %trunc_ln63_57, i16 %sext_ln63_22cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2246 'shl' 'shl_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_142)   --->   "%select_ln63_47 = select i1 %icmp_ln63_59, i16 %shl_ln63_11, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2247 'select' 'select_ln63_47' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_142)   --->   "%select_ln63_141 = select i1 %icmp_ln63_55, i16 0, i16 %select_ln63_47" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2248 'select' 'select_ln63_141' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_142)   --->   "%xor_ln63_22 = xor i1 %icmp_ln63_55, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2249 'xor' 'xor_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_142)   --->   "%and_ln63_22 = and i1 %icmp_ln63_57, i1 %xor_ln63_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2250 'and' 'and_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2251 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_142 = select i1 %and_ln63_22, i16 %trunc_ln63_57, i16 %select_ln63_141" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2251 'select' 'select_ln63_142' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_23)   --->   "%or_ln63_11 = or i1 %icmp_ln63_55, i1 %icmp_ln63_57" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2252 'or' 'or_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_23)   --->   "%xor_ln63_23 = xor i1 %or_ln63_11, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2253 'xor' 'xor_ln63_23' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2254 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_23 = and i1 %icmp_ln63_56, i1 %xor_ln63_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2254 'and' 'and_ln63_23' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2255 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_11 = select i1 %and_ln63_23, i16 %select_ln63_46, i16 %select_ln63_142" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2255 'select' 'a_11' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln65_124 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2256 'sext' 'sext_ln65_124' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln65_127 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2257 'sext' 'sext_ln65_127' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2258 [1/1] (0.00ns)   --->   "%sext_ln65_128 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2258 'sext' 'sext_ln65_128' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln65_129 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2259 'sext' 'sext_ln65_129' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : [1/1] (0.93ns)   --->   Input mux for Operation 2260 '%pf_12 = fpext i32 %padded_load_12'
ST_15 : Operation 2260 [1/1] (8.67ns)   --->   "%pf_12 = fpext i32 %padded_load_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2260 'fpext' 'pf_12' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 2261 [1/1] (0.00ns)   --->   "%bitcast_ln724_12 = bitcast i64 %pf_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2261 'bitcast' 'bitcast_ln724_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2262 [1/1] (0.00ns)   --->   "%trunc_ln63_60 = trunc i64 %bitcast_ln724_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2262 'trunc' 'trunc_ln63_60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2263 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_12, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2263 'bitselect' 'tmp_47' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2264 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_12, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2264 'partselect' 'tmp_48' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2265 [1/1] (0.00ns)   --->   "%trunc_ln63_61 = trunc i64 %bitcast_ln724_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2265 'trunc' 'trunc_ln63_61' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2266 [1/2] (1.23ns)   --->   "%padded_load_26 = load i18 %padded_addr_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2266 'load' 'padded_load_26' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_15 : Operation 2267 [1/1] (2.38ns)   --->   "%mul_ln65_24 = mul i26 %sext_ln65_129, i26 372" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2267 'mul' 'mul_ln65_24' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2268 [1/1] (0.00ns)   --->   "%p_38 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_24, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2268 'partselect' 'p_38' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2269 [1/1] (2.38ns)   --->   "%mul_ln65_48 = mul i27 %sext_ln65_128, i27 134217025" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2269 'mul' 'mul_ln65_48' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2270 [1/1] (0.00ns)   --->   "%p_65 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_48, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2270 'partselect' 'p_65' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2271 [1/1] (2.38ns)   --->   "%mul_ln65_74 = mul i26 %sext_ln65_129, i26 319" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2271 'mul' 'mul_ln65_74' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2272 [1/1] (0.00ns)   --->   "%p_92 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_74, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2272 'partselect' 'p_92' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln65_346 = sext i5 %p_110" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2273 'sext' 'sext_ln65_346' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2274 [1/1] (0.00ns)   --->   "%p_119 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_11, i32 8, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2274 'partselect' 'p_119' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln65_359 = sext i8 %p_119" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2275 'sext' 'sext_ln65_359' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2276 [1/1] (0.76ns)   --->   "%add_ln66_201 = add i9 %sext_ln65_359, i9 %sext_ln65_346" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2276 'add' 'add_ln66_201' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2277 [1/1] (2.38ns)   --->   "%mul_ln65_119 = mul i25 %sext_ln65_127, i25 33554286" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2277 'mul' 'mul_ln65_119' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2278 [1/1] (0.00ns)   --->   "%p_146 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_119, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2278 'partselect' 'p_146' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2279 [1/1] (2.38ns)   --->   "%mul_ln65_141 = mul i27 %sext_ln65_128, i27 694" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2279 'mul' 'mul_ln65_141' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2280 [1/1] (0.00ns)   --->   "%p_173 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_141, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2280 'partselect' 'p_173' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2281 [1/1] (0.00ns)   --->   "%p_200 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %a_11, i32 11, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2281 'partselect' 'p_200' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2282 [1/1] (2.38ns)   --->   "%mul_ln65_183 = mul i25 %sext_ln65_127, i25 33554202" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2282 'mul' 'mul_ln65_183' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2283 [1/1] (0.00ns)   --->   "%p_227 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_183, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2283 'partselect' 'p_227' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2284 [1/1] (0.00ns)   --->   "%sext_ln65_547 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2284 'sext' 'sext_ln65_547' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2285 [1/1] (2.38ns)   --->   "%mul_ln65_211 = mul i28 %sext_ln65_547, i28 268430781" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2285 'mul' 'mul_ln65_211' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2286 [1/1] (0.00ns)   --->   "%p_280 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_211, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2286 'partselect' 'p_280' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2287 [1/1] (0.00ns)   --->   "%trunc_ln66_71 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_211, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2287 'partselect' 'trunc_ln66_71' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2288 [1/1] (2.38ns)   --->   "%mul_ln65_254 = mul i27 %sext_ln65_128, i27 670" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2288 'mul' 'mul_ln65_254' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2289 [1/1] (0.00ns)   --->   "%p_334 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_254, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2289 'partselect' 'p_334' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2290 [1/1] (2.38ns)   --->   "%mul_ln65_280 = mul i27 %sext_ln65_128, i27 134217079" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2290 'mul' 'mul_ln65_280' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2291 [1/1] (0.00ns)   --->   "%p_361 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_280, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2291 'partselect' 'p_361' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2292 [1/1] (0.00ns)   --->   "%sext_ln65_751 = sext i4 %p_456" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2292 'sext' 'sext_ln65_751' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2293 [1/1] (0.00ns)   --->   "%p_459 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_11, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2293 'partselect' 'p_459' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln65_755 = sext i4 %p_459" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2294 'sext' 'sext_ln65_755' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2295 [1/1] (0.79ns)   --->   "%add_ln66_688 = add i5 %sext_ln65_751, i5 %sext_ln65_755" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2295 'add' 'add_ln66_688' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2296 [1/1] (0.00ns)   --->   "%sext_ln66_252 = sext i5 %add_ln66_688" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2296 'sext' 'sext_ln66_252' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2297 [1/1] (0.00ns)   --->   "%sext_ln66_253 = sext i5 %add_ln66_689" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2297 'sext' 'sext_ln66_253' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2298 [1/1] (0.78ns)   --->   "%add_ln66_690 = add i6 %sext_ln66_253, i6 %sext_ln66_252" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2298 'add' 'add_ln66_690' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2299 [1/1] (2.38ns)   --->   "%mul_ln65_325 = mul i23 %sext_ln65_124, i23 8388550" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2299 'mul' 'mul_ln65_325' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2300 [1/1] (0.00ns)   --->   "%p_482 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_325, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2300 'partselect' 'p_482' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2301 [1/1] (2.38ns)   --->   "%mul_ln65_349 = mul i26 %sext_ln65_129, i26 499" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2301 'mul' 'mul_ln65_349' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2302 [1/1] (0.00ns)   --->   "%p_509 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_349, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2302 'partselect' 'p_509' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2303 [1/1] (2.38ns)   --->   "%mul_ln65_374 = mul i26 %sext_ln65_129, i26 391" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2303 'mul' 'mul_ln65_374' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2304 [1/1] (0.00ns)   --->   "%p_535 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_374, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2304 'partselect' 'p_535' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2305 [1/1] (2.38ns)   --->   "%mul_ln65_396 = mul i27 %sext_ln65_128, i27 651" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2305 'mul' 'mul_ln65_396' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2306 [1/1] (0.00ns)   --->   "%p_562 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_396, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2306 'partselect' 'p_562' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2307 [1/1] (2.38ns)   --->   "%mul_ln65_421 = mul i28 %sext_ln65_547, i28 6438" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2307 'mul' 'mul_ln65_421' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2308 [1/1] (0.00ns)   --->   "%p_589 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_421, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2308 'partselect' 'p_589' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2309 [1/1] (0.00ns)   --->   "%trunc_ln66_128 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_421, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2309 'partselect' 'trunc_ln66_128' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2310 [1/1] (2.38ns)   --->   "%mul_ln65_450 = mul i25 %sext_ln65_127, i25 33554186" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2310 'mul' 'mul_ln65_450' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2311 [1/1] (0.00ns)   --->   "%p_637 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_450, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2311 'partselect' 'p_637' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2312 [1/1] (2.38ns)   --->   "%mul_ln65_499 = mul i25 %sext_ln65_127, i25 154" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2312 'mul' 'mul_ln65_499' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2313 [1/1] (0.00ns)   --->   "%p_691 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_499, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2313 'partselect' 'p_691' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2314 [1/1] (2.38ns)   --->   "%mul_ln65_523 = mul i27 %sext_ln65_128, i27 134216743" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2314 'mul' 'mul_ln65_523' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2315 [1/1] (0.00ns)   --->   "%p_718 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_523, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2315 'partselect' 'p_718' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2316 [1/1] (2.38ns)   --->   "%mul_ln65_548 = mul i27 %sext_ln65_111, i27 599" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2316 'mul' 'mul_ln65_548' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2317 [1/1] (0.00ns)   --->   "%p_743 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_548, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2317 'partselect' 'p_743' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2318 [1/1] (2.38ns)   --->   "%mul_ln65_549 = mul i26 %sext_ln65_120, i26 336" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2318 'mul' 'mul_ln65_549' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2319 [1/1] (0.00ns)   --->   "%p_744 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_549, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2319 'partselect' 'p_744' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 2320 [1/1] (2.38ns)   --->   "%mul_ln65_550 = mul i27 %sext_ln65_128, i27 134216949" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2320 'mul' 'mul_ln65_550' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2321 [1/1] (0.00ns)   --->   "%p_745 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_550, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2321 'partselect' 'p_745' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 9.61>
ST_16 : Operation 2322 [1/1] (0.00ns)   --->   "%zext_ln63_36 = zext i11 %tmp_48" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2322 'zext' 'zext_ln63_36' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2323 [1/1] (0.00ns)   --->   "%zext_ln63_41_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_61" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2323 'bitconcatenate' 'zext_ln63_41_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2324 [1/1] (0.00ns)   --->   "%zext_ln63_93 = zext i53 %zext_ln63_41_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2324 'zext' 'zext_ln63_93' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2325 [1/1] (1.10ns)   --->   "%sub_ln63_36 = sub i54 0, i54 %zext_ln63_93" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2325 'sub' 'sub_ln63_36' <Predicate = (!icmp_ln50 & tmp_47)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2326 [1/1] (0.40ns)   --->   "%select_ln63_48 = select i1 %tmp_47, i54 %sub_ln63_36, i54 %zext_ln63_93" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2326 'select' 'select_ln63_48' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2327 [1/1] (1.08ns)   --->   "%icmp_ln63_60 = icmp_eq  i63 %trunc_ln63_60, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2327 'icmp' 'icmp_ln63_60' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2328 [1/1] (0.80ns)   --->   "%sub_ln63_37 = sub i12 1075, i12 %zext_ln63_36" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2328 'sub' 'sub_ln63_37' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2329 [1/1] (0.80ns)   --->   "%icmp_ln63_61 = icmp_sgt  i12 %sub_ln63_37, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2329 'icmp' 'icmp_ln63_61' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2330 [1/1] (0.80ns)   --->   "%add_ln63_12 = add i12 %sub_ln63_37, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2330 'add' 'add_ln63_12' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2331 [1/1] (0.80ns)   --->   "%sub_ln63_38 = sub i12 12, i12 %sub_ln63_37" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2331 'sub' 'sub_ln63_38' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2332 [1/1] (0.37ns)   --->   "%select_ln63_49 = select i1 %icmp_ln63_61, i12 %add_ln63_12, i12 %sub_ln63_38" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2332 'select' 'select_ln63_49' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2333 [1/1] (0.00ns)   --->   "%sext_ln63_24 = sext i12 %select_ln63_49" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2333 'sext' 'sext_ln63_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2334 [1/1] (0.80ns)   --->   "%icmp_ln63_62 = icmp_eq  i12 %sub_ln63_37, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2334 'icmp' 'icmp_ln63_62' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2335 [1/1] (0.00ns)   --->   "%trunc_ln63_62 = trunc i54 %select_ln63_48" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2335 'trunc' 'trunc_ln63_62' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2336 [1/1] (0.80ns)   --->   "%icmp_ln63_63 = icmp_ult  i12 %select_ln63_49, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2336 'icmp' 'icmp_ln63_63' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2337 [1/1] (0.00ns)   --->   "%zext_ln63_94 = zext i32 %sext_ln63_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2337 'zext' 'zext_ln63_94' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2338 [1/1] (1.50ns)   --->   "%ashr_ln63_12 = ashr i54 %select_ln63_48, i54 %zext_ln63_94" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2338 'ashr' 'ashr_ln63_12' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node a_12)   --->   "%trunc_ln63_63 = trunc i54 %ashr_ln63_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2339 'trunc' 'trunc_ln63_63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node a_12)   --->   "%bitcast_ln724_39 = bitcast i32 %padded_load_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2340 'bitcast' 'bitcast_ln724_39' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node a_12)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_39, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2341 'bitselect' 'tmp_49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node a_12)   --->   "%select_ln63_182 = select i1 %tmp_49, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2342 'select' 'select_ln63_182' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node a_12)   --->   "%select_ln63_50 = select i1 %icmp_ln63_63, i16 %trunc_ln63_63, i16 %select_ln63_182" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2343 'select' 'select_ln63_50' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2344 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_49, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2344 'partselect' 'tmp_50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2345 [1/1] (0.76ns)   --->   "%icmp_ln63_64 = icmp_eq  i8 %tmp_50, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2345 'icmp' 'icmp_ln63_64' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln63_24cast = trunc i32 %sext_ln63_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2346 'trunc' 'sext_ln63_24cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2347 [1/1] (0.90ns)   --->   "%shl_ln63_12 = shl i16 %trunc_ln63_62, i16 %sext_ln63_24cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2347 'shl' 'shl_ln63_12' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_145)   --->   "%select_ln63_51 = select i1 %icmp_ln63_64, i16 %shl_ln63_12, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2348 'select' 'select_ln63_51' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_145)   --->   "%select_ln63_144 = select i1 %icmp_ln63_60, i16 0, i16 %select_ln63_51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2349 'select' 'select_ln63_144' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_145)   --->   "%xor_ln63_24 = xor i1 %icmp_ln63_60, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2350 'xor' 'xor_ln63_24' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_145)   --->   "%and_ln63_24 = and i1 %icmp_ln63_62, i1 %xor_ln63_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2351 'and' 'and_ln63_24' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2352 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_145 = select i1 %and_ln63_24, i16 %trunc_ln63_62, i16 %select_ln63_144" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2352 'select' 'select_ln63_145' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_25)   --->   "%or_ln63_12 = or i1 %icmp_ln63_60, i1 %icmp_ln63_62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2353 'or' 'or_ln63_12' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_25)   --->   "%xor_ln63_25 = xor i1 %or_ln63_12, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2354 'xor' 'xor_ln63_25' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2355 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_25 = and i1 %icmp_ln63_61, i1 %xor_ln63_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2355 'and' 'and_ln63_25' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2356 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_12 = select i1 %and_ln63_25, i16 %select_ln63_50, i16 %select_ln63_145" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2356 'select' 'a_12' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln65_133 = sext i16 %a_12" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2357 'sext' 'sext_ln65_133' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2358 [1/1] (0.00ns)   --->   "%sext_ln65_135 = sext i16 %a_12" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2358 'sext' 'sext_ln65_135' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln65_136 = sext i16 %a_12" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2359 'sext' 'sext_ln65_136' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln65_137 = sext i16 %a_12" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2360 'sext' 'sext_ln65_137' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2361 [1/1] (0.00ns)   --->   "%sext_ln65_138 = sext i16 %a_12" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2361 'sext' 'sext_ln65_138' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : [1/1] (0.93ns)   --->   Input mux for Operation 2362 '%pf_13 = fpext i32 %padded_load_13'
ST_16 : Operation 2362 [1/1] (8.67ns)   --->   "%pf_13 = fpext i32 %padded_load_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2362 'fpext' 'pf_13' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 2363 [1/1] (0.00ns)   --->   "%bitcast_ln724_13 = bitcast i64 %pf_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2363 'bitcast' 'bitcast_ln724_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2364 [1/1] (0.00ns)   --->   "%trunc_ln63_65 = trunc i64 %bitcast_ln724_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2364 'trunc' 'trunc_ln63_65' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2365 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_13, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2365 'bitselect' 'tmp_51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2366 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_13, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2366 'partselect' 'tmp_52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2367 [1/1] (0.00ns)   --->   "%trunc_ln63_66 = trunc i64 %bitcast_ln724_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2367 'trunc' 'trunc_ln63_66' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2368 [1/1] (2.38ns)   --->   "%mul_ln65_25 = mul i28 %sext_ln65_137, i28 2765" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2368 'mul' 'mul_ln65_25' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2369 [1/1] (0.00ns)   --->   "%p_39 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_25, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2369 'partselect' 'p_39' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2370 [1/1] (0.00ns)   --->   "%trunc_ln66_8 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_25, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2370 'partselect' 'trunc_ln66_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2371 [1/1] (2.38ns)   --->   "%mul_ln65_49 = mul i28 %sext_ln65_137, i28 2549" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2371 'mul' 'mul_ln65_49' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2372 [1/1] (0.00ns)   --->   "%p_66 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_49, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2372 'partselect' 'p_66' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2373 [1/1] (0.00ns)   --->   "%trunc_ln66_21 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_49, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2373 'partselect' 'trunc_ln66_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2374 [1/1] (2.38ns)   --->   "%mul_ln65_75 = mul i28 %sext_ln65_137, i28 2019" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2374 'mul' 'mul_ln65_75' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2375 [1/1] (0.00ns)   --->   "%p_93 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_75, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2375 'partselect' 'p_93' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2376 [1/1] (0.00ns)   --->   "%trunc_ln66_29 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_75, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2376 'partselect' 'trunc_ln66_29' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln65_355 = sext i10 %p_115" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2377 'sext' 'sext_ln65_355' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln65_357 = sext i11 %p_116" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2378 'sext' 'sext_ln65_357' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2379 [1/1] (0.00ns)   --->   "%sext_ln65_360 = sext i9 %p_117" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2379 'sext' 'sext_ln65_360' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2380 [1/1] (2.38ns)   --->   "%mul_ln65_95 = mul i25 %sext_ln65_136, i25 33554283" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2380 'mul' 'mul_ln65_95' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2381 [1/1] (0.00ns)   --->   "%p_120 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_95, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2381 'partselect' 'p_120' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln65_362 = sext i13 %p_120" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2382 'sext' 'sext_ln65_362' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln66_56 = sext i13 %add_ln66_193" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2383 'sext' 'sext_ln66_56' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2384 [1/1] (0.78ns)   --->   "%add_ln66_194 = add i11 %sext_ln65_355, i11 %sext_ln65_360" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2384 'add' 'add_ln66_194' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2385 [1/1] (0.00ns)   --->   "%sext_ln66_58 = sext i11 %add_ln66_194" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2385 'sext' 'sext_ln66_58' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_195 = add i14 %sext_ln65_357, i14 %sext_ln65_362" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2386 'add' 'add_ln66_195' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2387 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln66_196 = add i14 %add_ln66_195, i14 %sext_ln66_58" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2387 'add' 'add_ln66_196' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln66_59 = sext i14 %add_ln66_196" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2388 'sext' 'sext_ln66_59' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2389 [1/1] (0.83ns)   --->   "%add_ln66_197 = add i15 %sext_ln66_59, i15 %sext_ln66_56" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2389 'add' 'add_ln66_197' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2390 [1/1] (2.38ns)   --->   "%mul_ln65_120 = mul i28 %sext_ln65_137, i28 2926" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2390 'mul' 'mul_ln65_120' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2391 [1/1] (0.00ns)   --->   "%p_147 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_120, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2391 'partselect' 'p_147' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2392 [1/1] (0.00ns)   --->   "%trunc_ln66_39 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_120, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2392 'partselect' 'trunc_ln66_39' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2393 [1/1] (2.38ns)   --->   "%mul_ln65_142 = mul i26 %sext_ln65_135, i26 67108437" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2393 'mul' 'mul_ln65_142' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2394 [1/1] (0.00ns)   --->   "%p_174 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_142, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2394 'partselect' 'p_174' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2395 [1/1] (2.38ns)   --->   "%mul_ln65_166 = mul i25 %sext_ln65_136, i25 233" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2395 'mul' 'mul_ln65_166' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2396 [1/1] (0.00ns)   --->   "%p_201 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_166, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2396 'partselect' 'p_201' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2397 [1/1] (2.38ns)   --->   "%mul_ln65_184 = mul i28 %sext_ln65_137, i28 1334" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2397 'mul' 'mul_ln65_184' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2398 [1/1] (0.00ns)   --->   "%p_228 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_184, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2398 'partselect' 'p_228' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2399 [1/1] (0.00ns)   --->   "%trunc_ln66_51 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_184, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2399 'partselect' 'trunc_ln66_51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2400 [1/1] (0.00ns)   --->   "%p_254 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_12, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2400 'partselect' 'p_254' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2401 [1/1] (2.38ns)   --->   "%mul_ln65_212 = mul i28 %sext_ln65_137, i28 268430418" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2401 'mul' 'mul_ln65_212' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2402 [1/1] (0.00ns)   --->   "%p_281 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_212, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2402 'partselect' 'p_281' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2403 [1/1] (0.00ns)   --->   "%trunc_ln66_72 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_212, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2403 'partselect' 'trunc_ln66_72' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2404 [1/1] (2.38ns)   --->   "%mul_ln65_232 = mul i25 %sext_ln65_136, i25 159" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2404 'mul' 'mul_ln65_232' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2405 [1/1] (0.00ns)   --->   "%p_308 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_232, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2405 'partselect' 'p_308' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2406 [1/1] (2.38ns)   --->   "%mul_ln65_255 = mul i28 %sext_ln65_137, i28 2067" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2406 'mul' 'mul_ln65_255' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2407 [1/1] (0.00ns)   --->   "%p_335 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_255, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2407 'partselect' 'p_335' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2408 [1/1] (0.00ns)   --->   "%trunc_ln66_81 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_255, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2408 'partselect' 'trunc_ln66_81' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2409 [1/1] (2.38ns)   --->   "%mul_ln65_281 = mul i26 %sext_ln65_135, i26 67108417" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2409 'mul' 'mul_ln65_281' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2410 [1/1] (0.00ns)   --->   "%p_362 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_281, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2410 'partselect' 'p_362' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2411 [1/1] (0.00ns)   --->   "%p_387 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %a_12, i32 7, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2411 'partselect' 'p_387' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2412 [1/1] (2.38ns)   --->   "%mul_ln65_302 = mul i22 %sext_ln65_138, i22 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2412 'mul' 'mul_ln65_302' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2413 [1/1] (0.00ns)   --->   "%p_412 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_302, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2413 'partselect' 'p_412' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2414 [1/1] (2.38ns)   --->   "%mul_ln65_308 = mul i22 %sext_ln65_138, i22 29" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2414 'mul' 'mul_ln65_308' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2415 [1/1] (0.00ns)   --->   "%p_437 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_308, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2415 'partselect' 'p_437' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2416 [1/1] (0.00ns)   --->   "%sext_ln65_786 = sext i11 %p_482" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2416 'sext' 'sext_ln65_786' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2417 [1/1] (0.00ns)   --->   "%shl_ln65_109 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_12, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2417 'bitconcatenate' 'shl_ln65_109' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2418 [1/1] (0.00ns)   --->   "%sext_ln65_783 = sext i21 %shl_ln65_109" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2418 'sext' 'sext_ln65_783' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2419 [1/1] (0.90ns)   --->   "%add_ln65_20 = add i22 %sext_ln65_783, i22 %sext_ln65_138" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2419 'add' 'add_ln65_20' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2420 [1/1] (0.00ns)   --->   "%p_483 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %add_ln65_20, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2420 'partselect' 'p_483' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln65_787 = sext i10 %p_483" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2421 'sext' 'sext_ln65_787' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2422 [1/1] (0.79ns)   --->   "%add_ln66_718 = add i12 %sext_ln65_787, i12 %sext_ln65_786" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2422 'add' 'add_ln66_718' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2423 [1/1] (2.38ns)   --->   "%mul_ln65_350 = mul i28 %sext_ln65_137, i28 268432086" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2423 'mul' 'mul_ln65_350' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2424 [1/1] (0.00ns)   --->   "%p_510 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_350, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2424 'partselect' 'p_510' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2425 [1/1] (0.00ns)   --->   "%trunc_ln66_94 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_350, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2425 'partselect' 'trunc_ln66_94' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2426 [1/1] (2.38ns)   --->   "%mul_ln65_375 = mul i27 %sext_ln65_133, i27 134216782" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2426 'mul' 'mul_ln65_375' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2427 [1/1] (0.00ns)   --->   "%p_536 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_375, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2427 'partselect' 'p_536' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2428 [1/1] (2.38ns)   --->   "%mul_ln65_397 = mul i28 %sext_ln65_137, i28 268434249" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2428 'mul' 'mul_ln65_397' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2429 [1/1] (0.00ns)   --->   "%p_563 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_397, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2429 'partselect' 'p_563' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2430 [1/1] (0.00ns)   --->   "%trunc_ln66_105 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_397, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2430 'partselect' 'trunc_ln66_105' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2431 [1/1] (2.38ns)   --->   "%mul_ln65_422 = mul i28 %sext_ln65_137, i28 5473" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2431 'mul' 'mul_ln65_422' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2432 [1/1] (0.00ns)   --->   "%p_590 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_422, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2432 'partselect' 'p_590' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2433 [1/1] (0.00ns)   --->   "%trunc_ln66_129 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_422, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2433 'partselect' 'trunc_ln66_129' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2434 [1/1] (2.38ns)   --->   "%mul_ln65_451 = mul i27 %sext_ln65_133, i27 134216996" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2434 'mul' 'mul_ln65_451' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2435 [1/1] (0.00ns)   --->   "%p_638 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_451, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2435 'partselect' 'p_638' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2436 [1/1] (2.38ns)   --->   "%mul_ln65_474 = mul i28 %sext_ln65_137, i28 1162" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2436 'mul' 'mul_ln65_474' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2437 [1/1] (0.00ns)   --->   "%p_665 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_474, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2437 'partselect' 'p_665' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 2438 [1/1] (0.00ns)   --->   "%trunc_ln66_149 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_474, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2438 'partselect' 'trunc_ln66_149' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 9.61>
ST_17 : Operation 2439 [1/1] (0.00ns)   --->   "%sext_ln65_118 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2439 'sext' 'sext_ln65_118' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2440 [1/1] (0.00ns)   --->   "%sext_ln65_134 = sext i16 %a_12" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2440 'sext' 'sext_ln65_134' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2441 [1/1] (0.00ns)   --->   "%shl_ln65_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_12, i6 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2441 'bitconcatenate' 'shl_ln65_s' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln65_139 = sext i22 %shl_ln65_s" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2442 'sext' 'sext_ln65_139' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2443 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_13 = sub i23 0, i23 %sext_ln65_139" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2443 'sub' 'sub_ln65_13' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2444 [1/1] (0.00ns)   --->   "%shl_ln65_10 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_12, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2444 'bitconcatenate' 'shl_ln65_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln65_140 = sext i17 %shl_ln65_10" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2445 'sext' 'sext_ln65_140' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2446 [1/1] (0.00ns)   --->   "%sext_ln65_141 = sext i17 %shl_ln65_10" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2446 'sext' 'sext_ln65_141' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2447 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln65_14 = sub i23 %sub_ln65_13, i23 %sext_ln65_141" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2447 'sub' 'sub_ln65_14' <Predicate = (!icmp_ln50)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2448 [1/1] (0.00ns)   --->   "%p_12 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln65_14, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2448 'partselect' 'p_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2449 [1/1] (0.00ns)   --->   "%zext_ln63_39 = zext i11 %tmp_52" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2449 'zext' 'zext_ln63_39' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2450 [1/1] (0.00ns)   --->   "%zext_ln63_44_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_66" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2450 'bitconcatenate' 'zext_ln63_44_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2451 [1/1] (0.00ns)   --->   "%zext_ln63_95 = zext i53 %zext_ln63_44_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2451 'zext' 'zext_ln63_95' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2452 [1/1] (1.10ns)   --->   "%sub_ln63_39 = sub i54 0, i54 %zext_ln63_95" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2452 'sub' 'sub_ln63_39' <Predicate = (!icmp_ln50 & tmp_51)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2453 [1/1] (0.40ns)   --->   "%select_ln63_52 = select i1 %tmp_51, i54 %sub_ln63_39, i54 %zext_ln63_95" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2453 'select' 'select_ln63_52' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2454 [1/1] (1.08ns)   --->   "%icmp_ln63_65 = icmp_eq  i63 %trunc_ln63_65, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2454 'icmp' 'icmp_ln63_65' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2455 [1/1] (0.80ns)   --->   "%sub_ln63_40 = sub i12 1075, i12 %zext_ln63_39" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2455 'sub' 'sub_ln63_40' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2456 [1/1] (0.80ns)   --->   "%icmp_ln63_66 = icmp_sgt  i12 %sub_ln63_40, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2456 'icmp' 'icmp_ln63_66' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2457 [1/1] (0.80ns)   --->   "%add_ln63_13 = add i12 %sub_ln63_40, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2457 'add' 'add_ln63_13' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2458 [1/1] (0.80ns)   --->   "%sub_ln63_41 = sub i12 12, i12 %sub_ln63_40" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2458 'sub' 'sub_ln63_41' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2459 [1/1] (0.37ns)   --->   "%select_ln63_53 = select i1 %icmp_ln63_66, i12 %add_ln63_13, i12 %sub_ln63_41" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2459 'select' 'select_ln63_53' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln63_26 = sext i12 %select_ln63_53" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2460 'sext' 'sext_ln63_26' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2461 [1/1] (0.80ns)   --->   "%icmp_ln63_67 = icmp_eq  i12 %sub_ln63_40, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2461 'icmp' 'icmp_ln63_67' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2462 [1/1] (0.00ns)   --->   "%trunc_ln63_67 = trunc i54 %select_ln63_52" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2462 'trunc' 'trunc_ln63_67' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2463 [1/1] (0.80ns)   --->   "%icmp_ln63_68 = icmp_ult  i12 %select_ln63_53, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2463 'icmp' 'icmp_ln63_68' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2464 [1/1] (0.00ns)   --->   "%zext_ln63_96 = zext i32 %sext_ln63_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2464 'zext' 'zext_ln63_96' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2465 [1/1] (1.50ns)   --->   "%ashr_ln63_13 = ashr i54 %select_ln63_52, i54 %zext_ln63_96" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2465 'ashr' 'ashr_ln63_13' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node a_13)   --->   "%trunc_ln63_68 = trunc i54 %ashr_ln63_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2466 'trunc' 'trunc_ln63_68' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node a_13)   --->   "%bitcast_ln724_40 = bitcast i32 %padded_load_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2467 'bitcast' 'bitcast_ln724_40' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node a_13)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_40, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2468 'bitselect' 'tmp_53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node a_13)   --->   "%select_ln63_188 = select i1 %tmp_53, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2469 'select' 'select_ln63_188' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node a_13)   --->   "%select_ln63_54 = select i1 %icmp_ln63_68, i16 %trunc_ln63_68, i16 %select_ln63_188" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2470 'select' 'select_ln63_54' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2471 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_53, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2471 'partselect' 'tmp_54' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2472 [1/1] (0.76ns)   --->   "%icmp_ln63_69 = icmp_eq  i8 %tmp_54, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2472 'icmp' 'icmp_ln63_69' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln63_26cast = trunc i32 %sext_ln63_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2473 'trunc' 'sext_ln63_26cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2474 [1/1] (0.90ns)   --->   "%shl_ln63_13 = shl i16 %trunc_ln63_67, i16 %sext_ln63_26cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2474 'shl' 'shl_ln63_13' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_148)   --->   "%select_ln63_55 = select i1 %icmp_ln63_69, i16 %shl_ln63_13, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2475 'select' 'select_ln63_55' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_148)   --->   "%select_ln63_147 = select i1 %icmp_ln63_65, i16 0, i16 %select_ln63_55" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2476 'select' 'select_ln63_147' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_148)   --->   "%xor_ln63_26 = xor i1 %icmp_ln63_65, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2477 'xor' 'xor_ln63_26' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_148)   --->   "%and_ln63_26 = and i1 %icmp_ln63_67, i1 %xor_ln63_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2478 'and' 'and_ln63_26' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2479 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_148 = select i1 %and_ln63_26, i16 %trunc_ln63_67, i16 %select_ln63_147" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2479 'select' 'select_ln63_148' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_27)   --->   "%or_ln63_13 = or i1 %icmp_ln63_65, i1 %icmp_ln63_67" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2480 'or' 'or_ln63_13' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_27)   --->   "%xor_ln63_27 = xor i1 %or_ln63_13, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2481 'xor' 'xor_ln63_27' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2482 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_27 = and i1 %icmp_ln63_66, i1 %xor_ln63_27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2482 'and' 'and_ln63_27' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2483 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_13 = select i1 %and_ln63_27, i16 %select_ln63_54, i16 %select_ln63_148" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2483 'select' 'a_13' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2484 [1/1] (0.00ns)   --->   "%sext_ln65_143 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2484 'sext' 'sext_ln65_143' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2485 [1/1] (0.00ns)   --->   "%sext_ln65_144 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2485 'sext' 'sext_ln65_144' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln65_145 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2486 'sext' 'sext_ln65_145' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln65_147 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2487 'sext' 'sext_ln65_147' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln65_148 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2488 'sext' 'sext_ln65_148' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2489 [1/1] (0.00ns)   --->   "%sext_ln65_149 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2489 'sext' 'sext_ln65_149' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2490 [1/1] (0.00ns)   --->   "%sext_ln65_150 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2490 'sext' 'sext_ln65_150' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2491 [1/1] (2.38ns)   --->   "%mul_ln65_5 = mul i24 %sext_ln65_150, i24 16777132" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2491 'mul' 'mul_ln65_5' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2492 [1/1] (0.00ns)   --->   "%p_13 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_5, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2492 'partselect' 'p_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : [1/1] (0.93ns)   --->   Input mux for Operation 2493 '%pf_14 = fpext i32 %padded_load_14'
ST_17 : Operation 2493 [1/1] (8.67ns)   --->   "%pf_14 = fpext i32 %padded_load_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2493 'fpext' 'pf_14' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 2494 [1/1] (0.00ns)   --->   "%bitcast_ln724_14 = bitcast i64 %pf_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2494 'bitcast' 'bitcast_ln724_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2495 [1/1] (0.00ns)   --->   "%trunc_ln63_70 = trunc i64 %bitcast_ln724_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2495 'trunc' 'trunc_ln63_70' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2496 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_14, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2496 'bitselect' 'tmp_55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2497 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_14, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2497 'partselect' 'tmp_56' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2498 [1/1] (0.00ns)   --->   "%trunc_ln63_71 = trunc i64 %bitcast_ln724_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2498 'trunc' 'trunc_ln63_71' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2499 [1/1] (2.38ns)   --->   "%mul_ln65_26 = mul i28 %sext_ln65_148, i28 5686" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2499 'mul' 'mul_ln65_26' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2500 [1/1] (0.00ns)   --->   "%p_40 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_26, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2500 'partselect' 'p_40' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2501 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_26, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2501 'partselect' 'trunc_ln66_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2502 [1/1] (2.38ns)   --->   "%mul_ln65_50 = mul i28 %sext_ln65_148, i28 4669" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2502 'mul' 'mul_ln65_50' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2503 [1/1] (0.00ns)   --->   "%p_67 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_50, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2503 'partselect' 'p_67' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2504 [1/1] (0.00ns)   --->   "%trunc_ln66_12 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_50, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2504 'partselect' 'trunc_ln66_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2505 [1/1] (2.38ns)   --->   "%mul_ln65_76 = mul i28 %sext_ln65_148, i28 5069" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2505 'mul' 'mul_ln65_76' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2506 [1/1] (0.00ns)   --->   "%p_94 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_76, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2506 'partselect' 'p_94' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2507 [1/1] (0.00ns)   --->   "%trunc_ln66_25 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_76, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2507 'partselect' 'trunc_ln66_25' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2508 [1/1] (2.38ns)   --->   "%mul_ln65_96 = mul i26 %sext_ln65_149, i26 67108541" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2508 'mul' 'mul_ln65_96' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2509 [1/1] (0.00ns)   --->   "%p_121 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_96, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2509 'partselect' 'p_121' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2510 [1/1] (2.38ns)   --->   "%mul_ln65_121 = mul i28 %sext_ln65_148, i28 268434318" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2510 'mul' 'mul_ln65_121' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2511 [1/1] (0.00ns)   --->   "%p_148 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_121, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2511 'partselect' 'p_148' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2512 [1/1] (0.00ns)   --->   "%trunc_ln66_33 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_121, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2512 'partselect' 'trunc_ln66_33' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2513 [1/1] (2.38ns)   --->   "%mul_ln65_143 = mul i27 %sext_ln65_147, i27 134216894" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2513 'mul' 'mul_ln65_143' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2514 [1/1] (0.00ns)   --->   "%p_175 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_143, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2514 'partselect' 'p_175' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2515 [1/1] (0.00ns)   --->   "%sext_ln65_442 = sext i10 %p_198" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2515 'sext' 'sext_ln65_442' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2516 [1/1] (0.00ns)   --->   "%shl_ln65_39 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_10, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2516 'bitconcatenate' 'shl_ln65_39' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln65_438 = sext i18 %shl_ln65_39" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2517 'sext' 'sext_ln65_438' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2518 [1/1] (0.87ns)   --->   "%sub_ln65_40 = sub i19 %sext_ln65_438, i19 %sext_ln65_118" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2518 'sub' 'sub_ln65_40' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2519 [1/1] (0.00ns)   --->   "%p_199 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_40, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2519 'partselect' 'p_199' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln65_443 = sext i7 %p_199" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2520 'sext' 'sext_ln65_443' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2521 [1/1] (2.38ns)   --->   "%mul_ln65_167 = mul i26 %sext_ln65_149, i26 410" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2521 'mul' 'mul_ln65_167' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2522 [1/1] (0.00ns)   --->   "%p_202 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_167, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2522 'partselect' 'p_202' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln65_445 = sext i14 %p_202" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2523 'sext' 'sext_ln65_445' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_332 = add i15 %sext_ln65_442, i15 %sext_ln65_445" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2524 'add' 'add_ln66_332' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2525 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_333 = add i15 %add_ln66_332, i15 %sext_ln65_443" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2525 'add' 'add_ln66_333' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2526 [1/1] (2.38ns)   --->   "%mul_ln65_185 = mul i28 %sext_ln65_148, i28 2085" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2526 'mul' 'mul_ln65_185' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2527 [1/1] (0.00ns)   --->   "%p_229 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_185, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2527 'partselect' 'p_229' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2528 [1/1] (0.00ns)   --->   "%trunc_ln66_48 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_185, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2528 'partselect' 'trunc_ln66_48' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2529 [1/1] (0.00ns)   --->   "%shl_ln65_56 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_10, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2529 'bitconcatenate' 'shl_ln65_56' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2530 [1/1] (0.00ns)   --->   "%sext_ln65_507 = sext i19 %shl_ln65_56" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2530 'sext' 'sext_ln65_507' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2531 [1/1] (0.00ns)   --->   "%shl_ln65_57 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_10, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2531 'bitconcatenate' 'shl_ln65_57' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln65_508 = sext i17 %shl_ln65_57" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2532 'sext' 'sext_ln65_508' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln65_509 = sext i17 %shl_ln65_57" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2533 'sext' 'sext_ln65_509' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2534 [1/1] (0.88ns)   --->   "%sub_ln65_52 = sub i20 %sext_ln65_507, i20 %sext_ln65_509" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2534 'sub' 'sub_ln65_52' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2535 [1/1] (0.00ns)   --->   "%p_252 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_52, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2535 'partselect' 'p_252' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2536 [1/1] (2.38ns)   --->   "%mul_ln65_213 = mul i28 %sext_ln65_148, i28 2859" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2536 'mul' 'mul_ln65_213' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2537 [1/1] (0.00ns)   --->   "%p_282 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_213, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2537 'partselect' 'p_282' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2538 [1/1] (0.00ns)   --->   "%trunc_ln66_56 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_213, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2538 'partselect' 'trunc_ln66_56' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2539 [1/1] (2.38ns)   --->   "%mul_ln65_233 = mul i25 %sext_ln65_145, i25 223" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2539 'mul' 'mul_ln65_233' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2540 [1/1] (0.00ns)   --->   "%p_309 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_233, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2540 'partselect' 'p_309' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2541 [1/1] (2.38ns)   --->   "%mul_ln65_256 = mul i28 %sext_ln65_148, i28 4007" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2541 'mul' 'mul_ln65_256' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2542 [1/1] (0.00ns)   --->   "%p_336 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_256, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2542 'partselect' 'p_336' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2543 [1/1] (0.00ns)   --->   "%trunc_ln66_74 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_256, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2543 'partselect' 'trunc_ln66_74' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2544 [1/1] (2.38ns)   --->   "%mul_ln65_282 = mul i26 %sext_ln65_149, i26 67108589" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2544 'mul' 'mul_ln65_282' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2545 [1/1] (0.00ns)   --->   "%p_363 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_282, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2545 'partselect' 'p_363' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2546 [1/1] (0.88ns)   --->   "%sub_ln65_86 = sub i20 0, i20 %sext_ln65_507" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2546 'sub' 'sub_ln65_86' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2547 [1/1] (0.89ns)   --->   "%sub_ln65_87 = sub i20 %sub_ln65_86, i20 %sext_ln65_509" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2547 'sub' 'sub_ln65_87' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2548 [1/1] (0.00ns)   --->   "%p_411 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_87, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2548 'partselect' 'p_411' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln65_696 = sext i8 %p_411" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2549 'sext' 'sext_ln65_696' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln65_699 = sext i10 %p_412" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2550 'sext' 'sext_ln65_699' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2551 [1/1] (0.00ns)   --->   "%p_413 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %a_13, i32 11, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2551 'partselect' 'p_413' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2552 [1/1] (0.78ns)   --->   "%add_ln66_632 = add i11 %sext_ln65_699, i11 %sext_ln65_696" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2552 'add' 'add_ln66_632' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2553 [1/1] (0.86ns)   --->   "%sub_ln65_95 = sub i18 0, i18 %sext_ln65_508" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2553 'sub' 'sub_ln65_95' <Predicate = (!icmp_ln50)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2554 [1/1] (0.00ns)   --->   "%p_435 = partselect i6 @_ssdm_op_PartSelect.i6.i18.i32.i32, i18 %sub_ln65_95, i32 12, i32 17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2554 'partselect' 'p_435' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2555 [1/1] (0.00ns)   --->   "%sext_ln65_727 = sext i6 %p_435" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2555 'sext' 'sext_ln65_727' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2556 [1/1] (2.38ns)   --->   "%mul_ln65_309 = mul i22 %sext_ln65_144, i22 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2556 'mul' 'mul_ln65_309' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2557 [1/1] (0.00ns)   --->   "%p_438 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_309, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2557 'partselect' 'p_438' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2558 [1/1] (0.00ns)   --->   "%sext_ln65_730 = sext i10 %p_438" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2558 'sext' 'sext_ln65_730' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2559 [1/1] (0.78ns)   --->   "%add_ln66_658 = add i11 %sext_ln65_727, i11 %sext_ln65_730" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2559 'add' 'add_ln66_658' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2560 [1/1] (0.00ns)   --->   "%p_458 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_86, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2560 'partselect' 'p_458' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2561 [1/1] (0.00ns)   --->   "%sext_ln65_759 = sext i8 %p_458" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2561 'sext' 'sext_ln65_759' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2562 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_12, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2562 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln65_756 = sext i19 %tmp_76" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2563 'sext' 'sext_ln65_756' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2564 [1/1] (0.88ns)   --->   "%sub_ln65_164 = sub i20 %sext_ln65_134, i20 %sext_ln65_756" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2564 'sub' 'sub_ln65_164' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2565 [1/1] (0.00ns)   --->   "%p_460 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_164, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2565 'partselect' 'p_460' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2566 [1/1] (0.00ns)   --->   "%sext_ln65_760 = sext i8 %p_460" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2566 'sext' 'sext_ln65_760' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2567 [1/1] (2.38ns)   --->   "%mul_ln65_315 = mul i21 %sext_ln65_143, i21 2097139" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2567 'mul' 'mul_ln65_315' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2568 [1/1] (0.00ns)   --->   "%p_461 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln65_315, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2568 'partselect' 'p_461' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2569 [1/1] (0.00ns)   --->   "%sext_ln65_761 = sext i9 %p_461" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2569 'sext' 'sext_ln65_761' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_681 = add i10 %sext_ln65_761, i10 %sext_ln65_760" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2570 'add' 'add_ln66_681' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2571 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln66_682 = add i10 %add_ln66_681, i10 %sext_ln65_759" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2571 'add' 'add_ln66_682' <Predicate = (!icmp_ln50)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2572 [1/1] (2.38ns)   --->   "%mul_ln65_326 = mul i26 %sext_ln65_149, i26 294" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2572 'mul' 'mul_ln65_326' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2573 [1/1] (0.00ns)   --->   "%p_484 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_326, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2573 'partselect' 'p_484' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2574 [1/1] (2.38ns)   --->   "%mul_ln65_351 = mul i26 %sext_ln65_149, i26 466" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2574 'mul' 'mul_ln65_351' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2575 [1/1] (0.00ns)   --->   "%p_511 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_351, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2575 'partselect' 'p_511' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2576 [1/1] (2.38ns)   --->   "%mul_ln65_376 = mul i26 %sext_ln65_149, i26 67108419" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2576 'mul' 'mul_ln65_376' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2577 [1/1] (0.00ns)   --->   "%p_537 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_376, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2577 'partselect' 'p_537' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2578 [1/1] (2.38ns)   --->   "%mul_ln65_398 = mul i28 %sext_ln65_148, i28 268433057" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2578 'mul' 'mul_ln65_398' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2579 [1/1] (0.00ns)   --->   "%p_564 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_398, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2579 'partselect' 'p_564' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2580 [1/1] (0.00ns)   --->   "%trunc_ln66_100 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_398, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2580 'partselect' 'trunc_ln66_100' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2581 [1/1] (2.38ns)   --->   "%mul_ln65_423 = mul i28 %sext_ln65_148, i28 268428625" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2581 'mul' 'mul_ln65_423' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2582 [1/1] (0.00ns)   --->   "%p_591 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_423, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2582 'partselect' 'p_591' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2583 [1/1] (0.00ns)   --->   "%trunc_ln66_111 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_423, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2583 'partselect' 'trunc_ln66_111' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 2584 [1/1] (0.88ns)   --->   "%sub_ln65_150 = sub i20 %sext_ln65_756, i20 %sext_ln65_140" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2584 'sub' 'sub_ln65_150' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2585 [1/1] (0.00ns)   --->   "%p_827 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_150, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2585 'partselect' 'p_827' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 9.61>
ST_18 : Operation 2586 [1/1] (0.00ns)   --->   "%zext_ln63_42 = zext i11 %tmp_56" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2586 'zext' 'zext_ln63_42' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2587 [1/1] (0.00ns)   --->   "%zext_ln63_47_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_71" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2587 'bitconcatenate' 'zext_ln63_47_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2588 [1/1] (0.00ns)   --->   "%zext_ln63_97 = zext i53 %zext_ln63_47_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2588 'zext' 'zext_ln63_97' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2589 [1/1] (1.10ns)   --->   "%sub_ln63_42 = sub i54 0, i54 %zext_ln63_97" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2589 'sub' 'sub_ln63_42' <Predicate = (!icmp_ln50 & tmp_55)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2590 [1/1] (0.40ns)   --->   "%select_ln63_56 = select i1 %tmp_55, i54 %sub_ln63_42, i54 %zext_ln63_97" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2590 'select' 'select_ln63_56' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2591 [1/1] (1.08ns)   --->   "%icmp_ln63_70 = icmp_eq  i63 %trunc_ln63_70, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2591 'icmp' 'icmp_ln63_70' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2592 [1/1] (0.80ns)   --->   "%sub_ln63_43 = sub i12 1075, i12 %zext_ln63_42" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2592 'sub' 'sub_ln63_43' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2593 [1/1] (0.80ns)   --->   "%icmp_ln63_71 = icmp_sgt  i12 %sub_ln63_43, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2593 'icmp' 'icmp_ln63_71' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2594 [1/1] (0.80ns)   --->   "%add_ln63_14 = add i12 %sub_ln63_43, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2594 'add' 'add_ln63_14' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2595 [1/1] (0.80ns)   --->   "%sub_ln63_44 = sub i12 12, i12 %sub_ln63_43" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2595 'sub' 'sub_ln63_44' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2596 [1/1] (0.37ns)   --->   "%select_ln63_57 = select i1 %icmp_ln63_71, i12 %add_ln63_14, i12 %sub_ln63_44" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2596 'select' 'select_ln63_57' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2597 [1/1] (0.00ns)   --->   "%sext_ln63_28 = sext i12 %select_ln63_57" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2597 'sext' 'sext_ln63_28' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2598 [1/1] (0.80ns)   --->   "%icmp_ln63_72 = icmp_eq  i12 %sub_ln63_43, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2598 'icmp' 'icmp_ln63_72' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2599 [1/1] (0.00ns)   --->   "%trunc_ln63_72 = trunc i54 %select_ln63_56" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2599 'trunc' 'trunc_ln63_72' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2600 [1/1] (0.80ns)   --->   "%icmp_ln63_73 = icmp_ult  i12 %select_ln63_57, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2600 'icmp' 'icmp_ln63_73' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2601 [1/1] (0.00ns)   --->   "%zext_ln63_98 = zext i32 %sext_ln63_28" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2601 'zext' 'zext_ln63_98' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2602 [1/1] (1.50ns)   --->   "%ashr_ln63_14 = ashr i54 %select_ln63_56, i54 %zext_ln63_98" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2602 'ashr' 'ashr_ln63_14' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node a_14)   --->   "%trunc_ln63_73 = trunc i54 %ashr_ln63_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2603 'trunc' 'trunc_ln63_73' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node a_14)   --->   "%bitcast_ln724_41 = bitcast i32 %padded_load_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2604 'bitcast' 'bitcast_ln724_41' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node a_14)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_41, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2605 'bitselect' 'tmp_57' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node a_14)   --->   "%select_ln63_190 = select i1 %tmp_57, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2606 'select' 'select_ln63_190' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node a_14)   --->   "%select_ln63_58 = select i1 %icmp_ln63_73, i16 %trunc_ln63_73, i16 %select_ln63_190" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2607 'select' 'select_ln63_58' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2608 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_57, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2608 'partselect' 'tmp_58' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2609 [1/1] (0.76ns)   --->   "%icmp_ln63_74 = icmp_eq  i8 %tmp_58, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2609 'icmp' 'icmp_ln63_74' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2610 [1/1] (0.00ns)   --->   "%sext_ln63_28cast = trunc i32 %sext_ln63_28" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2610 'trunc' 'sext_ln63_28cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2611 [1/1] (0.90ns)   --->   "%shl_ln63_14 = shl i16 %trunc_ln63_72, i16 %sext_ln63_28cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2611 'shl' 'shl_ln63_14' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_151)   --->   "%select_ln63_59 = select i1 %icmp_ln63_74, i16 %shl_ln63_14, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2612 'select' 'select_ln63_59' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_151)   --->   "%select_ln63_150 = select i1 %icmp_ln63_70, i16 0, i16 %select_ln63_59" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2613 'select' 'select_ln63_150' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_151)   --->   "%xor_ln63_28 = xor i1 %icmp_ln63_70, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2614 'xor' 'xor_ln63_28' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_151)   --->   "%and_ln63_28 = and i1 %icmp_ln63_72, i1 %xor_ln63_28" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2615 'and' 'and_ln63_28' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2616 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_151 = select i1 %and_ln63_28, i16 %trunc_ln63_72, i16 %select_ln63_150" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2616 'select' 'select_ln63_151' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_29)   --->   "%or_ln63_14 = or i1 %icmp_ln63_70, i1 %icmp_ln63_72" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2617 'or' 'or_ln63_14' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_29)   --->   "%xor_ln63_29 = xor i1 %or_ln63_14, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2618 'xor' 'xor_ln63_29' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2619 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_29 = and i1 %icmp_ln63_71, i1 %xor_ln63_29" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2619 'and' 'and_ln63_29' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2620 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_14 = select i1 %and_ln63_29, i16 %select_ln63_58, i16 %select_ln63_151" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2620 'select' 'a_14' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2621 [1/1] (0.00ns)   --->   "%sext_ln65_152 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2621 'sext' 'sext_ln65_152' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2622 [1/1] (0.00ns)   --->   "%sext_ln65_154 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2622 'sext' 'sext_ln65_154' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2623 [1/1] (0.00ns)   --->   "%sext_ln65_155 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2623 'sext' 'sext_ln65_155' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2624 [1/1] (0.00ns)   --->   "%sext_ln65_156 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2624 'sext' 'sext_ln65_156' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln65_157 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2625 'sext' 'sext_ln65_157' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2626 [1/1] (0.00ns)   --->   "%sext_ln65_158 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2626 'sext' 'sext_ln65_158' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2627 [1/1] (2.38ns)   --->   "%mul_ln65_6 = mul i24 %sext_ln65_158, i24 16777141" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2627 'mul' 'mul_ln65_6' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2628 [1/1] (0.00ns)   --->   "%p_14 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_6, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2628 'partselect' 'p_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : [1/1] (0.93ns)   --->   Input mux for Operation 2629 '%pf_15 = fpext i32 %padded_load_15'
ST_18 : Operation 2629 [1/1] (8.67ns)   --->   "%pf_15 = fpext i32 %padded_load_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2629 'fpext' 'pf_15' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 2630 [1/1] (0.00ns)   --->   "%bitcast_ln724_15 = bitcast i64 %pf_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2630 'bitcast' 'bitcast_ln724_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2631 [1/1] (0.00ns)   --->   "%trunc_ln63_75 = trunc i64 %bitcast_ln724_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2631 'trunc' 'trunc_ln63_75' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2632 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_15, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2632 'bitselect' 'tmp_59' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2633 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_15, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2633 'partselect' 'tmp_60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2634 [1/1] (0.00ns)   --->   "%trunc_ln63_76 = trunc i64 %bitcast_ln724_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2634 'trunc' 'trunc_ln63_76' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2635 [1/1] (2.38ns)   --->   "%mul_ln65_27 = mul i28 %sext_ln65_152, i28 1286" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2635 'mul' 'mul_ln65_27' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2636 [1/1] (0.00ns)   --->   "%p_41 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_27, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2636 'partselect' 'p_41' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2637 [1/1] (0.00ns)   --->   "%trunc_ln66_4 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_27, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2637 'partselect' 'trunc_ln66_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2638 [1/1] (2.38ns)   --->   "%mul_ln65_51 = mul i28 %sext_ln65_152, i28 1288" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2638 'mul' 'mul_ln65_51' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2639 [1/1] (0.00ns)   --->   "%p_68 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_51, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2639 'partselect' 'p_68' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2640 [1/1] (0.00ns)   --->   "%trunc_ln66_14 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_51, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2640 'partselect' 'trunc_ln66_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2641 [1/1] (2.38ns)   --->   "%mul_ln65_77 = mul i27 %sext_ln65_157, i27 889" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2641 'mul' 'mul_ln65_77' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2642 [1/1] (0.00ns)   --->   "%p_95 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_77, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2642 'partselect' 'p_95' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2643 [1/1] (0.00ns)   --->   "%sext_ln65_361 = sext i13 %p_118" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2643 'sext' 'sext_ln65_361' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln65_363 = sext i14 %p_121" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2644 'sext' 'sext_ln65_363' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2645 [1/1] (2.38ns)   --->   "%mul_ln65_97 = mul i24 %sext_ln65_158, i24 16777135" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2645 'mul' 'mul_ln65_97' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2646 [1/1] (0.00ns)   --->   "%p_122 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_97, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2646 'partselect' 'p_122' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln65_364 = sext i12 %p_122" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2647 'sext' 'sext_ln65_364' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_198 = add i15 %sext_ln65_364, i15 %sext_ln65_363" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2648 'add' 'add_ln66_198' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2649 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_199 = add i15 %add_ln66_198, i15 %sext_ln65_361" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2649 'add' 'add_ln66_199' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2650 [1/1] (2.38ns)   --->   "%mul_ln65_122 = mul i28 %sext_ln65_152, i28 268433682" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2650 'mul' 'mul_ln65_122' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2651 [1/1] (0.00ns)   --->   "%p_149 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_122, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2651 'partselect' 'p_149' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2652 [1/1] (0.00ns)   --->   "%trunc_ln66_35 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_122, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2652 'partselect' 'trunc_ln66_35' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2653 [1/1] (2.38ns)   --->   "%mul_ln65_144 = mul i25 %sext_ln65_156, i25 33554193" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2653 'mul' 'mul_ln65_144' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2654 [1/1] (0.00ns)   --->   "%p_176 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_144, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2654 'partselect' 'p_176' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2655 [1/1] (2.38ns)   --->   "%mul_ln65_168 = mul i23 %sext_ln65_155, i23 59" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2655 'mul' 'mul_ln65_168' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2656 [1/1] (0.00ns)   --->   "%p_203 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_168, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2656 'partselect' 'p_203' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2657 [1/1] (2.38ns)   --->   "%mul_ln65_186 = mul i27 %sext_ln65_157, i27 760" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2657 'mul' 'mul_ln65_186' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2658 [1/1] (0.00ns)   --->   "%p_230 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_186, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2658 'partselect' 'p_230' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2659 [1/1] (2.38ns)   --->   "%mul_ln65_214 = mul i28 %sext_ln65_152, i28 268429018" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2659 'mul' 'mul_ln65_214' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2660 [1/1] (0.00ns)   --->   "%p_283 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_214, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2660 'partselect' 'p_283' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2661 [1/1] (0.00ns)   --->   "%trunc_ln66_58 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_214, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2661 'partselect' 'trunc_ln66_58' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2662 [1/1] (2.38ns)   --->   "%mul_ln65_257 = mul i27 %sext_ln65_157, i27 845" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2662 'mul' 'mul_ln65_257' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2663 [1/1] (0.00ns)   --->   "%p_337 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_257, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2663 'partselect' 'p_337' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2664 [1/1] (2.38ns)   --->   "%mul_ln65_283 = mul i26 %sext_ln65_154, i26 67108448" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2664 'mul' 'mul_ln65_283' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2665 [1/1] (0.00ns)   --->   "%p_364 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_283, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2665 'partselect' 'p_364' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2666 [1/1] (2.38ns)   --->   "%mul_ln65_327 = mul i23 %sext_ln65_155, i23 8388559" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2666 'mul' 'mul_ln65_327' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2667 [1/1] (0.00ns)   --->   "%p_485 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_327, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2667 'partselect' 'p_485' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2668 [1/1] (2.38ns)   --->   "%mul_ln65_352 = mul i28 %sext_ln65_152, i28 2884" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2668 'mul' 'mul_ln65_352' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2669 [1/1] (0.00ns)   --->   "%p_512 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_352, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2669 'partselect' 'p_512' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2670 [1/1] (0.00ns)   --->   "%trunc_ln66_89 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_352, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2670 'partselect' 'trunc_ln66_89' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2671 [1/1] (2.38ns)   --->   "%mul_ln65_377 = mul i27 %sext_ln65_157, i27 134217043" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2671 'mul' 'mul_ln65_377' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2672 [1/1] (0.00ns)   --->   "%p_538 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_377, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2672 'partselect' 'p_538' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2673 [1/1] (2.38ns)   --->   "%mul_ln65_399 = mul i27 %sext_ln65_157, i27 134217002" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2673 'mul' 'mul_ln65_399' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2674 [1/1] (0.00ns)   --->   "%p_565 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_399, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2674 'partselect' 'p_565' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2675 [1/1] (2.38ns)   --->   "%mul_ln65_424 = mul i28 %sext_ln65_152, i28 10123" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2675 'mul' 'mul_ln65_424' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2676 [1/1] (0.00ns)   --->   "%p_592 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_424, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2676 'partselect' 'p_592' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2677 [1/1] (0.00ns)   --->   "%trunc_ln66_113 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_424, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2677 'partselect' 'trunc_ln66_113' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2678 [1/1] (2.38ns)   --->   "%mul_ln65_452 = mul i28 %sext_ln65_148, i28 268434256" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2678 'mul' 'mul_ln65_452' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2679 [1/1] (0.00ns)   --->   "%p_639 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_452, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2679 'partselect' 'p_639' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2680 [1/1] (2.38ns)   --->   "%mul_ln65_453 = mul i27 %sext_ln65_157, i27 134216938" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2680 'mul' 'mul_ln65_453' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2681 [1/1] (0.00ns)   --->   "%p_640 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_453, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2681 'partselect' 'p_640' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2682 [1/1] (0.00ns)   --->   "%trunc_ln66_133 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_452, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2682 'partselect' 'trunc_ln66_133' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2683 [1/1] (2.38ns)   --->   "%mul_ln65_475 = mul i28 %sext_ln65_148, i28 1965" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2683 'mul' 'mul_ln65_475' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2684 [1/1] (0.00ns)   --->   "%p_666 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_475, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2684 'partselect' 'p_666' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 2685 [1/1] (0.00ns)   --->   "%trunc_ln66_144 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_475, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2685 'partselect' 'trunc_ln66_144' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 9.61>
ST_19 : Operation 2686 [1/1] (0.00ns)   --->   "%sext_ln65_72 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2686 'sext' 'sext_ln65_72' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln65_123 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2687 'sext' 'sext_ln65_123' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2688 [1/1] (0.00ns)   --->   "%sext_ln65_125 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2688 'sext' 'sext_ln65_125' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2689 [1/1] (0.00ns)   --->   "%sext_ln65_146 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2689 'sext' 'sext_ln65_146' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln65_153 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2690 'sext' 'sext_ln65_153' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2691 [1/1] (0.00ns)   --->   "%zext_ln63_45 = zext i11 %tmp_60" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2691 'zext' 'zext_ln63_45' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln63_50_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_76" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2692 'bitconcatenate' 'zext_ln63_50_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2693 [1/1] (0.00ns)   --->   "%zext_ln63_99 = zext i53 %zext_ln63_50_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2693 'zext' 'zext_ln63_99' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2694 [1/1] (1.10ns)   --->   "%sub_ln63_45 = sub i54 0, i54 %zext_ln63_99" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2694 'sub' 'sub_ln63_45' <Predicate = (!icmp_ln50 & tmp_59)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2695 [1/1] (0.40ns)   --->   "%select_ln63_60 = select i1 %tmp_59, i54 %sub_ln63_45, i54 %zext_ln63_99" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2695 'select' 'select_ln63_60' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2696 [1/1] (1.08ns)   --->   "%icmp_ln63_75 = icmp_eq  i63 %trunc_ln63_75, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2696 'icmp' 'icmp_ln63_75' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2697 [1/1] (0.80ns)   --->   "%sub_ln63_46 = sub i12 1075, i12 %zext_ln63_45" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2697 'sub' 'sub_ln63_46' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2698 [1/1] (0.80ns)   --->   "%icmp_ln63_76 = icmp_sgt  i12 %sub_ln63_46, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2698 'icmp' 'icmp_ln63_76' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2699 [1/1] (0.80ns)   --->   "%add_ln63_15 = add i12 %sub_ln63_46, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2699 'add' 'add_ln63_15' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2700 [1/1] (0.80ns)   --->   "%sub_ln63_47 = sub i12 12, i12 %sub_ln63_46" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2700 'sub' 'sub_ln63_47' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2701 [1/1] (0.37ns)   --->   "%select_ln63_61 = select i1 %icmp_ln63_76, i12 %add_ln63_15, i12 %sub_ln63_47" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2701 'select' 'select_ln63_61' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln63_30 = sext i12 %select_ln63_61" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2702 'sext' 'sext_ln63_30' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2703 [1/1] (0.80ns)   --->   "%icmp_ln63_77 = icmp_eq  i12 %sub_ln63_46, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2703 'icmp' 'icmp_ln63_77' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2704 [1/1] (0.00ns)   --->   "%trunc_ln63_77 = trunc i54 %select_ln63_60" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2704 'trunc' 'trunc_ln63_77' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2705 [1/1] (0.80ns)   --->   "%icmp_ln63_78 = icmp_ult  i12 %select_ln63_61, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2705 'icmp' 'icmp_ln63_78' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2706 [1/1] (0.00ns)   --->   "%zext_ln63_100 = zext i32 %sext_ln63_30" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2706 'zext' 'zext_ln63_100' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2707 [1/1] (1.50ns)   --->   "%ashr_ln63_15 = ashr i54 %select_ln63_60, i54 %zext_ln63_100" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2707 'ashr' 'ashr_ln63_15' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node a_15)   --->   "%trunc_ln63_78 = trunc i54 %ashr_ln63_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2708 'trunc' 'trunc_ln63_78' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node a_15)   --->   "%bitcast_ln724_42 = bitcast i32 %padded_load_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2709 'bitcast' 'bitcast_ln724_42' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node a_15)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_42, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2710 'bitselect' 'tmp_61' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node a_15)   --->   "%select_ln63_192 = select i1 %tmp_61, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2711 'select' 'select_ln63_192' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node a_15)   --->   "%select_ln63_62 = select i1 %icmp_ln63_78, i16 %trunc_ln63_78, i16 %select_ln63_192" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2712 'select' 'select_ln63_62' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2713 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_61, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2713 'partselect' 'tmp_62' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2714 [1/1] (0.76ns)   --->   "%icmp_ln63_79 = icmp_eq  i8 %tmp_62, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2714 'icmp' 'icmp_ln63_79' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2715 [1/1] (0.00ns)   --->   "%sext_ln63_30cast = trunc i32 %sext_ln63_30" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2715 'trunc' 'sext_ln63_30cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2716 [1/1] (0.90ns)   --->   "%shl_ln63_15 = shl i16 %trunc_ln63_77, i16 %sext_ln63_30cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2716 'shl' 'shl_ln63_15' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_154)   --->   "%select_ln63_63 = select i1 %icmp_ln63_79, i16 %shl_ln63_15, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2717 'select' 'select_ln63_63' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_154)   --->   "%select_ln63_153 = select i1 %icmp_ln63_75, i16 0, i16 %select_ln63_63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2718 'select' 'select_ln63_153' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_154)   --->   "%xor_ln63_30 = xor i1 %icmp_ln63_75, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2719 'xor' 'xor_ln63_30' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_154)   --->   "%and_ln63_30 = and i1 %icmp_ln63_77, i1 %xor_ln63_30" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2720 'and' 'and_ln63_30' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2721 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_154 = select i1 %and_ln63_30, i16 %trunc_ln63_77, i16 %select_ln63_153" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2721 'select' 'select_ln63_154' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_31)   --->   "%or_ln63_15 = or i1 %icmp_ln63_75, i1 %icmp_ln63_77" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2722 'or' 'or_ln63_15' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_31)   --->   "%xor_ln63_31 = xor i1 %or_ln63_15, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2723 'xor' 'xor_ln63_31' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2724 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_31 = and i1 %icmp_ln63_76, i1 %xor_ln63_31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2724 'and' 'and_ln63_31' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2725 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_15 = select i1 %and_ln63_31, i16 %select_ln63_62, i16 %select_ln63_154" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2725 'select' 'a_15' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2726 [1/1] (0.00ns)   --->   "%sext_ln65_160 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2726 'sext' 'sext_ln65_160' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2727 [1/1] (0.00ns)   --->   "%sext_ln65_161 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2727 'sext' 'sext_ln65_161' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln65_162 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2728 'sext' 'sext_ln65_162' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2729 [1/1] (0.00ns)   --->   "%sext_ln65_163 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2729 'sext' 'sext_ln65_163' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2730 [1/1] (0.00ns)   --->   "%sext_ln65_164 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2730 'sext' 'sext_ln65_164' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln65_165 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2731 'sext' 'sext_ln65_165' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2732 [1/1] (0.00ns)   --->   "%sext_ln65_166 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2732 'sext' 'sext_ln65_166' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2733 [1/1] (0.00ns)   --->   "%sext_ln65_167 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2733 'sext' 'sext_ln65_167' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln65_168 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2734 'sext' 'sext_ln65_168' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2735 [1/1] (0.00ns)   --->   "%shl_ln65_11 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_15, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2735 'bitconcatenate' 'shl_ln65_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2736 [1/1] (0.00ns)   --->   "%sext_ln65_169 = sext i20 %shl_ln65_11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2736 'sext' 'sext_ln65_169' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2737 [1/1] (0.00ns)   --->   "%shl_ln65_12 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_15, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2737 'bitconcatenate' 'shl_ln65_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln65_170 = sext i18 %shl_ln65_12" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2738 'sext' 'sext_ln65_170' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2739 [1/1] (0.00ns)   --->   "%sext_ln65_171 = sext i18 %shl_ln65_12" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2739 'sext' 'sext_ln65_171' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2740 [1/1] (0.00ns)   --->   "%sext_ln65_172 = sext i18 %shl_ln65_12" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2740 'sext' 'sext_ln65_172' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2741 [1/1] (0.89ns)   --->   "%sub_ln65_15 = sub i21 %sext_ln65_169, i21 %sext_ln65_172" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2741 'sub' 'sub_ln65_15' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2742 [1/1] (0.00ns)   --->   "%p_15 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_15, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2742 'partselect' 'p_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : [1/1] (0.93ns)   --->   Input mux for Operation 2743 '%pf_16 = fpext i32 %padded_load_16'
ST_19 : Operation 2743 [1/1] (8.67ns)   --->   "%pf_16 = fpext i32 %padded_load_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2743 'fpext' 'pf_16' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 2744 [1/1] (0.00ns)   --->   "%bitcast_ln724_16 = bitcast i64 %pf_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2744 'bitcast' 'bitcast_ln724_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2745 [1/1] (0.00ns)   --->   "%trunc_ln63_80 = trunc i64 %bitcast_ln724_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2745 'trunc' 'trunc_ln63_80' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2746 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_16, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2746 'bitselect' 'tmp_63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2747 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_16, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2747 'partselect' 'tmp_66' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2748 [1/1] (0.00ns)   --->   "%trunc_ln63_81 = trunc i64 %bitcast_ln724_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2748 'trunc' 'trunc_ln63_81' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2749 [1/1] (2.38ns)   --->   "%mul_ln65_28 = mul i26 %sext_ln65_167, i26 360" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2749 'mul' 'mul_ln65_28' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2750 [1/1] (0.00ns)   --->   "%p_42 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_28, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2750 'partselect' 'p_42' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2751 [1/1] (2.38ns)   --->   "%mul_ln65_52 = mul i28 %sext_ln65_160, i28 268434376" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2751 'mul' 'mul_ln65_52' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2752 [1/1] (0.00ns)   --->   "%p_69 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_52, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2752 'partselect' 'p_69' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2753 [1/1] (0.00ns)   --->   "%trunc_ln66_15 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_52, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2753 'partselect' 'trunc_ln66_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2754 [1/1] (2.38ns)   --->   "%mul_ln65_78 = mul i28 %sext_ln65_160, i28 268432685" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2754 'mul' 'mul_ln65_78' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2755 [1/1] (0.00ns)   --->   "%p_96 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_78, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2755 'partselect' 'p_96' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2756 [1/1] (0.00ns)   --->   "%trunc_ln66_27 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_78, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2756 'partselect' 'trunc_ln66_27' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2757 [1/1] (2.38ns)   --->   "%mul_ln65_98 = mul i25 %sext_ln65_166, i25 33554278" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2757 'mul' 'mul_ln65_98' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2758 [1/1] (0.00ns)   --->   "%p_123 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_98, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2758 'partselect' 'p_123' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2759 [1/1] (2.38ns)   --->   "%mul_ln65_123 = mul i28 %sext_ln65_160, i28 1101" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2759 'mul' 'mul_ln65_123' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2760 [1/1] (0.00ns)   --->   "%p_150 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_123, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2760 'partselect' 'p_150' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2761 [1/1] (0.00ns)   --->   "%trunc_ln66_36 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_123, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2761 'partselect' 'trunc_ln66_36' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2762 [1/1] (2.38ns)   --->   "%mul_ln65_145 = mul i27 %sext_ln65_165, i27 134217089" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2762 'mul' 'mul_ln65_145' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2763 [1/1] (0.00ns)   --->   "%p_177 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_145, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2763 'partselect' 'p_177' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2764 [1/1] (2.38ns)   --->   "%mul_ln65_169 = mul i27 %sext_ln65_165, i27 529" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2764 'mul' 'mul_ln65_169' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2765 [1/1] (0.00ns)   --->   "%p_204 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_169, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2765 'partselect' 'p_204' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2766 [1/1] (2.38ns)   --->   "%mul_ln65_187 = mul i27 %sext_ln65_165, i27 134216738" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2766 'mul' 'mul_ln65_187' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2767 [1/1] (0.00ns)   --->   "%p_231 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_187, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2767 'partselect' 'p_231' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2768 [1/1] (0.00ns)   --->   "%sext_ln65_499 = sext i10 %p_244" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2768 'sext' 'sext_ln65_499' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2769 [1/1] (0.00ns)   --->   "%shl_ln65_54 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_5, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2769 'bitconcatenate' 'shl_ln65_54' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2770 [1/1] (0.00ns)   --->   "%sext_ln65_498 = sext i20 %shl_ln65_54" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2770 'sext' 'sext_ln65_498' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2771 [1/1] (0.89ns)   --->   "%add_ln65_1 = add i21 %sext_ln65_498, i21 %sext_ln65_72" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2771 'add' 'add_ln65_1' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2772 [1/1] (0.00ns)   --->   "%p_247 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln65_1, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2772 'partselect' 'p_247' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2773 [1/1] (0.00ns)   --->   "%sext_ln65_510 = sext i9 %p_247" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2773 'sext' 'sext_ln65_510' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2774 [1/1] (0.00ns)   --->   "%sext_ln65_514 = sext i9 %p_248" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2774 'sext' 'sext_ln65_514' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2775 [1/1] (0.00ns)   --->   "%sext_ln65_521 = sext i8 %p_252" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2775 'sext' 'sext_ln65_521' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2776 [1/1] (0.00ns)   --->   "%shl_ln65_58 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_11, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2776 'bitconcatenate' 'shl_ln65_58' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2777 [1/1] (0.00ns)   --->   "%sext_ln65_511 = sext i20 %shl_ln65_58" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2777 'sext' 'sext_ln65_511' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2778 [1/1] (0.00ns)   --->   "%shl_ln65_59 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_11, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2778 'bitconcatenate' 'shl_ln65_59' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2779 [1/1] (0.00ns)   --->   "%sext_ln65_512 = sext i18 %shl_ln65_59" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2779 'sext' 'sext_ln65_512' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2780 [1/1] (0.00ns)   --->   "%sext_ln65_513 = sext i18 %shl_ln65_59" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2780 'sext' 'sext_ln65_513' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2781 [1/1] (0.89ns)   --->   "%sub_ln65_53 = sub i21 %sext_ln65_511, i21 %sext_ln65_513" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2781 'sub' 'sub_ln65_53' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2782 [1/1] (0.00ns)   --->   "%p_253 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_53, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2782 'partselect' 'p_253' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2783 [1/1] (0.00ns)   --->   "%sext_ln65_523 = sext i9 %p_253" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2783 'sext' 'sext_ln65_523' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2784 [1/1] (0.00ns)   --->   "%shl_ln65_60 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_13, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2784 'bitconcatenate' 'shl_ln65_60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2785 [1/1] (0.00ns)   --->   "%sext_ln65_516 = sext i18 %shl_ln65_60" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2785 'sext' 'sext_ln65_516' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2786 [1/1] (0.87ns)   --->   "%add_ln65_2 = add i19 %sext_ln65_516, i19 %sext_ln65_146" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2786 'add' 'add_ln65_2' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2787 [1/1] (0.00ns)   --->   "%p_255 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln65_2, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2787 'partselect' 'p_255' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln65_524 = sext i7 %p_255" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2788 'sext' 'sext_ln65_524' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2789 [1/1] (0.00ns)   --->   "%shl_ln65_61 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_14, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2789 'bitconcatenate' 'shl_ln65_61' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln65_518 = sext i20 %shl_ln65_61" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2790 'sext' 'sext_ln65_518' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2791 [1/1] (0.00ns)   --->   "%shl_ln65_62 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_14, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2791 'bitconcatenate' 'shl_ln65_62' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2792 [1/1] (0.00ns)   --->   "%sext_ln65_519 = sext i18 %shl_ln65_62" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2792 'sext' 'sext_ln65_519' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln65_520 = sext i18 %shl_ln65_62" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2793 'sext' 'sext_ln65_520' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2794 [1/1] (0.89ns)   --->   "%sub_ln65_54 = sub i21 %sext_ln65_518, i21 %sext_ln65_520" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2794 'sub' 'sub_ln65_54' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2795 [1/1] (0.00ns)   --->   "%p_256 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_54, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2795 'partselect' 'p_256' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2796 [1/1] (0.00ns)   --->   "%sext_ln65_525 = sext i9 %p_256" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2796 'sext' 'sext_ln65_525' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2797 [1/1] (0.00ns)   --->   "%shl_ln65_63 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_15, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2797 'bitconcatenate' 'shl_ln65_63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2798 [1/1] (0.00ns)   --->   "%sext_ln65_522 = sext i19 %shl_ln65_63" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2798 'sext' 'sext_ln65_522' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2799 [1/1] (0.88ns)   --->   "%sub_ln65_55 = sub i20 %sext_ln65_522, i20 %sext_ln65_168" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2799 'sub' 'sub_ln65_55' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2800 [1/1] (0.00ns)   --->   "%p_257 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_55, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2800 'partselect' 'p_257' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2801 [1/1] (0.77ns)   --->   "%add_ln66_394 = add i10 %sext_ln65_510, i10 %sext_ln65_521" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2801 'add' 'add_ln66_394' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln66_116 = sext i10 %add_ln66_394" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2802 'sext' 'sext_ln66_116' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2803 [1/1] (0.78ns)   --->   "%add_ln66_395 = add i11 %sext_ln66_116, i11 %sext_ln65_499" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2803 'add' 'add_ln66_395' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2804 [1/1] (0.00ns)   --->   "%sext_ln66_117 = sext i11 %add_ln66_395" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2804 'sext' 'sext_ln66_117' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2805 [1/1] (0.77ns)   --->   "%add_ln66_396 = add i10 %sext_ln65_514, i10 %sext_ln65_523" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2805 'add' 'add_ln66_396' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2806 [1/1] (0.00ns)   --->   "%sext_ln66_118 = sext i10 %add_ln66_396" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2806 'sext' 'sext_ln66_118' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2807 [1/1] (0.77ns)   --->   "%add_ln66_397 = add i10 %sext_ln65_525, i10 %sext_ln65_524" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2807 'add' 'add_ln66_397' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln66_119 = sext i10 %add_ln66_397" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2808 'sext' 'sext_ln66_119' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2809 [1/1] (0.78ns)   --->   "%add_ln66_398 = add i11 %sext_ln66_119, i11 %sext_ln66_118" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2809 'add' 'add_ln66_398' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln66_120 = sext i11 %add_ln66_398" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2810 'sext' 'sext_ln66_120' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2811 [1/1] (0.79ns)   --->   "%add_ln66_399 = add i12 %sext_ln66_120, i12 %sext_ln66_117" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2811 'add' 'add_ln66_399' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2812 [1/1] (2.38ns)   --->   "%mul_ln65_215 = mul i28 %sext_ln65_160, i28 268433785" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2812 'mul' 'mul_ln65_215' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2813 [1/1] (0.00ns)   --->   "%p_284 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_215, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2813 'partselect' 'p_284' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2814 [1/1] (0.00ns)   --->   "%trunc_ln66_59 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_215, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2814 'partselect' 'trunc_ln66_59' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2815 [1/1] (0.00ns)   --->   "%shl_ln65_74 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_11, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2815 'bitconcatenate' 'shl_ln65_74' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2816 [1/1] (0.00ns)   --->   "%sext_ln65_568 = sext i17 %shl_ln65_74" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2816 'sext' 'sext_ln65_568' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2817 [1/1] (0.89ns)   --->   "%add_ln65_8 = add i21 %sext_ln65_511, i21 %sext_ln65_568" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2817 'add' 'add_ln65_8' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2818 [1/1] (0.00ns)   --->   "%p_307 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln65_8, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2818 'partselect' 'p_307' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2819 [1/1] (0.00ns)   --->   "%sext_ln65_576 = sext i9 %p_307" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2819 'sext' 'sext_ln65_576' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2820 [1/1] (0.00ns)   --->   "%sext_ln65_577 = sext i13 %p_308" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2820 'sext' 'sext_ln65_577' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2821 [1/1] (0.00ns)   --->   "%shl_ln65_77 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_15, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2821 'bitconcatenate' 'shl_ln65_77' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2822 [1/1] (0.00ns)   --->   "%sext_ln65_575 = sext i21 %shl_ln65_77" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2822 'sext' 'sext_ln65_575' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_66 = sub i22 0, i22 %sext_ln65_575" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2823 'sub' 'sub_ln65_66' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2824 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln65_67 = sub i22 %sub_ln65_66, i22 %sext_ln65_171" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2824 'sub' 'sub_ln65_67' <Predicate = (!icmp_ln50)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2825 [1/1] (0.00ns)   --->   "%p_311 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_67, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2825 'partselect' 'p_311' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2826 [1/1] (0.82ns)   --->   "%add_ln66_494 = add i14 %sext_ln65_577, i14 %sext_ln65_576" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2826 'add' 'add_ln66_494' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2827 [1/1] (2.38ns)   --->   "%mul_ln65_258 = mul i27 %sext_ln65_165, i27 573" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2827 'mul' 'mul_ln65_258' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2828 [1/1] (0.00ns)   --->   "%p_338 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_258, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2828 'partselect' 'p_338' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2829 [1/1] (2.38ns)   --->   "%mul_ln65_284 = mul i25 %sext_ln65_166, i25 33554259" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2829 'mul' 'mul_ln65_284' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2830 [1/1] (0.00ns)   --->   "%p_365 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_284, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2830 'partselect' 'p_365' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2831 [1/1] (0.00ns)   --->   "%sext_ln65_648 = sext i8 %p_382" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2831 'sext' 'sext_ln65_648' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2832 [1/1] (0.87ns)   --->   "%sub_ln65_74 = sub i19 0, i19 %sext_ln65_516" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2832 'sub' 'sub_ln65_74' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2833 [1/1] (0.00ns)   --->   "%p_388 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_74, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2833 'partselect' 'p_388' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2834 [1/1] (0.00ns)   --->   "%p_389 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_15, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2834 'partselect' 'p_389' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2835 [1/1] (0.00ns)   --->   "%sext_ln65_659 = sext i4 %p_389" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2835 'sext' 'sext_ln65_659' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2836 [1/1] (0.76ns)   --->   "%add_ln66_613 = add i9 %sext_ln65_648, i9 %sext_ln65_659" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2836 'add' 'add_ln66_613' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2837 [1/1] (0.87ns)   --->   "%sub_ln65_88 = sub i19 %sext_ln65_519, i19 %sext_ln65_153" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2837 'sub' 'sub_ln65_88' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2838 [1/1] (0.00ns)   --->   "%p_414 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_88, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2838 'partselect' 'p_414' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2839 [1/1] (0.00ns)   --->   "%sext_ln65_700 = sext i7 %p_414" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2839 'sext' 'sext_ln65_700' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2840 [1/1] (2.38ns)   --->   "%mul_ln65_303 = mul i22 %sext_ln65_163, i22 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2840 'mul' 'mul_ln65_303' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2841 [1/1] (0.00ns)   --->   "%p_415 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_303, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2841 'partselect' 'p_415' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2842 [1/1] (0.00ns)   --->   "%sext_ln65_701 = sext i10 %p_415" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2842 'sext' 'sext_ln65_701' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2843 [1/1] (0.00ns)   --->   "%sext_ln66_211 = sext i11 %add_ln66_631" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2843 'sext' 'sext_ln66_211' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2844 [1/1] (0.00ns)   --->   "%sext_ln66_212 = sext i11 %add_ln66_632" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2844 'sext' 'sext_ln66_212' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2845 [1/1] (0.78ns)   --->   "%add_ln66_633 = add i11 %sext_ln65_701, i11 %sext_ln65_700" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2845 'add' 'add_ln66_633' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln66_213 = sext i11 %add_ln66_633" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2846 'sext' 'sext_ln66_213' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_634 = add i12 %sext_ln66_213, i12 %sext_ln66_212" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2847 'add' 'add_ln66_634' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2848 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln66_635 = add i12 %add_ln66_634, i12 %sext_ln66_211" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2848 'add' 'add_ln66_635' <Predicate = (!icmp_ln50)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2849 [1/1] (0.00ns)   --->   "%sext_ln65_725 = sext i9 %p_433" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2849 'sext' 'sext_ln65_725' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2850 [1/1] (0.00ns)   --->   "%sext_ln65_726 = sext i8 %p_434" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2850 'sext' 'sext_ln65_726' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_96 = sub i19 0, i19 %sext_ln65_512" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2851 'sub' 'sub_ln65_96' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2852 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln65_97 = sub i19 %sub_ln65_96, i19 %sext_ln65_125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2852 'sub' 'sub_ln65_97' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2853 [1/1] (0.00ns)   --->   "%p_436 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_97, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2853 'partselect' 'p_436' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2854 [1/1] (0.00ns)   --->   "%sext_ln65_728 = sext i7 %p_436" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2854 'sext' 'sext_ln65_728' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2855 [1/1] (0.00ns)   --->   "%sext_ln65_729 = sext i10 %p_437" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2855 'sext' 'sext_ln65_729' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2856 [1/1] (0.87ns)   --->   "%add_ln65_19 = add i19 %sext_ln65_519, i19 %sext_ln65_153" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2856 'add' 'add_ln65_19' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2857 [1/1] (0.00ns)   --->   "%p_439 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln65_19, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2857 'partselect' 'p_439' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2858 [1/1] (0.00ns)   --->   "%sext_ln65_731 = sext i7 %p_439" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2858 'sext' 'sext_ln65_731' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2859 [1/1] (2.38ns)   --->   "%mul_ln65_310 = mul i23 %sext_ln65_162, i23 42" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2859 'mul' 'mul_ln65_310' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2860 [1/1] (0.00ns)   --->   "%p_440 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_310, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2860 'partselect' 'p_440' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2861 [1/1] (0.00ns)   --->   "%sext_ln65_735 = sext i11 %p_440" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2861 'sext' 'sext_ln65_735' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2862 [1/1] (0.76ns)   --->   "%add_ln66_656 = add i9 %sext_ln65_726, i9 %sext_ln65_728" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2862 'add' 'add_ln66_656' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2863 [1/1] (0.00ns)   --->   "%sext_ln66_230 = sext i9 %add_ln66_656" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2863 'sext' 'sext_ln66_230' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2864 [1/1] (0.77ns)   --->   "%add_ln66_657 = add i10 %sext_ln66_230, i10 %sext_ln65_725" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2864 'add' 'add_ln66_657' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2865 [1/1] (0.00ns)   --->   "%sext_ln66_232 = sext i11 %add_ln66_658" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2865 'sext' 'sext_ln66_232' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2866 [1/1] (0.79ns)   --->   "%add_ln66_659 = add i12 %sext_ln65_729, i12 %sext_ln65_735" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2866 'add' 'add_ln66_659' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2867 [1/1] (0.00ns)   --->   "%sext_ln66_233 = sext i12 %add_ln66_659" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2867 'sext' 'sext_ln66_233' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2868 [1/1] (0.80ns)   --->   "%add_ln66_660 = add i13 %sext_ln66_233, i13 %sext_ln66_232" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2868 'add' 'add_ln66_660' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_105 = sub i19 0, i19 %sext_ln65_519" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2869 'sub' 'sub_ln65_105' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2870 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln65_106 = sub i19 %sub_ln65_105, i19 %sext_ln65_153" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2870 'sub' 'sub_ln65_106' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2871 [1/1] (0.00ns)   --->   "%p_462 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_106, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2871 'partselect' 'p_462' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2872 [1/1] (2.38ns)   --->   "%mul_ln65_328 = mul i24 %sext_ln65_161, i24 103" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2872 'mul' 'mul_ln65_328' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2873 [1/1] (0.00ns)   --->   "%p_486 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_328, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2873 'partselect' 'p_486' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2874 [1/1] (2.38ns)   --->   "%mul_ln65_353 = mul i28 %sext_ln65_160, i28 268431744" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2874 'mul' 'mul_ln65_353' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2875 [1/1] (0.00ns)   --->   "%p_513 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_353, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2875 'partselect' 'p_513' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2876 [1/1] (0.00ns)   --->   "%trunc_ln66_90 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_353, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2876 'partselect' 'trunc_ln66_90' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2877 [1/1] (0.00ns)   --->   "%p_539 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_15, i32 5, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2877 'partselect' 'p_539' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2878 [1/1] (2.38ns)   --->   "%mul_ln65_400 = mul i25 %sext_ln65_166, i25 33554234" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2878 'mul' 'mul_ln65_400' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2879 [1/1] (0.00ns)   --->   "%p_566 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_400, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2879 'partselect' 'p_566' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2880 [1/1] (2.38ns)   --->   "%mul_ln65_425 = mul i28 %sext_ln65_160, i28 2897" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2880 'mul' 'mul_ln65_425' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2881 [1/1] (0.00ns)   --->   "%p_593 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_425, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2881 'partselect' 'p_593' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2882 [1/1] (0.00ns)   --->   "%trunc_ln66_114 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_425, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2882 'partselect' 'trunc_ln66_114' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln65_884 = sext i7 %p_612" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2883 'sext' 'sext_ln65_884' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2884 [1/1] (0.00ns)   --->   "%sext_ln65_885 = sext i9 %p_614" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2884 'sext' 'sext_ln65_885' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2885 [1/1] (0.89ns)   --->   "%sub_ln65_125 = sub i21 %sext_ln65_511, i21 %sext_ln65_123" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2885 'sub' 'sub_ln65_125' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2886 [1/1] (0.00ns)   --->   "%p_615 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_125, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2886 'partselect' 'p_615' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2887 [1/1] (0.00ns)   --->   "%sext_ln65_886 = sext i9 %p_615" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2887 'sext' 'sext_ln65_886' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2888 [1/1] (0.00ns)   --->   "%shl_ln65_119 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_13, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2888 'bitconcatenate' 'shl_ln65_119' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2889 [1/1] (0.00ns)   --->   "%sext_ln65_882 = sext i19 %shl_ln65_119" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2889 'sext' 'sext_ln65_882' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2890 [1/1] (0.00ns)   --->   "%shl_ln65_120 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_13, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2890 'bitconcatenate' 'shl_ln65_120' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2891 [1/1] (0.00ns)   --->   "%sext_ln65_883 = sext i17 %shl_ln65_120" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2891 'sext' 'sext_ln65_883' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2892 [1/1] (0.88ns)   --->   "%sub_ln65_126 = sub i20 %sext_ln65_882, i20 %sext_ln65_883" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2892 'sub' 'sub_ln65_126' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2893 [1/1] (0.00ns)   --->   "%p_616 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_126, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2893 'partselect' 'p_616' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln65_887 = sext i8 %p_616" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2894 'sext' 'sext_ln65_887' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_127 = sub i19 0, i19 %sext_ln65_170" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2895 'sub' 'sub_ln65_127' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2896 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln65_128 = sub i19 %sub_ln65_127, i19 %sext_ln65_164" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2896 'sub' 'sub_ln65_128' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2897 [1/1] (0.00ns)   --->   "%p_617 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_128, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2897 'partselect' 'p_617' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2898 [1/1] (0.00ns)   --->   "%sext_ln65_888 = sext i7 %p_617" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2898 'sext' 'sext_ln65_888' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2899 [1/1] (0.77ns)   --->   "%add_ln66_935 = add i10 %sext_ln65_886, i10 %sext_ln65_885" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2899 'add' 'add_ln66_935' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2900 [1/1] (0.00ns)   --->   "%sext_ln66_307 = sext i10 %add_ln66_935" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2900 'sext' 'sext_ln66_307' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_936 = add i11 %sext_ln66_307, i11 %sext_ln65_884" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2901 'add' 'add_ln66_936' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2902 [1/1] (0.77ns)   --->   "%add_ln66_937 = add i8 %sext_ln65_888, i8 %sext_ln65_731" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2902 'add' 'add_ln66_937' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2903 [1/1] (0.00ns)   --->   "%sext_ln66_308 = sext i8 %add_ln66_937" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2903 'sext' 'sext_ln66_308' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2904 [1/1] (0.76ns)   --->   "%add_ln66_938 = add i9 %sext_ln66_308, i9 %sext_ln65_887" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2904 'add' 'add_ln66_938' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2905 [1/1] (0.00ns)   --->   "%sext_ln66_309 = sext i9 %add_ln66_938" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2905 'sext' 'sext_ln66_309' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2906 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln66_939 = add i11 %sext_ln66_309, i11 %add_ln66_936" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2906 'add' 'add_ln66_939' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2907 [1/1] (2.38ns)   --->   "%mul_ln65_454 = mul i27 %sext_ln65_165, i27 134216755" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2907 'mul' 'mul_ln65_454' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2908 [1/1] (0.00ns)   --->   "%p_641 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_454, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2908 'partselect' 'p_641' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2909 [1/1] (2.38ns)   --->   "%mul_ln65_476 = mul i27 %sext_ln65_157, i27 563" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2909 'mul' 'mul_ln65_476' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2910 [1/1] (0.00ns)   --->   "%p_667 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_476, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2910 'partselect' 'p_667' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2911 [1/1] (2.38ns)   --->   "%mul_ln65_477 = mul i28 %sext_ln65_160, i28 2170" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2911 'mul' 'mul_ln65_477' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2912 [1/1] (0.00ns)   --->   "%p_668 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_477, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2912 'partselect' 'p_668' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2913 [1/1] (0.00ns)   --->   "%trunc_ln66_147 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_477, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2913 'partselect' 'trunc_ln66_147' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 2914 [1/1] (0.89ns)   --->   "%sub_ln65_145 = sub i21 %sext_ln65_513, i21 %sext_ln65_511" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2914 'sub' 'sub_ln65_145' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2915 [1/1] (0.00ns)   --->   "%p_799 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_145, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2915 'partselect' 'p_799' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 9.61>
ST_20 : Operation 2916 [1/1] (0.00ns)   --->   "%sext_ln65_126 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2916 'sext' 'sext_ln65_126' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2917 [1/1] (0.00ns)   --->   "%sext_ln65_130 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2917 'sext' 'sext_ln65_130' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2918 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_11, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2918 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2919 [1/1] (0.00ns)   --->   "%sext_ln65_131 = sext i21 %tmp_46" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2919 'sext' 'sext_ln65_131' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2920 [1/1] (0.90ns)   --->   "%sub_ln65_151 = sub i22 %sext_ln65_130, i22 %sext_ln65_131" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2920 'sub' 'sub_ln65_151' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2921 [1/1] (0.00ns)   --->   "%p_11 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_151, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2921 'partselect' 'p_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2922 [1/1] (0.00ns)   --->   "%sext_ln65_132 = sext i10 %p_11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2922 'sext' 'sext_ln65_132' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2923 [1/1] (0.00ns)   --->   "%sext_ln65_142 = sext i11 %p_12" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2923 'sext' 'sext_ln65_142' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2924 [1/1] (0.00ns)   --->   "%zext_ln63_48 = zext i11 %tmp_66" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2924 'zext' 'zext_ln63_48' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln63_53_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_81" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2925 'bitconcatenate' 'zext_ln63_53_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2926 [1/1] (0.00ns)   --->   "%zext_ln63_101 = zext i53 %zext_ln63_53_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2926 'zext' 'zext_ln63_101' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2927 [1/1] (1.10ns)   --->   "%sub_ln63_48 = sub i54 0, i54 %zext_ln63_101" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2927 'sub' 'sub_ln63_48' <Predicate = (!icmp_ln50 & tmp_63)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2928 [1/1] (0.40ns)   --->   "%select_ln63_64 = select i1 %tmp_63, i54 %sub_ln63_48, i54 %zext_ln63_101" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2928 'select' 'select_ln63_64' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2929 [1/1] (1.08ns)   --->   "%icmp_ln63_80 = icmp_eq  i63 %trunc_ln63_80, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2929 'icmp' 'icmp_ln63_80' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2930 [1/1] (0.80ns)   --->   "%sub_ln63_49 = sub i12 1075, i12 %zext_ln63_48" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2930 'sub' 'sub_ln63_49' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2931 [1/1] (0.80ns)   --->   "%icmp_ln63_81 = icmp_sgt  i12 %sub_ln63_49, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2931 'icmp' 'icmp_ln63_81' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2932 [1/1] (0.80ns)   --->   "%add_ln63_16 = add i12 %sub_ln63_49, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2932 'add' 'add_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2933 [1/1] (0.80ns)   --->   "%sub_ln63_50 = sub i12 12, i12 %sub_ln63_49" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2933 'sub' 'sub_ln63_50' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2934 [1/1] (0.37ns)   --->   "%select_ln63_65 = select i1 %icmp_ln63_81, i12 %add_ln63_16, i12 %sub_ln63_50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2934 'select' 'select_ln63_65' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2935 [1/1] (0.00ns)   --->   "%sext_ln63_32 = sext i12 %select_ln63_65" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2935 'sext' 'sext_ln63_32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2936 [1/1] (0.80ns)   --->   "%icmp_ln63_82 = icmp_eq  i12 %sub_ln63_49, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2936 'icmp' 'icmp_ln63_82' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2937 [1/1] (0.00ns)   --->   "%trunc_ln63_82 = trunc i54 %select_ln63_64" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2937 'trunc' 'trunc_ln63_82' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2938 [1/1] (0.80ns)   --->   "%icmp_ln63_83 = icmp_ult  i12 %select_ln63_65, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2938 'icmp' 'icmp_ln63_83' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2939 [1/1] (0.00ns)   --->   "%zext_ln63_102 = zext i32 %sext_ln63_32" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2939 'zext' 'zext_ln63_102' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2940 [1/1] (1.50ns)   --->   "%ashr_ln63_16 = ashr i54 %select_ln63_64, i54 %zext_ln63_102" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2940 'ashr' 'ashr_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node a_16)   --->   "%trunc_ln63_83 = trunc i54 %ashr_ln63_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2941 'trunc' 'trunc_ln63_83' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node a_16)   --->   "%bitcast_ln724_43 = bitcast i32 %padded_load_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2942 'bitcast' 'bitcast_ln724_43' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node a_16)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_43, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2943 'bitselect' 'tmp_69' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node a_16)   --->   "%select_ln63_194 = select i1 %tmp_69, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2944 'select' 'select_ln63_194' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node a_16)   --->   "%select_ln63_66 = select i1 %icmp_ln63_83, i16 %trunc_ln63_83, i16 %select_ln63_194" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2945 'select' 'select_ln63_66' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2946 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_65, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2946 'partselect' 'tmp_72' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2947 [1/1] (0.76ns)   --->   "%icmp_ln63_84 = icmp_eq  i8 %tmp_72, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2947 'icmp' 'icmp_ln63_84' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln63_32cast = trunc i32 %sext_ln63_32" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2948 'trunc' 'sext_ln63_32cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2949 [1/1] (0.90ns)   --->   "%shl_ln63_16 = shl i16 %trunc_ln63_82, i16 %sext_ln63_32cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2949 'shl' 'shl_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_157)   --->   "%select_ln63_67 = select i1 %icmp_ln63_84, i16 %shl_ln63_16, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2950 'select' 'select_ln63_67' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_157)   --->   "%select_ln63_156 = select i1 %icmp_ln63_80, i16 0, i16 %select_ln63_67" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2951 'select' 'select_ln63_156' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_157)   --->   "%xor_ln63_32 = xor i1 %icmp_ln63_80, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2952 'xor' 'xor_ln63_32' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_157)   --->   "%and_ln63_32 = and i1 %icmp_ln63_82, i1 %xor_ln63_32" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2953 'and' 'and_ln63_32' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2954 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_157 = select i1 %and_ln63_32, i16 %trunc_ln63_82, i16 %select_ln63_156" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2954 'select' 'select_ln63_157' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_33)   --->   "%or_ln63_16 = or i1 %icmp_ln63_80, i1 %icmp_ln63_82" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2955 'or' 'or_ln63_16' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_33)   --->   "%xor_ln63_33 = xor i1 %or_ln63_16, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2956 'xor' 'xor_ln63_33' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2957 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_33 = and i1 %icmp_ln63_81, i1 %xor_ln63_33" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2957 'and' 'and_ln63_33' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2958 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_16 = select i1 %and_ln63_33, i16 %select_ln63_66, i16 %select_ln63_157" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2958 'select' 'a_16' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2959 [1/1] (0.00ns)   --->   "%sext_ln65_174 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2959 'sext' 'sext_ln65_174' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln65_176 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2960 'sext' 'sext_ln65_176' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2961 [1/1] (0.00ns)   --->   "%sext_ln65_177 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2961 'sext' 'sext_ln65_177' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln65_178 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2962 'sext' 'sext_ln65_178' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2963 [1/1] (0.00ns)   --->   "%sext_ln65_179 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2963 'sext' 'sext_ln65_179' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln65_180 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2964 'sext' 'sext_ln65_180' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2965 [1/1] (0.00ns)   --->   "%sext_ln65_182 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2965 'sext' 'sext_ln65_182' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : [1/1] (0.93ns)   --->   Input mux for Operation 2966 '%pf_17 = fpext i32 %padded_load_17'
ST_20 : Operation 2966 [1/1] (8.67ns)   --->   "%pf_17 = fpext i32 %padded_load_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2966 'fpext' 'pf_17' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 2967 [1/1] (0.00ns)   --->   "%bitcast_ln724_17 = bitcast i64 %pf_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2967 'bitcast' 'bitcast_ln724_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2968 [1/1] (0.00ns)   --->   "%trunc_ln63_85 = trunc i64 %bitcast_ln724_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2968 'trunc' 'trunc_ln63_85' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2969 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_17, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2969 'bitselect' 'tmp_74' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2970 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_17, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2970 'partselect' 'tmp_75' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2971 [1/1] (0.00ns)   --->   "%trunc_ln63_86 = trunc i64 %bitcast_ln724_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2971 'trunc' 'trunc_ln63_86' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2972 [1/1] (0.79ns)   --->   "%add_ln66_21 = add i12 %sext_ln65_142, i12 %sext_ln65_132" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2972 'add' 'add_ln66_21' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2973 [1/1] (2.38ns)   --->   "%mul_ln65_29 = mul i27 %sext_ln65_180, i27 802" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2973 'mul' 'mul_ln65_29' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2974 [1/1] (0.00ns)   --->   "%p_43 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_29, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2974 'partselect' 'p_43' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2975 [1/1] (2.38ns)   --->   "%mul_ln65_53 = mul i28 %sext_ln65_174, i28 268433606" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2975 'mul' 'mul_ln65_53' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2976 [1/1] (0.00ns)   --->   "%p_70 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_53, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2976 'partselect' 'p_70' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2977 [1/1] (0.00ns)   --->   "%trunc_ln66_17 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_53, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2977 'partselect' 'trunc_ln66_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2978 [1/1] (2.38ns)   --->   "%mul_ln65_79 = mul i28 %sext_ln65_174, i28 268429492" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2978 'mul' 'mul_ln65_79' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2979 [1/1] (0.00ns)   --->   "%p_97 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_79, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2979 'partselect' 'p_97' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2980 [1/1] (0.00ns)   --->   "%trunc_ln66_28 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_79, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2980 'partselect' 'trunc_ln66_28' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2981 [1/1] (2.38ns)   --->   "%mul_ln65_99 = mul i26 %sext_ln65_179, i26 67108457" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2981 'mul' 'mul_ln65_99' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2982 [1/1] (0.00ns)   --->   "%p_124 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_99, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2982 'partselect' 'p_124' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2983 [1/1] (2.38ns)   --->   "%mul_ln65_124 = mul i27 %sext_ln65_180, i27 134217006" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2983 'mul' 'mul_ln65_124' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2984 [1/1] (0.00ns)   --->   "%p_151 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_124, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2984 'partselect' 'p_151' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2985 [1/1] (2.38ns)   --->   "%mul_ln65_146 = mul i28 %sext_ln65_174, i28 268434019" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2985 'mul' 'mul_ln65_146' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2986 [1/1] (0.00ns)   --->   "%p_178 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_146, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2986 'partselect' 'p_178' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2987 [1/1] (0.00ns)   --->   "%trunc_ln66_41 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_146, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2987 'partselect' 'trunc_ln66_41' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2988 [1/1] (2.38ns)   --->   "%mul_ln65_170 = mul i27 %sext_ln65_180, i27 828" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2988 'mul' 'mul_ln65_170' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2989 [1/1] (0.00ns)   --->   "%p_205 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_170, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2989 'partselect' 'p_205' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2990 [1/1] (2.38ns)   --->   "%mul_ln65_188 = mul i28 %sext_ln65_174, i28 268433684" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2990 'mul' 'mul_ln65_188' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2991 [1/1] (0.00ns)   --->   "%p_232 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_188, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2991 'partselect' 'p_232' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2992 [1/1] (0.00ns)   --->   "%trunc_ln66_50 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_188, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2992 'partselect' 'trunc_ln66_50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2993 [1/1] (0.00ns)   --->   "%sext_ln65_517 = sext i8 %p_252" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2993 'sext' 'sext_ln65_517' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2994 [1/1] (2.38ns)   --->   "%mul_ln65_216 = mul i28 %sext_ln65_174, i28 5272" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2994 'mul' 'mul_ln65_216' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2995 [1/1] (0.00ns)   --->   "%p_285 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_216, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2995 'partselect' 'p_285' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2996 [1/1] (0.00ns)   --->   "%trunc_ln66_61 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_216, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2996 'partselect' 'trunc_ln66_61' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2997 [1/1] (2.38ns)   --->   "%mul_ln65_234 = mul i24 %sext_ln65_178, i24 16777124" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2997 'mul' 'mul_ln65_234' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2998 [1/1] (0.00ns)   --->   "%p_312 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_234, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2998 'partselect' 'p_312' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 2999 [1/1] (2.38ns)   --->   "%mul_ln65_259 = mul i27 %sext_ln65_180, i27 1014" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2999 'mul' 'mul_ln65_259' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3000 [1/1] (0.00ns)   --->   "%p_339 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_259, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3000 'partselect' 'p_339' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3001 [1/1] (2.38ns)   --->   "%mul_ln65_285 = mul i25 %sext_ln65_177, i25 158" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3001 'mul' 'mul_ln65_285' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3002 [1/1] (0.00ns)   --->   "%p_366 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_285, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3002 'partselect' 'p_366' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3003 [1/1] (0.00ns)   --->   "%sext_ln65_658 = sext i7 %p_384" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3003 'sext' 'sext_ln65_658' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3004 [1/1] (0.00ns)   --->   "%shl_ln65_90 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_11, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3004 'bitconcatenate' 'shl_ln65_90' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln65_654 = sext i19 %shl_ln65_90" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3005 'sext' 'sext_ln65_654' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3006 [1/1] (0.00ns)   --->   "%sext_ln65_655 = sext i19 %shl_ln65_90" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3006 'sext' 'sext_ln65_655' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3007 [1/1] (0.88ns)   --->   "%add_ln65_13 = add i20 %sext_ln65_655, i20 %sext_ln65_126" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3007 'add' 'add_ln65_13' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3008 [1/1] (0.00ns)   --->   "%p_386 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln65_13, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3008 'partselect' 'p_386' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3009 [1/1] (0.00ns)   --->   "%sext_ln65_662 = sext i8 %p_386" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3009 'sext' 'sext_ln65_662' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3010 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_16, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3010 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3011 [1/1] (0.00ns)   --->   "%sext_ln65_660 = sext i18 %tmp_70" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3011 'sext' 'sext_ln65_660' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3012 [1/1] (0.87ns)   --->   "%sub_ln65_158 = sub i19 %sext_ln65_182, i19 %sext_ln65_660" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3012 'sub' 'sub_ln65_158' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3013 [1/1] (0.00ns)   --->   "%p_390 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_158, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3013 'partselect' 'p_390' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3014 [1/1] (0.00ns)   --->   "%sext_ln65_667 = sext i7 %p_390" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3014 'sext' 'sext_ln65_667' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3015 [1/1] (0.00ns)   --->   "%sext_ln66_190 = sext i9 %add_ln66_605" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3015 'sext' 'sext_ln66_190' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3016 [1/1] (0.76ns)   --->   "%add_ln66_606 = add i9 %sext_ln65_658, i9 %sext_ln65_662" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3016 'add' 'add_ln66_606' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln66_191 = sext i9 %add_ln66_606" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3017 'sext' 'sext_ln66_191' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3018 [1/1] (0.76ns)   --->   "%add_ln66_607 = add i9 %sext_ln65_517, i9 %sext_ln65_667" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3018 'add' 'add_ln66_607' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3019 [1/1] (0.00ns)   --->   "%sext_ln66_192 = sext i9 %add_ln66_607" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3019 'sext' 'sext_ln66_192' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3020 [1/1] (0.77ns)   --->   "%add_ln66_608 = add i10 %sext_ln66_192, i10 %sext_ln66_191" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3020 'add' 'add_ln66_608' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3021 [1/1] (0.00ns)   --->   "%sext_ln66_193 = sext i10 %add_ln66_608" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3021 'sext' 'sext_ln66_193' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3022 [1/1] (0.78ns)   --->   "%add_ln66_609 = add i11 %sext_ln66_193, i11 %sext_ln66_190" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3022 'add' 'add_ln66_609' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3023 [1/1] (2.38ns)   --->   "%mul_ln65_311 = mul i23 %sext_ln65_176, i23 42" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3023 'mul' 'mul_ln65_311' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3024 [1/1] (0.00ns)   --->   "%p_441 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_311, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3024 'partselect' 'p_441' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3025 [1/1] (2.38ns)   --->   "%mul_ln65_329 = mul i24 %sext_ln65_178, i24 93" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3025 'mul' 'mul_ln65_329' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3026 [1/1] (0.00ns)   --->   "%p_487 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_329, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3026 'partselect' 'p_487' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3027 [1/1] (2.38ns)   --->   "%mul_ln65_354 = mul i26 %sext_ln65_179, i26 433" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3027 'mul' 'mul_ln65_354' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3028 [1/1] (0.00ns)   --->   "%p_514 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_354, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3028 'partselect' 'p_514' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3029 [1/1] (0.00ns)   --->   "%sext_ln65_831 = sext i14 %p_537" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3029 'sext' 'sext_ln65_831' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3030 [1/1] (2.38ns)   --->   "%mul_ln65_378 = mul i26 %sext_ln65_179, i26 67108558" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3030 'mul' 'mul_ln65_378' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3031 [1/1] (0.00ns)   --->   "%p_540 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_378, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3031 'partselect' 'p_540' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3032 [1/1] (0.00ns)   --->   "%sext_ln65_833 = sext i14 %p_540" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3032 'sext' 'sext_ln65_833' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3033 [1/1] (0.83ns)   --->   "%add_ln66_784 = add i15 %sext_ln65_831, i15 %sext_ln65_833" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3033 'add' 'add_ln66_784' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3034 [1/1] (2.38ns)   --->   "%mul_ln65_401 = mul i26 %sext_ln65_179, i26 67108577" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3034 'mul' 'mul_ln65_401' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3035 [1/1] (0.00ns)   --->   "%p_567 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_401, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3035 'partselect' 'p_567' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3036 [1/1] (2.38ns)   --->   "%mul_ln65_426 = mul i28 %sext_ln65_174, i28 268426952" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3036 'mul' 'mul_ln65_426' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3037 [1/1] (0.00ns)   --->   "%p_594 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_426, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3037 'partselect' 'p_594' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3038 [1/1] (0.00ns)   --->   "%trunc_ln66_116 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_426, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3038 'partselect' 'trunc_ln66_116' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3039 [1/1] (0.87ns)   --->   "%sub_ln65_129 = sub i19 %sext_ln65_660, i19 %sext_ln65_182" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3039 'sub' 'sub_ln65_129' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3040 [1/1] (0.00ns)   --->   "%p_618 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_129, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3040 'partselect' 'p_618' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3041 [1/1] (2.38ns)   --->   "%mul_ln65_455 = mul i28 %sext_ln65_174, i28 268433257" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3041 'mul' 'mul_ln65_455' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3042 [1/1] (0.00ns)   --->   "%p_642 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_455, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3042 'partselect' 'p_642' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3043 [1/1] (0.00ns)   --->   "%trunc_ln66_135 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_455, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3043 'partselect' 'trunc_ln66_135' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3044 [1/1] (0.00ns)   --->   "%shl_ln65_124 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_11, i8 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3044 'bitconcatenate' 'shl_ln65_124' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3045 [1/1] (0.00ns)   --->   "%sext_ln65_926 = sext i24 %shl_ln65_124" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3045 'sext' 'sext_ln65_926' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_135 = sub i25 0, i25 %sext_ln65_926" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3046 'sub' 'sub_ln65_135' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3047 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%sub_ln65_136 = sub i25 %sub_ln65_135, i25 %sext_ln65_654" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3047 'sub' 'sub_ln65_136' <Predicate = (!icmp_ln50)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3048 [1/1] (0.00ns)   --->   "%p_664 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %sub_ln65_136, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3048 'partselect' 'p_664' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3049 [1/1] (2.38ns)   --->   "%mul_ln65_478 = mul i28 %sext_ln65_174, i28 3700" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3049 'mul' 'mul_ln65_478' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3050 [1/1] (0.00ns)   --->   "%p_669 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_478, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3050 'partselect' 'p_669' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3051 [1/1] (0.00ns)   --->   "%trunc_ln66_148 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_478, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3051 'partselect' 'trunc_ln66_148' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3052 [1/1] (0.00ns)   --->   "%sext_ln65_1031 = sext i21 %tmp_46" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3052 'sext' 'sext_ln65_1031' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3053 [1/1] (0.93ns)   --->   "%sub_ln65_149 = sub i25 %sext_ln65_1031, i25 %sext_ln65_926" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3053 'sub' 'sub_ln65_149' <Predicate = (!icmp_ln50)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3054 [1/1] (0.00ns)   --->   "%p_826 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %sub_ln65_149, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3054 'partselect' 'p_826' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3055 [1/1] (0.00ns)   --->   "%sext_ln65_1034 = sext i13 %p_826" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3055 'sext' 'sext_ln65_1034' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3056 [1/1] (0.00ns)   --->   "%sext_ln65_1035 = sext i8 %p_827" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3056 'sext' 'sext_ln65_1035' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 3057 [1/1] (0.82ns)   --->   "%add_ln66_1335 = add i14 %sext_ln65_1035, i14 %sext_ln65_1034" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3057 'add' 'add_ln66_1335' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 9.61>
ST_21 : Operation 3058 [1/1] (0.00ns)   --->   "%sext_ln65_159 = sext i12 %p_14" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3058 'sext' 'sext_ln65_159' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln65_173 = sext i9 %p_15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3059 'sext' 'sext_ln65_173' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3060 [1/1] (0.00ns)   --->   "%zext_ln63_51 = zext i11 %tmp_75" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3060 'zext' 'zext_ln63_51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3061 [1/1] (0.00ns)   --->   "%zext_ln63_56_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_86" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3061 'bitconcatenate' 'zext_ln63_56_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3062 [1/1] (0.00ns)   --->   "%zext_ln63_103 = zext i53 %zext_ln63_56_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3062 'zext' 'zext_ln63_103' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3063 [1/1] (1.10ns)   --->   "%sub_ln63_51 = sub i54 0, i54 %zext_ln63_103" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3063 'sub' 'sub_ln63_51' <Predicate = (!icmp_ln50 & tmp_74)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3064 [1/1] (0.40ns)   --->   "%select_ln63_68 = select i1 %tmp_74, i54 %sub_ln63_51, i54 %zext_ln63_103" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3064 'select' 'select_ln63_68' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3065 [1/1] (1.08ns)   --->   "%icmp_ln63_85 = icmp_eq  i63 %trunc_ln63_85, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3065 'icmp' 'icmp_ln63_85' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3066 [1/1] (0.80ns)   --->   "%sub_ln63_52 = sub i12 1075, i12 %zext_ln63_51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3066 'sub' 'sub_ln63_52' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3067 [1/1] (0.80ns)   --->   "%icmp_ln63_86 = icmp_sgt  i12 %sub_ln63_52, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3067 'icmp' 'icmp_ln63_86' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3068 [1/1] (0.80ns)   --->   "%add_ln63_17 = add i12 %sub_ln63_52, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3068 'add' 'add_ln63_17' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3069 [1/1] (0.80ns)   --->   "%sub_ln63_53 = sub i12 12, i12 %sub_ln63_52" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3069 'sub' 'sub_ln63_53' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3070 [1/1] (0.37ns)   --->   "%select_ln63_69 = select i1 %icmp_ln63_86, i12 %add_ln63_17, i12 %sub_ln63_53" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3070 'select' 'select_ln63_69' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3071 [1/1] (0.00ns)   --->   "%sext_ln63_34 = sext i12 %select_ln63_69" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3071 'sext' 'sext_ln63_34' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3072 [1/1] (0.80ns)   --->   "%icmp_ln63_87 = icmp_eq  i12 %sub_ln63_52, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3072 'icmp' 'icmp_ln63_87' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3073 [1/1] (0.00ns)   --->   "%trunc_ln63_87 = trunc i54 %select_ln63_68" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3073 'trunc' 'trunc_ln63_87' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3074 [1/1] (0.80ns)   --->   "%icmp_ln63_88 = icmp_ult  i12 %select_ln63_69, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3074 'icmp' 'icmp_ln63_88' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3075 [1/1] (0.00ns)   --->   "%zext_ln63_104 = zext i32 %sext_ln63_34" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3075 'zext' 'zext_ln63_104' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3076 [1/1] (1.50ns)   --->   "%ashr_ln63_17 = ashr i54 %select_ln63_68, i54 %zext_ln63_104" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3076 'ashr' 'ashr_ln63_17' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node a_17)   --->   "%trunc_ln63_88 = trunc i54 %ashr_ln63_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3077 'trunc' 'trunc_ln63_88' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node a_17)   --->   "%bitcast_ln724_44 = bitcast i32 %padded_load_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3078 'bitcast' 'bitcast_ln724_44' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node a_17)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_44, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3079 'bitselect' 'tmp_80' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node a_17)   --->   "%select_ln63_196 = select i1 %tmp_80, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3080 'select' 'select_ln63_196' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node a_17)   --->   "%select_ln63_70 = select i1 %icmp_ln63_88, i16 %trunc_ln63_88, i16 %select_ln63_196" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3081 'select' 'select_ln63_70' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3082 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_69, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3082 'partselect' 'tmp_81' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3083 [1/1] (0.76ns)   --->   "%icmp_ln63_89 = icmp_eq  i8 %tmp_81, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3083 'icmp' 'icmp_ln63_89' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3084 [1/1] (0.00ns)   --->   "%sext_ln63_34cast = trunc i32 %sext_ln63_34" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3084 'trunc' 'sext_ln63_34cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3085 [1/1] (0.90ns)   --->   "%shl_ln63_17 = shl i16 %trunc_ln63_87, i16 %sext_ln63_34cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3085 'shl' 'shl_ln63_17' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3086 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_160)   --->   "%select_ln63_71 = select i1 %icmp_ln63_89, i16 %shl_ln63_17, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3086 'select' 'select_ln63_71' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3087 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_160)   --->   "%select_ln63_159 = select i1 %icmp_ln63_85, i16 0, i16 %select_ln63_71" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3087 'select' 'select_ln63_159' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_160)   --->   "%xor_ln63_34 = xor i1 %icmp_ln63_85, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3088 'xor' 'xor_ln63_34' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_160)   --->   "%and_ln63_34 = and i1 %icmp_ln63_87, i1 %xor_ln63_34" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3089 'and' 'and_ln63_34' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3090 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_160 = select i1 %and_ln63_34, i16 %trunc_ln63_87, i16 %select_ln63_159" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3090 'select' 'select_ln63_160' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_35)   --->   "%or_ln63_17 = or i1 %icmp_ln63_85, i1 %icmp_ln63_87" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3091 'or' 'or_ln63_17' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_35)   --->   "%xor_ln63_35 = xor i1 %or_ln63_17, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3092 'xor' 'xor_ln63_35' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3093 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_35 = and i1 %icmp_ln63_86, i1 %xor_ln63_35" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3093 'and' 'and_ln63_35' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3094 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_17 = select i1 %and_ln63_35, i16 %select_ln63_70, i16 %select_ln63_160" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3094 'select' 'a_17' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3095 [1/1] (0.00ns)   --->   "%sext_ln65_186 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3095 'sext' 'sext_ln65_186' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3096 [1/1] (0.00ns)   --->   "%sext_ln65_188 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3096 'sext' 'sext_ln65_188' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3097 [1/1] (0.00ns)   --->   "%sext_ln65_190 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3097 'sext' 'sext_ln65_190' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3098 [1/1] (0.00ns)   --->   "%sext_ln65_191 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3098 'sext' 'sext_ln65_191' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3099 [1/1] (0.00ns)   --->   "%sext_ln65_192 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3099 'sext' 'sext_ln65_192' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3100 [1/1] (0.00ns)   --->   "%sext_ln65_193 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3100 'sext' 'sext_ln65_193' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3101 [1/1] (0.00ns)   --->   "%sext_ln65_194 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3101 'sext' 'sext_ln65_194' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3102 [1/1] (2.38ns)   --->   "%mul_ln65_7 = mul i23 %sext_ln65_194, i23 8388567" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3102 'mul' 'mul_ln65_7' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3103 [1/1] (0.00ns)   --->   "%p_17 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_7, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3103 'partselect' 'p_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3104 [1/1] (0.00ns)   --->   "%sext_ln65_195 = sext i11 %p_17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3104 'sext' 'sext_ln65_195' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : [1/1] (0.93ns)   --->   Input mux for Operation 3105 '%pf_19 = fpext i32 %padded_load_19'
ST_21 : Operation 3105 [1/1] (8.67ns)   --->   "%pf_19 = fpext i32 %padded_load_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3105 'fpext' 'pf_19' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 3106 [1/1] (0.00ns)   --->   "%bitcast_ln724_19 = bitcast i64 %pf_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3106 'bitcast' 'bitcast_ln724_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3107 [1/1] (0.00ns)   --->   "%trunc_ln63_95 = trunc i64 %bitcast_ln724_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3107 'trunc' 'trunc_ln63_95' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3108 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_19, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3108 'bitselect' 'tmp_86' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3109 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_19, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3109 'partselect' 'tmp_87' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3110 [1/1] (0.00ns)   --->   "%trunc_ln63_96 = trunc i64 %bitcast_ln724_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3110 'trunc' 'trunc_ln63_96' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_6 = add i13 %sext_ln65_159, i13 %sext_ln65_195" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3111 'add' 'add_ln66_6' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3112 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln66_7 = add i13 %add_ln66_6, i13 %sext_ln65_173" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3112 'add' 'add_ln66_7' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3113 [1/1] (2.38ns)   --->   "%mul_ln65_54 = mul i27 %sext_ln65_193, i27 134217134" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3113 'mul' 'mul_ln65_54' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3114 [1/1] (0.00ns)   --->   "%p_71 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_54, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3114 'partselect' 'p_71' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln65_320 = sext i15 %p_71" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3115 'sext' 'sext_ln65_320' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3116 [1/1] (0.85ns)   --->   "%add_ln66_86 = add i16 %p_68, i16 %sext_ln65_320" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3116 'add' 'add_ln66_86' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3117 [1/1] (0.84ns)   --->   "%add_ln66_87 = add i15 %trunc_ln66_14, i15 %p_71" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3117 'add' 'add_ln66_87' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3118 [1/1] (2.38ns)   --->   "%mul_ln65_80 = mul i27 %sext_ln65_193, i27 134217064" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3118 'mul' 'mul_ln65_80' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3119 [1/1] (0.00ns)   --->   "%p_98 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_80, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3119 'partselect' 'p_98' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3120 [1/1] (2.38ns)   --->   "%mul_ln65_100 = mul i24 %sext_ln65_192, i24 16777129" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3120 'mul' 'mul_ln65_100' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3121 [1/1] (0.00ns)   --->   "%p_125 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_100, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3121 'partselect' 'p_125' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3122 [1/1] (2.38ns)   --->   "%mul_ln65_125 = mul i27 %sext_ln65_193, i27 134217185" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3122 'mul' 'mul_ln65_125' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3123 [1/1] (0.00ns)   --->   "%p_152 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_125, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3123 'partselect' 'p_152' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3124 [1/1] (0.00ns)   --->   "%sext_ln65_393 = sext i15 %p_152" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3124 'sext' 'sext_ln65_393' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3125 [1/1] (0.85ns)   --->   "%add_ln66_220 = add i16 %p_149, i16 %sext_ln65_393" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3125 'add' 'add_ln66_220' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3126 [1/1] (0.84ns)   --->   "%add_ln66_221 = add i15 %trunc_ln66_35, i15 %p_152" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3126 'add' 'add_ln66_221' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3127 [1/1] (0.00ns)   --->   "%sext_ln65_418 = sext i13 %p_176" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3127 'sext' 'sext_ln65_418' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3128 [1/1] (2.38ns)   --->   "%mul_ln65_147 = mul i26 %sext_ln65_191, i26 67108472" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3128 'mul' 'mul_ln65_147' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3129 [1/1] (0.00ns)   --->   "%p_179 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_147, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3129 'partselect' 'p_179' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln65_420 = sext i14 %p_179" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3130 'sext' 'sext_ln65_420' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3131 [1/1] (0.83ns)   --->   "%add_ln66_271 = add i15 %sext_ln65_418, i15 %sext_ln65_420" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3131 'add' 'add_ln66_271' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3132 [1/1] (2.38ns)   --->   "%mul_ln65_171 = mul i26 %sext_ln65_191, i26 284" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3132 'mul' 'mul_ln65_171' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3133 [1/1] (0.00ns)   --->   "%p_206 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_171, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3133 'partselect' 'p_206' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3134 [1/1] (2.38ns)   --->   "%mul_ln65_189 = mul i27 %sext_ln65_193, i27 134217083" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3134 'mul' 'mul_ln65_189' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3135 [1/1] (0.00ns)   --->   "%p_233 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_189, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3135 'partselect' 'p_233' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3136 [1/1] (2.38ns)   --->   "%mul_ln65_217 = mul i28 %sext_ln65_186, i28 268429838" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3136 'mul' 'mul_ln65_217' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3137 [1/1] (0.00ns)   --->   "%p_286 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_217, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3137 'partselect' 'p_286' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3138 [1/1] (0.00ns)   --->   "%trunc_ln66_57 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_217, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3138 'partselect' 'trunc_ln66_57' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3139 [1/1] (0.85ns)   --->   "%add_ln66_426 = add i16 %p_283, i16 %p_286" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3139 'add' 'add_ln66_426' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3140 [1/1] (0.84ns)   --->   "%add_ln66_427 = add i15 %trunc_ln66_58, i15 %trunc_ln66_57" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3140 'add' 'add_ln66_427' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3141 [1/1] (0.00ns)   --->   "%shl_ln65_75 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_14, i6 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3141 'bitconcatenate' 'shl_ln65_75' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3142 [1/1] (0.00ns)   --->   "%sext_ln65_572 = sext i22 %shl_ln65_75" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3142 'sext' 'sext_ln65_572' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3143 [1/1] (0.00ns)   --->   "%shl_ln65_76 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_14, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3143 'bitconcatenate' 'shl_ln65_76' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3144 [1/1] (0.00ns)   --->   "%sext_ln65_573 = sext i17 %shl_ln65_76" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3144 'sext' 'sext_ln65_573' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3145 [1/1] (0.91ns)   --->   "%sub_ln65_65 = sub i23 %sext_ln65_572, i23 %sext_ln65_573" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3145 'sub' 'sub_ln65_65' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3146 [1/1] (0.00ns)   --->   "%p_310 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln65_65, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3146 'partselect' 'p_310' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3147 [1/1] (0.00ns)   --->   "%sext_ln65_579 = sext i11 %p_310" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3147 'sext' 'sext_ln65_579' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3148 [1/1] (0.00ns)   --->   "%sext_ln65_580 = sext i10 %p_311" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3148 'sext' 'sext_ln65_580' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3149 [1/1] (2.38ns)   --->   "%mul_ln65_235 = mul i23 %sext_ln65_194, i23 8388554" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3149 'mul' 'mul_ln65_235' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3150 [1/1] (0.00ns)   --->   "%p_313 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_235, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3150 'partselect' 'p_313' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3151 [1/1] (0.00ns)   --->   "%sext_ln65_582 = sext i11 %p_313" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3151 'sext' 'sext_ln65_582' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3152 [1/1] (0.79ns)   --->   "%add_ln66_477 = add i12 %sext_ln65_579, i12 %sext_ln65_582" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3152 'add' 'add_ln66_477' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3153 [1/1] (0.00ns)   --->   "%sext_ln66_138 = sext i12 %add_ln66_477" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3153 'sext' 'sext_ln66_138' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3154 [1/1] (0.80ns)   --->   "%add_ln66_478 = add i13 %sext_ln66_138, i13 %sext_ln65_580" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3154 'add' 'add_ln66_478' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3155 [1/1] (2.38ns)   --->   "%mul_ln65_260 = mul i25 %sext_ln65_190, i25 154" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3155 'mul' 'mul_ln65_260' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3156 [1/1] (0.00ns)   --->   "%p_340 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_260, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3156 'partselect' 'p_340' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3157 [1/1] (0.00ns)   --->   "%sext_ln65_628 = sext i14 %p_364" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3157 'sext' 'sext_ln65_628' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3158 [1/1] (0.00ns)   --->   "%sext_ln65_629 = sext i13 %p_365" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3158 'sext' 'sext_ln65_629' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3159 [1/1] (2.38ns)   --->   "%mul_ln65_286 = mul i25 %sext_ln65_190, i25 33554266" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3159 'mul' 'mul_ln65_286' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3160 [1/1] (0.00ns)   --->   "%p_367 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_286, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3160 'partselect' 'p_367' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3161 [1/1] (0.00ns)   --->   "%sext_ln65_631 = sext i13 %p_367" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3161 'sext' 'sext_ln65_631' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_557 = add i15 %sext_ln65_628, i15 %sext_ln65_631" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3162 'add' 'add_ln66_557' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3163 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_558 = add i15 %add_ln66_557, i15 %sext_ln65_629" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3163 'add' 'add_ln66_558' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3164 [1/1] (2.38ns)   --->   "%mul_ln65_312 = mul i22 %sext_ln65_188, i22 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3164 'mul' 'mul_ln65_312' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3165 [1/1] (0.00ns)   --->   "%p_442 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_312, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3165 'partselect' 'p_442' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3166 [1/1] (0.00ns)   --->   "%sext_ln65_790 = sext i11 %p_485" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3166 'sext' 'sext_ln65_790' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3167 [1/1] (0.00ns)   --->   "%sext_ln65_791 = sext i12 %p_486" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3167 'sext' 'sext_ln65_791' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3168 [1/1] (0.00ns)   --->   "%shl_ln65_110 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_17, i6 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3168 'bitconcatenate' 'shl_ln65_110' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3169 [1/1] (0.00ns)   --->   "%sext_ln65_789 = sext i22 %shl_ln65_110" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3169 'sext' 'sext_ln65_789' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3170 [1/1] (0.91ns)   --->   "%sub_ln65_116 = sub i23 %sext_ln65_789, i23 %sext_ln65_194" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3170 'sub' 'sub_ln65_116' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3171 [1/1] (0.00ns)   --->   "%p_488 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln65_116, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3171 'partselect' 'p_488' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3172 [1/1] (0.00ns)   --->   "%sext_ln65_793 = sext i11 %p_488" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3172 'sext' 'sext_ln65_793' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3173 [1/1] (0.79ns)   --->   "%add_ln66_702 = add i12 %sext_ln65_790, i12 %sext_ln65_793" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3173 'add' 'add_ln66_702' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3174 [1/1] (0.00ns)   --->   "%sext_ln66_260 = sext i12 %add_ln66_702" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3174 'sext' 'sext_ln66_260' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3175 [1/1] (0.80ns)   --->   "%add_ln66_703 = add i13 %sext_ln66_260, i13 %sext_ln65_791" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3175 'add' 'add_ln66_703' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3176 [1/1] (2.38ns)   --->   "%mul_ln65_355 = mul i28 %sext_ln65_186, i28 3125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3176 'mul' 'mul_ln65_355' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3177 [1/1] (0.00ns)   --->   "%p_515 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_355, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3177 'partselect' 'p_515' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3178 [1/1] (0.00ns)   --->   "%trunc_ln66_88 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_355, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3178 'partselect' 'trunc_ln66_88' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3179 [1/1] (0.85ns)   --->   "%add_ln66_738 = add i16 %p_512, i16 %p_515" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3179 'add' 'add_ln66_738' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3180 [1/1] (0.84ns)   --->   "%add_ln66_739 = add i15 %trunc_ln66_89, i15 %trunc_ln66_88" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3180 'add' 'add_ln66_739' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3181 [1/1] (2.38ns)   --->   "%mul_ln65_402 = mul i24 %sext_ln65_192, i24 99" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3181 'mul' 'mul_ln65_402' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3182 [1/1] (0.00ns)   --->   "%p_568 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_402, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3182 'partselect' 'p_568' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3183 [1/1] (2.38ns)   --->   "%mul_ln65_427 = mul i28 %sext_ln65_186, i28 6552" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3183 'mul' 'mul_ln65_427' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3184 [1/1] (0.00ns)   --->   "%p_595 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_427, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3184 'partselect' 'p_595' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3185 [1/1] (0.00ns)   --->   "%trunc_ln66_112 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_427, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3185 'partselect' 'trunc_ln66_112' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3186 [1/1] (0.85ns)   --->   "%add_ln66_888 = add i16 %p_592, i16 %p_595" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3186 'add' 'add_ln66_888' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3187 [1/1] (0.84ns)   --->   "%add_ln66_889 = add i15 %trunc_ln66_113, i15 %trunc_ln66_112" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3187 'add' 'add_ln66_889' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3188 [1/1] (0.00ns)   --->   "%sext_ln65_905 = sext i15 %p_640" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3188 'sext' 'sext_ln65_905' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3189 [1/1] (2.38ns)   --->   "%mul_ln65_456 = mul i28 %sext_ln65_186, i28 268433309" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3189 'mul' 'mul_ln65_456' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3190 [1/1] (0.00ns)   --->   "%p_643 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_456, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3190 'partselect' 'p_643' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3191 [1/1] (0.00ns)   --->   "%trunc_ln66_134 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_456, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3191 'partselect' 'trunc_ln66_134' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3192 [1/1] (0.85ns)   --->   "%add_ln66_965 = add i16 %sext_ln65_905, i16 %p_643" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3192 'add' 'add_ln66_965' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3193 [1/1] (0.84ns)   --->   "%add_ln66_966 = add i15 %p_640, i15 %trunc_ln66_134" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3193 'add' 'add_ln66_966' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln65_930 = sext i15 %p_667" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3194 'sext' 'sext_ln65_930' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3195 [1/1] (2.38ns)   --->   "%mul_ln65_479 = mul i28 %sext_ln65_186, i28 1065" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3195 'mul' 'mul_ln65_479' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3196 [1/1] (0.00ns)   --->   "%p_670 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_479, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3196 'partselect' 'p_670' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3197 [1/1] (0.00ns)   --->   "%trunc_ln66_146 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_479, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3197 'partselect' 'trunc_ln66_146' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3198 [1/1] (0.85ns)   --->   "%add_ln66_1016 = add i16 %sext_ln65_930, i16 %p_670" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3198 'add' 'add_ln66_1016' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3199 [1/1] (0.84ns)   --->   "%add_ln66_1017 = add i15 %p_667, i15 %trunc_ln66_146" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3199 'add' 'add_ln66_1017' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3200 [1/1] (2.38ns)   --->   "%mul_ln65_500 = mul i27 %sext_ln65_133, i27 134217042" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3200 'mul' 'mul_ln65_500' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3201 [1/1] (0.00ns)   --->   "%p_692 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_500, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3201 'partselect' 'p_692' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3202 [1/1] (2.38ns)   --->   "%mul_ln65_501 = mul i28 %sext_ln65_148, i28 268433867" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3202 'mul' 'mul_ln65_501' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3203 [1/1] (0.00ns)   --->   "%p_693 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_501, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3203 'partselect' 'p_693' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3204 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_14, i7 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3204 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3205 [1/1] (0.00ns)   --->   "%sext_ln65_948 = sext i23 %tmp_78" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3205 'sext' 'sext_ln65_948' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3206 [1/1] (0.92ns)   --->   "%sub_ln65_166 = sub i24 %sext_ln65_158, i24 %sext_ln65_948" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3206 'sub' 'sub_ln65_166' <Predicate = (!icmp_ln50)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3207 [1/1] (0.00ns)   --->   "%p_694 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln65_166, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3207 'partselect' 'p_694' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_21 : Operation 3208 [1/1] (0.00ns)   --->   "%trunc_ln66_151 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_501, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3208 'partselect' 'trunc_ln66_151' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 9.61>
ST_22 : Operation 3209 [1/1] (0.00ns)   --->   "%sext_ln65_175 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3209 'sext' 'sext_ln65_175' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3210 [1/1] (0.00ns)   --->   "%sext_ln65_189 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3210 'sext' 'sext_ln65_189' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3211 [1/1] (0.00ns)   --->   "%sext_ln65_196 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3211 'sext' 'sext_ln65_196' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3212 [1/1] (0.00ns)   --->   "%zext_ln63_57 = zext i11 %tmp_87" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3212 'zext' 'zext_ln63_57' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3213 [1/1] (0.00ns)   --->   "%zext_ln63_62_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_96" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3213 'bitconcatenate' 'zext_ln63_62_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3214 [1/1] (0.00ns)   --->   "%zext_ln63_107 = zext i53 %zext_ln63_62_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3214 'zext' 'zext_ln63_107' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3215 [1/1] (1.10ns)   --->   "%sub_ln63_57 = sub i54 0, i54 %zext_ln63_107" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3215 'sub' 'sub_ln63_57' <Predicate = (!icmp_ln50 & tmp_86)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3216 [1/1] (0.40ns)   --->   "%select_ln63_76 = select i1 %tmp_86, i54 %sub_ln63_57, i54 %zext_ln63_107" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3216 'select' 'select_ln63_76' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3217 [1/1] (1.08ns)   --->   "%icmp_ln63_95 = icmp_eq  i63 %trunc_ln63_95, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3217 'icmp' 'icmp_ln63_95' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3218 [1/1] (0.80ns)   --->   "%sub_ln63_58 = sub i12 1075, i12 %zext_ln63_57" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3218 'sub' 'sub_ln63_58' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3219 [1/1] (0.80ns)   --->   "%icmp_ln63_96 = icmp_sgt  i12 %sub_ln63_58, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3219 'icmp' 'icmp_ln63_96' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3220 [1/1] (0.80ns)   --->   "%add_ln63_19 = add i12 %sub_ln63_58, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3220 'add' 'add_ln63_19' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3221 [1/1] (0.80ns)   --->   "%sub_ln63_59 = sub i12 12, i12 %sub_ln63_58" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3221 'sub' 'sub_ln63_59' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3222 [1/1] (0.37ns)   --->   "%select_ln63_77 = select i1 %icmp_ln63_96, i12 %add_ln63_19, i12 %sub_ln63_59" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3222 'select' 'select_ln63_77' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3223 [1/1] (0.00ns)   --->   "%sext_ln63_38 = sext i12 %select_ln63_77" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3223 'sext' 'sext_ln63_38' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3224 [1/1] (0.80ns)   --->   "%icmp_ln63_97 = icmp_eq  i12 %sub_ln63_58, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3224 'icmp' 'icmp_ln63_97' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3225 [1/1] (0.00ns)   --->   "%trunc_ln63_97 = trunc i54 %select_ln63_76" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3225 'trunc' 'trunc_ln63_97' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3226 [1/1] (0.80ns)   --->   "%icmp_ln63_98 = icmp_ult  i12 %select_ln63_77, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3226 'icmp' 'icmp_ln63_98' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3227 [1/1] (0.00ns)   --->   "%zext_ln63_108 = zext i32 %sext_ln63_38" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3227 'zext' 'zext_ln63_108' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3228 [1/1] (1.50ns)   --->   "%ashr_ln63_19 = ashr i54 %select_ln63_76, i54 %zext_ln63_108" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3228 'ashr' 'ashr_ln63_19' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node a_19)   --->   "%trunc_ln63_98 = trunc i54 %ashr_ln63_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3229 'trunc' 'trunc_ln63_98' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node a_19)   --->   "%bitcast_ln724_46 = bitcast i32 %padded_load_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3230 'bitcast' 'bitcast_ln724_46' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node a_19)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_46, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3231 'bitselect' 'tmp_88' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node a_19)   --->   "%select_ln63_200 = select i1 %tmp_88, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3232 'select' 'select_ln63_200' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node a_19)   --->   "%select_ln63_78 = select i1 %icmp_ln63_98, i16 %trunc_ln63_98, i16 %select_ln63_200" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3233 'select' 'select_ln63_78' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3234 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_77, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3234 'partselect' 'tmp_89' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3235 [1/1] (0.76ns)   --->   "%icmp_ln63_99 = icmp_eq  i8 %tmp_89, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3235 'icmp' 'icmp_ln63_99' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3236 [1/1] (0.00ns)   --->   "%sext_ln63_38cast = trunc i32 %sext_ln63_38" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3236 'trunc' 'sext_ln63_38cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3237 [1/1] (0.90ns)   --->   "%shl_ln63_19 = shl i16 %trunc_ln63_97, i16 %sext_ln63_38cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3237 'shl' 'shl_ln63_19' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_166)   --->   "%select_ln63_79 = select i1 %icmp_ln63_99, i16 %shl_ln63_19, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3238 'select' 'select_ln63_79' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_166)   --->   "%select_ln63_165 = select i1 %icmp_ln63_95, i16 0, i16 %select_ln63_79" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3239 'select' 'select_ln63_165' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_166)   --->   "%xor_ln63_38 = xor i1 %icmp_ln63_95, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3240 'xor' 'xor_ln63_38' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_166)   --->   "%and_ln63_38 = and i1 %icmp_ln63_97, i1 %xor_ln63_38" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3241 'and' 'and_ln63_38' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3242 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_166 = select i1 %and_ln63_38, i16 %trunc_ln63_97, i16 %select_ln63_165" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3242 'select' 'select_ln63_166' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_39)   --->   "%or_ln63_19 = or i1 %icmp_ln63_95, i1 %icmp_ln63_97" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3243 'or' 'or_ln63_19' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_39)   --->   "%xor_ln63_39 = xor i1 %or_ln63_19, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3244 'xor' 'xor_ln63_39' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3245 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_39 = and i1 %icmp_ln63_96, i1 %xor_ln63_39" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3245 'and' 'and_ln63_39' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3246 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_19 = select i1 %and_ln63_39, i16 %select_ln63_78, i16 %select_ln63_166" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3246 'select' 'a_19' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3247 [1/1] (0.00ns)   --->   "%sext_ln65_204 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3247 'sext' 'sext_ln65_204' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3248 [1/1] (0.00ns)   --->   "%sext_ln65_205 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3248 'sext' 'sext_ln65_205' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3249 [1/1] (0.00ns)   --->   "%sext_ln65_206 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3249 'sext' 'sext_ln65_206' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3250 [1/1] (0.00ns)   --->   "%sext_ln65_207 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3250 'sext' 'sext_ln65_207' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3251 [1/1] (0.00ns)   --->   "%sext_ln65_208 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3251 'sext' 'sext_ln65_208' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3252 [1/1] (0.00ns)   --->   "%sext_ln65_209 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3252 'sext' 'sext_ln65_209' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3253 [1/1] (0.00ns)   --->   "%sext_ln65_211 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3253 'sext' 'sext_ln65_211' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : [1/1] (0.93ns)   --->   Input mux for Operation 3254 '%pf_20 = fpext i32 %padded_load_20'
ST_22 : Operation 3254 [1/1] (8.67ns)   --->   "%pf_20 = fpext i32 %padded_load_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3254 'fpext' 'pf_20' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 3255 [1/1] (0.00ns)   --->   "%bitcast_ln724_20 = bitcast i64 %pf_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3255 'bitcast' 'bitcast_ln724_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3256 [1/1] (0.00ns)   --->   "%trunc_ln63_100 = trunc i64 %bitcast_ln724_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3256 'trunc' 'trunc_ln63_100' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3257 [1/1] (0.00ns)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_20, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3257 'bitselect' 'tmp_90' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3258 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_20, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3258 'partselect' 'tmp_91' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3259 [1/1] (0.00ns)   --->   "%trunc_ln63_101 = trunc i64 %bitcast_ln724_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3259 'trunc' 'trunc_ln63_101' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3260 [1/1] (0.00ns)   --->   "%sext_ln65_296 = sext i14 %p_42" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3260 'sext' 'sext_ln65_296' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3261 [1/1] (0.00ns)   --->   "%sext_ln65_297 = sext i15 %p_43" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3261 'sext' 'sext_ln65_297' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3262 [1/1] (0.00ns)   --->   "%shl_ln65_20 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_17, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3262 'bitconcatenate' 'shl_ln65_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3263 [1/1] (0.00ns)   --->   "%sext_ln65_300 = sext i20 %shl_ln65_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3263 'sext' 'sext_ln65_300' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3264 [1/1] (0.00ns)   --->   "%shl_ln65_21 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_17, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3264 'bitconcatenate' 'shl_ln65_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3265 [1/1] (0.00ns)   --->   "%sext_ln65_301 = sext i18 %shl_ln65_21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3265 'sext' 'sext_ln65_301' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3266 [1/1] (0.00ns)   --->   "%sext_ln65_302 = sext i18 %shl_ln65_21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3266 'sext' 'sext_ln65_302' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3267 [1/1] (0.89ns)   --->   "%sub_ln65_22 = sub i21 %sext_ln65_302, i21 %sext_ln65_300" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3267 'sub' 'sub_ln65_22' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3268 [1/1] (0.00ns)   --->   "%p_44 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_22, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3268 'partselect' 'p_44' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln65_303 = sext i9 %p_44" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3269 'sext' 'sext_ln65_303' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3270 [1/1] (2.38ns)   --->   "%mul_ln65_31 = mul i28 %sext_ln65_204, i28 268432757" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3270 'mul' 'mul_ln65_31' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3271 [1/1] (0.00ns)   --->   "%p_46 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_31, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3271 'partselect' 'p_46' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln66_23 = sext i9 %p_44" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3272 'sext' 'sext_ln66_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3273 [1/1] (0.85ns)   --->   "%add_ln66_38 = add i16 %p_41, i16 %sext_ln65_303" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3273 'add' 'add_ln66_38' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3274 [1/1] (0.00ns)   --->   "%sext_ln66_24 = sext i14 %p_42" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3274 'sext' 'sext_ln66_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3275 [1/1] (0.84ns)   --->   "%add_ln66_39 = add i15 %trunc_ln66_4, i15 %sext_ln66_23" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3275 'add' 'add_ln66_39' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_40 = add i16 %add_ln66_38, i16 %sext_ln65_296" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3276 'add' 'add_ln66_40' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3277 [1/1] (0.00ns)   --->   "%trunc_ln66_5 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_31, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3277 'partselect' 'trunc_ln66_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_41 = add i16 %sext_ln65_297, i16 %p_46" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3278 'add' 'add_ln66_41' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_43 = add i15 %p_43, i15 %trunc_ln66_5" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3279 'add' 'add_ln66_43' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3280 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_45 = add i16 %add_ln66_42, i16 %add_ln66_41" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3280 'add' 'add_ln66_45' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_46 = add i15 %add_ln66_39, i15 %sext_ln66_24" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3281 'add' 'add_ln66_46' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3282 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_47 = add i15 %add_ln66_44, i15 %add_ln66_43" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3282 'add' 'add_ln66_47' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3283 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_48 = add i16 %add_ln66_45, i16 %add_ln66_40" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3283 'add' 'add_ln66_48' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3284 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_50 = add i15 %add_ln66_47, i15 %add_ln66_46" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3284 'add' 'add_ln66_50' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3285 [1/1] (2.38ns)   --->   "%mul_ln65_56 = mul i28 %sext_ln65_204, i28 268431747" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3285 'mul' 'mul_ln65_56' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3286 [1/1] (0.00ns)   --->   "%p_73 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_56, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3286 'partselect' 'p_73' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_88 = add i16 %add_ln66_86, i16 %p_69" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3287 'add' 'add_ln66_88' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3288 [1/1] (0.00ns)   --->   "%trunc_ln66_16 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_56, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3288 'partselect' 'trunc_ln66_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_89 = add i16 %p_70, i16 %p_73" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3289 'add' 'add_ln66_89' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_91 = add i15 %trunc_ln66_17, i15 %trunc_ln66_16" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3290 'add' 'add_ln66_91' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3291 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_93 = add i16 %add_ln66_90, i16 %add_ln66_89" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3291 'add' 'add_ln66_93' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_94 = add i15 %add_ln66_87, i15 %trunc_ln66_15" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3292 'add' 'add_ln66_94' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3293 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_95 = add i15 %add_ln66_92, i15 %add_ln66_91" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3293 'add' 'add_ln66_95' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3294 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_96 = add i16 %add_ln66_93, i16 %add_ln66_88" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3294 'add' 'add_ln66_96' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3295 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_98 = add i15 %add_ln66_95, i15 %add_ln66_94" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3295 'add' 'add_ln66_98' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3296 [1/1] (0.00ns)   --->   "%sext_ln65_336 = sext i15 %p_95" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3296 'sext' 'sext_ln65_336' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3297 [1/1] (0.00ns)   --->   "%sext_ln65_337 = sext i15 %p_98" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3297 'sext' 'sext_ln65_337' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3298 [1/1] (2.38ns)   --->   "%mul_ln65_82 = mul i26 %sext_ln65_209, i26 468" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3298 'mul' 'mul_ln65_82' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3299 [1/1] (0.00ns)   --->   "%p_100 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_82, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3299 'partselect' 'p_100' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3300 [1/1] (0.00ns)   --->   "%sext_ln65_339 = sext i14 %p_100" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3300 'sext' 'sext_ln65_339' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3301 [1/1] (0.84ns)   --->   "%add_ln66_137 = add i16 %sext_ln65_336, i16 %sext_ln65_337" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3301 'add' 'add_ln66_137' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3302 [1/1] (0.84ns)   --->   "%add_ln66_138 = add i15 %p_95, i15 %p_98" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3302 'add' 'add_ln66_138' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_139 = add i16 %add_ln66_137, i16 %p_96" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3303 'add' 'add_ln66_139' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3304 [1/1] (0.00ns)   --->   "%sext_ln66_39 = sext i14 %p_100" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3304 'sext' 'sext_ln66_39' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_140 = add i16 %p_97, i16 %sext_ln65_339" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3305 'add' 'add_ln66_140' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3306 [1/1] (0.00ns)   --->   "%sext_ln66_40 = sext i14 %add_ln66_141" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3306 'sext' 'sext_ln66_40' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_142 = add i15 %trunc_ln66_28, i15 %sext_ln66_39" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3307 'add' 'add_ln66_142' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3308 [1/1] (0.00ns)   --->   "%sext_ln66_41 = sext i14 %add_ln66_141" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3308 'sext' 'sext_ln66_41' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3309 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_143 = add i16 %sext_ln66_40, i16 %add_ln66_140" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3309 'add' 'add_ln66_143' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_144 = add i15 %add_ln66_138, i15 %trunc_ln66_27" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3310 'add' 'add_ln66_144' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3311 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_145 = add i15 %sext_ln66_41, i15 %add_ln66_142" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3311 'add' 'add_ln66_145' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3312 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_146 = add i16 %add_ln66_143, i16 %add_ln66_139" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3312 'add' 'add_ln66_146' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3313 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_148 = add i15 %add_ln66_145, i15 %add_ln66_144" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3313 'add' 'add_ln66_148' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3314 [1/1] (2.38ns)   --->   "%mul_ln65_102 = mul i26 %sext_ln65_209, i26 329" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3314 'mul' 'mul_ln65_102' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3315 [1/1] (0.00ns)   --->   "%p_127 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_102, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3315 'partselect' 'p_127' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3316 [1/1] (0.00ns)   --->   "%sext_ln65_379 = sext i15 %p_135" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3316 'sext' 'sext_ln65_379' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3317 [1/1] (0.00ns)   --->   "%sext_ln65_392 = sext i15 %p_151" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3317 'sext' 'sext_ln65_392' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3318 [1/1] (0.00ns)   --->   "%sext_ln65_394 = sext i15 %p_153" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3318 'sext' 'sext_ln65_394' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3319 [1/1] (2.38ns)   --->   "%mul_ln65_127 = mul i24 %sext_ln65_208, i24 16777115" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3319 'mul' 'mul_ln65_127' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3320 [1/1] (0.00ns)   --->   "%p_154 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_127, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3320 'partselect' 'p_154' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3321 [1/1] (0.00ns)   --->   "%sext_ln65_395 = sext i12 %p_154" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3321 'sext' 'sext_ln65_395' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_222 = add i16 %add_ln66_220, i16 %p_150" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3322 'add' 'add_ln66_222' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3323 [1/1] (0.00ns)   --->   "%sext_ln66_63 = sext i12 %p_154" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3323 'sext' 'sext_ln66_63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_223 = add i16 %sext_ln65_392, i16 %sext_ln65_395" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3324 'add' 'add_ln66_223' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3325 [1/1] (0.84ns)   --->   "%add_ln66_224 = add i16 %sext_ln65_394, i16 %sext_ln65_379" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3325 'add' 'add_ln66_224' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_225 = add i15 %p_151, i15 %sext_ln66_63" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3326 'add' 'add_ln66_225' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3327 [1/1] (0.84ns)   --->   "%add_ln66_226 = add i15 %p_153, i15 %p_135" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3327 'add' 'add_ln66_226' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3328 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_227 = add i16 %add_ln66_224, i16 %add_ln66_223" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3328 'add' 'add_ln66_227' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_228 = add i15 %add_ln66_221, i15 %trunc_ln66_36" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3329 'add' 'add_ln66_228' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3330 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_229 = add i15 %add_ln66_226, i15 %add_ln66_225" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3330 'add' 'add_ln66_229' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3331 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_230 = add i16 %add_ln66_227, i16 %add_ln66_222" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3331 'add' 'add_ln66_230' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3332 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_232 = add i15 %add_ln66_229, i15 %add_ln66_228" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3332 'add' 'add_ln66_232' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3333 [1/1] (0.00ns)   --->   "%sext_ln65_419 = sext i15 %p_177" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3333 'sext' 'sext_ln65_419' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3334 [1/1] (2.38ns)   --->   "%mul_ln65_149 = mul i27 %sext_ln65_207, i27 749" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3334 'mul' 'mul_ln65_149' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3335 [1/1] (0.00ns)   --->   "%p_181 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_149, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3335 'partselect' 'p_181' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3336 [1/1] (0.00ns)   --->   "%sext_ln65_422 = sext i15 %p_181" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3336 'sext' 'sext_ln65_422' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3337 [1/1] (0.00ns)   --->   "%sext_ln66_73 = sext i15 %add_ln66_271" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3337 'sext' 'sext_ln66_73' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_272 = add i16 %sext_ln66_73, i16 %sext_ln65_419" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3338 'add' 'add_ln66_272' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_273 = add i16 %p_178, i16 %sext_ln65_422" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3339 'add' 'add_ln66_273' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3340 [1/1] (0.00ns)   --->   "%sext_ln66_74 = sext i15 %add_ln66_274" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3340 'sext' 'sext_ln66_74' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_275 = add i15 %trunc_ln66_41, i15 %p_181" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3341 'add' 'add_ln66_275' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3342 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_276 = add i16 %sext_ln66_74, i16 %add_ln66_273" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3342 'add' 'add_ln66_276' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_277 = add i15 %add_ln66_271, i15 %p_177" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3343 'add' 'add_ln66_277' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3344 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_278 = add i15 %add_ln66_274, i15 %add_ln66_275" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3344 'add' 'add_ln66_278' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3345 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_279 = add i16 %add_ln66_276, i16 %add_ln66_272" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3345 'add' 'add_ln66_279' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3346 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_281 = add i15 %add_ln66_278, i15 %add_ln66_277" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3346 'add' 'add_ln66_281' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3347 [1/1] (0.00ns)   --->   "%sext_ln65_453 = sext i14 %p_206" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3347 'sext' 'sext_ln65_453' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3348 [1/1] (0.00ns)   --->   "%shl_ln65_40 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_18, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3348 'bitconcatenate' 'shl_ln65_40' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln65_448 = sext i20 %shl_ln65_40" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3349 'sext' 'sext_ln65_448' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3350 [1/1] (0.89ns)   --->   "%sub_ln65_41 = sub i21 0, i21 %sext_ln65_448" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3350 'sub' 'sub_ln65_41' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3351 [1/1] (0.00ns)   --->   "%p_207 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_41, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3351 'partselect' 'p_207' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln65_454 = sext i9 %p_207" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3352 'sext' 'sext_ln65_454' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3353 [1/1] (0.83ns)   --->   "%add_ln66_315 = add i15 %sext_ln65_454, i15 %sext_ln65_453" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3353 'add' 'add_ln66_315' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3354 [1/1] (0.00ns)   --->   "%sext_ln65_465 = sext i12 %p_216" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3354 'sext' 'sext_ln65_465' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3355 [1/1] (0.00ns)   --->   "%sext_ln65_484 = sext i15 %p_230" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3355 'sext' 'sext_ln65_484' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3356 [1/1] (0.00ns)   --->   "%sext_ln65_488 = sext i15 %p_231" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3356 'sext' 'sext_ln65_488' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln65_489 = sext i15 %p_233" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3357 'sext' 'sext_ln65_489' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3358 [1/1] (0.00ns)   --->   "%shl_ln65_51 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_18, i6 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3358 'bitconcatenate' 'shl_ln65_51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln65_485 = sext i22 %shl_ln65_51" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3359 'sext' 'sext_ln65_485' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3360 [1/1] (0.00ns)   --->   "%shl_ln65_52 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_18, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3360 'bitconcatenate' 'shl_ln65_52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln65_486 = sext i19 %shl_ln65_52" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3361 'sext' 'sext_ln65_486' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3362 [1/1] (0.00ns)   --->   "%sext_ln65_487 = sext i19 %shl_ln65_52" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3362 'sext' 'sext_ln65_487' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3363 [1/1] (0.91ns)   --->   "%sub_ln65_49 = sub i23 %sext_ln65_485, i23 %sext_ln65_487" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3363 'sub' 'sub_ln65_49' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3364 [1/1] (0.00ns)   --->   "%p_234 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln65_49, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3364 'partselect' 'p_234' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3365 [1/1] (0.00ns)   --->   "%sext_ln65_490 = sext i11 %p_234" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3365 'sext' 'sext_ln65_490' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3366 [1/1] (2.38ns)   --->   "%mul_ln65_190 = mul i22 %sext_ln65_206, i22 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3366 'mul' 'mul_ln65_190' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3367 [1/1] (0.00ns)   --->   "%p_235 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_190, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3367 'partselect' 'p_235' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3368 [1/1] (0.00ns)   --->   "%sext_ln65_491 = sext i10 %p_235" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3368 'sext' 'sext_ln65_491' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3369 [1/1] (0.84ns)   --->   "%add_ln66_355 = add i16 %sext_ln65_484, i16 %sext_ln65_489" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3369 'add' 'add_ln66_355' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3370 [1/1] (0.84ns)   --->   "%add_ln66_356 = add i15 %p_230, i15 %p_233" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3370 'add' 'add_ln66_356' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_357 = add i16 %add_ln66_355, i16 %sext_ln65_488" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3371 'add' 'add_ln66_357' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3372 [1/1] (0.00ns)   --->   "%sext_ln66_102 = sext i10 %p_235" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3372 'sext' 'sext_ln66_102' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_358 = add i16 %p_232, i16 %sext_ln65_491" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3373 'add' 'add_ln66_358' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3374 [1/1] (0.80ns)   --->   "%add_ln66_359 = add i13 %sext_ln65_490, i13 %sext_ln65_465" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3374 'add' 'add_ln66_359' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3375 [1/1] (0.00ns)   --->   "%sext_ln66_103 = sext i13 %add_ln66_359" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3375 'sext' 'sext_ln66_103' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_360 = add i15 %trunc_ln66_50, i15 %sext_ln66_102" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3376 'add' 'add_ln66_360' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3377 [1/1] (0.00ns)   --->   "%sext_ln66_104 = sext i13 %add_ln66_359" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3377 'sext' 'sext_ln66_104' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3378 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_361 = add i16 %sext_ln66_103, i16 %add_ln66_358" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3378 'add' 'add_ln66_361' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_362 = add i15 %add_ln66_356, i15 %p_231" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3379 'add' 'add_ln66_362' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3380 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_363 = add i15 %sext_ln66_104, i15 %add_ln66_360" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3380 'add' 'add_ln66_363' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3381 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_364 = add i16 %add_ln66_361, i16 %add_ln66_357" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3381 'add' 'add_ln66_364' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3382 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_366 = add i15 %add_ln66_363, i15 %add_ln66_362" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3382 'add' 'add_ln66_366' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln65_497 = sext i7 %p_246" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3383 'sext' 'sext_ln65_497' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3384 [1/1] (0.00ns)   --->   "%sext_ln65_506 = sext i6 %p_251" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3384 'sext' 'sext_ln65_506' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3385 [1/1] (0.89ns)   --->   "%add_ln65_4 = add i21 %sext_ln65_300, i21 %sext_ln65_302" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3385 'add' 'add_ln65_4' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3386 [1/1] (0.00ns)   --->   "%p_259 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln65_4, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3386 'partselect' 'p_259' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3387 [1/1] (0.00ns)   --->   "%p_261 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a_19, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3387 'partselect' 'p_261' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3388 [1/1] (0.00ns)   --->   "%sext_ln65_527 = sext i6 %p_261" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3388 'sext' 'sext_ln65_527' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3389 [1/1] (0.78ns)   --->   "%add_ln66_407 = add i7 %sext_ln65_527, i7 %sext_ln65_506" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3389 'add' 'add_ln66_407' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3390 [1/1] (0.00ns)   --->   "%sext_ln66_127 = sext i7 %add_ln66_407" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3390 'sext' 'sext_ln66_127' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3391 [1/1] (0.77ns)   --->   "%add_ln66_408 = add i8 %sext_ln66_127, i8 %sext_ln65_497" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3391 'add' 'add_ln66_408' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3392 [1/1] (0.00ns)   --->   "%sext_ln65_549 = sext i15 %p_269" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3392 'sext' 'sext_ln65_549' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3393 [1/1] (0.00ns)   --->   "%sext_ln65_551 = sext i14 %p_287" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3393 'sext' 'sext_ln65_551' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3394 [1/1] (2.38ns)   --->   "%mul_ln65_219 = mul i28 %sext_ln65_204, i28 5021" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3394 'mul' 'mul_ln65_219' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3395 [1/1] (0.00ns)   --->   "%p_288 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_219, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3395 'partselect' 'p_288' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_428 = add i16 %add_ln66_426, i16 %p_284" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3396 'add' 'add_ln66_428' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3397 [1/1] (0.00ns)   --->   "%trunc_ln66_60 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_219, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3397 'partselect' 'trunc_ln66_60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_429 = add i16 %p_285, i16 %p_288" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3398 'add' 'add_ln66_429' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3399 [1/1] (0.00ns)   --->   "%sext_ln66_134 = sext i14 %p_287" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3399 'sext' 'sext_ln66_134' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3400 [1/1] (0.84ns)   --->   "%add_ln66_430 = add i16 %sext_ln65_551, i16 %sext_ln65_549" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3400 'add' 'add_ln66_430' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_431 = add i15 %trunc_ln66_61, i15 %trunc_ln66_60" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3401 'add' 'add_ln66_431' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3402 [1/1] (0.84ns)   --->   "%add_ln66_432 = add i15 %sext_ln66_134, i15 %p_269" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3402 'add' 'add_ln66_432' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3403 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_433 = add i16 %add_ln66_430, i16 %add_ln66_429" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3403 'add' 'add_ln66_433' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_434 = add i15 %add_ln66_427, i15 %trunc_ln66_59" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3404 'add' 'add_ln66_434' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3405 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_435 = add i15 %add_ln66_432, i15 %add_ln66_431" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3405 'add' 'add_ln66_435' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3406 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_436 = add i16 %add_ln66_433, i16 %add_ln66_428" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3406 'add' 'add_ln66_436' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3407 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_438 = add i15 %add_ln66_435, i15 %add_ln66_434" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3407 'add' 'add_ln66_438' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3408 [1/1] (0.00ns)   --->   "%sext_ln65_581 = sext i12 %p_312" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3408 'sext' 'sext_ln65_581' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3409 [1/1] (2.38ns)   --->   "%mul_ln65_237 = mul i25 %sext_ln65_205, i25 33554230" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3409 'mul' 'mul_ln65_237' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3410 [1/1] (0.00ns)   --->   "%p_315 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_237, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3410 'partselect' 'p_315' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3411 [1/1] (0.00ns)   --->   "%sext_ln65_586 = sext i13 %p_315" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3411 'sext' 'sext_ln65_586' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3412 [1/1] (0.82ns)   --->   "%add_ln66_479 = add i14 %sext_ln65_581, i14 %sext_ln65_586" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3412 'add' 'add_ln66_479' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3413 [1/1] (0.00ns)   --->   "%sext_ln66_140 = sext i14 %add_ln66_479" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3413 'sext' 'sext_ln66_140' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3414 [1/1] (0.00ns)   --->   "%sext_ln66_141 = sext i14 %add_ln66_480" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3414 'sext' 'sext_ln66_141' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3415 [1/1] (0.83ns)   --->   "%add_ln66_481 = add i15 %sext_ln66_141, i15 %sext_ln66_140" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3415 'add' 'add_ln66_481' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3416 [1/1] (0.00ns)   --->   "%sext_ln65_595 = sext i15 %p_323" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3416 'sext' 'sext_ln65_595' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3417 [1/1] (0.00ns)   --->   "%sext_ln65_601 = sext i15 %p_337" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3417 'sext' 'sext_ln65_601' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3418 [1/1] (0.00ns)   --->   "%sext_ln65_602 = sext i15 %p_338" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3418 'sext' 'sext_ln65_602' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3419 [1/1] (0.00ns)   --->   "%sext_ln65_603 = sext i15 %p_339" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3419 'sext' 'sext_ln65_603' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln65_606 = sext i13 %p_340" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3420 'sext' 'sext_ln65_606' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3421 [1/1] (0.00ns)   --->   "%sext_ln65_607 = sext i14 %p_341" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3421 'sext' 'sext_ln65_607' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3422 [1/1] (2.38ns)   --->   "%mul_ln65_262 = mul i27 %sext_ln65_207, i27 134216949" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3422 'mul' 'mul_ln65_262' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3423 [1/1] (0.00ns)   --->   "%p_342 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_262, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3423 'partselect' 'p_342' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln65_608 = sext i15 %p_342" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3424 'sext' 'sext_ln65_608' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3425 [1/1] (0.00ns)   --->   "%sext_ln66_159 = sext i13 %p_340" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3425 'sext' 'sext_ln66_159' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3426 [1/1] (0.84ns)   --->   "%add_ln66_511 = add i16 %sext_ln65_601, i16 %sext_ln65_606" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3426 'add' 'add_ln66_511' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3427 [1/1] (0.84ns)   --->   "%add_ln66_512 = add i15 %p_337, i15 %sext_ln66_159" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3427 'add' 'add_ln66_512' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_513 = add i16 %add_ln66_511, i16 %sext_ln65_602" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3428 'add' 'add_ln66_513' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_514 = add i16 %sext_ln65_603, i16 %sext_ln65_608" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3429 'add' 'add_ln66_514' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3430 [1/1] (0.00ns)   --->   "%sext_ln66_160 = sext i14 %p_341" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3430 'sext' 'sext_ln66_160' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3431 [1/1] (0.84ns)   --->   "%add_ln66_515 = add i16 %sext_ln65_607, i16 %sext_ln65_595" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3431 'add' 'add_ln66_515' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_516 = add i15 %p_339, i15 %p_342" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3432 'add' 'add_ln66_516' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3433 [1/1] (0.84ns)   --->   "%add_ln66_517 = add i15 %sext_ln66_160, i15 %p_323" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3433 'add' 'add_ln66_517' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3434 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_518 = add i16 %add_ln66_515, i16 %add_ln66_514" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3434 'add' 'add_ln66_518' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_519 = add i15 %add_ln66_512, i15 %p_338" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3435 'add' 'add_ln66_519' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3436 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_520 = add i15 %add_ln66_517, i15 %add_ln66_516" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3436 'add' 'add_ln66_520' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3437 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_521 = add i16 %add_ln66_518, i16 %add_ln66_513" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3437 'add' 'add_ln66_521' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3438 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_523 = add i15 %add_ln66_520, i15 %add_ln66_519" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3438 'add' 'add_ln66_523' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3439 [1/1] (0.00ns)   --->   "%sext_ln65_630 = sext i13 %p_366" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3439 'sext' 'sext_ln65_630' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3440 [1/1] (0.00ns)   --->   "%shl_ln65_84 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_18, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3440 'bitconcatenate' 'shl_ln65_84' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln65_627 = sext i21 %shl_ln65_84" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3441 'sext' 'sext_ln65_627' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_70 = sub i22 0, i22 %sext_ln65_627" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3442 'sub' 'sub_ln65_70' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3443 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln65_71 = sub i22 %sub_ln65_70, i22 %sext_ln65_486" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3443 'sub' 'sub_ln65_71' <Predicate = (!icmp_ln50)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3444 [1/1] (0.00ns)   --->   "%p_368 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_71, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3444 'partselect' 'p_368' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3445 [1/1] (0.00ns)   --->   "%sext_ln65_632 = sext i10 %p_368" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3445 'sext' 'sext_ln65_632' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3446 [1/1] (2.38ns)   --->   "%mul_ln65_287 = mul i26 %sext_ln65_209, i26 67108523" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3446 'mul' 'mul_ln65_287' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3447 [1/1] (0.00ns)   --->   "%p_369 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_287, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3447 'partselect' 'p_369' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3448 [1/1] (0.00ns)   --->   "%sext_ln65_633 = sext i14 %p_369" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3448 'sext' 'sext_ln65_633' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3449 [1/1] (0.00ns)   --->   "%sext_ln66_168 = sext i15 %add_ln66_558" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3449 'sext' 'sext_ln66_168' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3450 [1/1] (0.83ns)   --->   "%add_ln66_559 = add i15 %sext_ln65_630, i15 %sext_ln65_633" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3450 'add' 'add_ln66_559' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln66_169 = sext i15 %add_ln66_559" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3451 'sext' 'sext_ln66_169' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln66_170 = sext i10 %p_368" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3452 'sext' 'sext_ln66_170' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3453 [1/1] (0.85ns)   --->   "%add_ln66_560 = add i16 %sext_ln65_632, i16 %p_350" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3453 'add' 'add_ln66_560' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3454 [1/1] (0.84ns)   --->   "%add_ln66_561 = add i15 %sext_ln66_170, i15 %trunc_ln66_82" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3454 'add' 'add_ln66_561' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_562 = add i16 %add_ln66_560, i16 %sext_ln66_169" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3455 'add' 'add_ln66_562' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_563 = add i15 %add_ln66_561, i15 %add_ln66_559" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3456 'add' 'add_ln66_563' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3457 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_564 = add i16 %add_ln66_562, i16 %sext_ln66_168" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3457 'add' 'add_ln66_564' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3458 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_566 = add i15 %add_ln66_563, i15 %add_ln66_558" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3458 'add' 'add_ln66_566' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_75 = sub i19 0, i19 %sext_ln65_301" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3459 'sub' 'sub_ln65_75' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3460 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln65_76 = sub i19 %sub_ln65_75, i19 %sext_ln65_189" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3460 'sub' 'sub_ln65_76' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3461 [1/1] (0.00ns)   --->   "%p_391 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_76, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3461 'partselect' 'p_391' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3462 [1/1] (2.38ns)   --->   "%mul_ln65_297 = mul i22 %sext_ln65_206, i22 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3462 'mul' 'mul_ln65_297' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3463 [1/1] (0.00ns)   --->   "%p_393 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_297, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3463 'partselect' 'p_393' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3464 [1/1] (0.00ns)   --->   "%shl_ln65_98 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_18, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3464 'bitconcatenate' 'shl_ln65_98' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3465 [1/1] (0.00ns)   --->   "%sext_ln65_697 = sext i18 %shl_ln65_98" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3465 'sext' 'sext_ln65_697' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln65_698 = sext i18 %shl_ln65_98" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3466 'sext' 'sext_ln65_698' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3467 [1/1] (0.90ns)   --->   "%sub_ln65_90 = sub i22 %sext_ln65_627, i22 %sext_ln65_698" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3467 'sub' 'sub_ln65_90' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3468 [1/1] (0.00ns)   --->   "%p_417 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_90, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3468 'partselect' 'p_417' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3469 [1/1] (0.00ns)   --->   "%sext_ln65_762 = sext i7 %p_462" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3469 'sext' 'sext_ln65_762' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3470 [1/1] (0.85ns)   --->   "%sub_ln65_1 = sub i17 0, i17 %sext_ln65_175" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3470 'sub' 'sub_ln65_1' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3471 [1/1] (0.00ns)   --->   "%p_463 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln65_1, i32 12, i32 16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3471 'partselect' 'p_463' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3472 [1/1] (0.00ns)   --->   "%sext_ln65_764 = sext i5 %p_463" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3472 'sext' 'sext_ln65_764' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3473 [1/1] (0.87ns)   --->   "%sub_ln65_107 = sub i19 0, i19 %sext_ln65_697" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3473 'sub' 'sub_ln65_107' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3474 [1/1] (0.00ns)   --->   "%p_464 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_107, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3474 'partselect' 'p_464' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3475 [1/1] (0.00ns)   --->   "%sext_ln65_765 = sext i7 %p_464" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3475 'sext' 'sext_ln65_765' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3476 [1/1] (2.38ns)   --->   "%mul_ln65_316 = mul i21 %sext_ln65_211, i21 2097141" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3476 'mul' 'mul_ln65_316' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3477 [1/1] (0.00ns)   --->   "%p_465 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln65_316, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3477 'partselect' 'p_465' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3478 [1/1] (0.77ns)   --->   "%add_ln66_683 = add i8 %sext_ln65_765, i8 %sext_ln65_764" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3478 'add' 'add_ln66_683' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3479 [1/1] (0.00ns)   --->   "%sext_ln66_249 = sext i8 %add_ln66_683" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3479 'sext' 'sext_ln66_249' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3480 [1/1] (0.76ns)   --->   "%add_ln66_684 = add i9 %sext_ln66_249, i9 %sext_ln65_762" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3480 'add' 'add_ln66_684' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln65_792 = sext i12 %p_487" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3481 'sext' 'sext_ln65_792' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3482 [1/1] (2.38ns)   --->   "%mul_ln65_331 = mul i25 %sext_ln65_205, i25 33554261" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3482 'mul' 'mul_ln65_331' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3483 [1/1] (0.00ns)   --->   "%p_490 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_331, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3483 'partselect' 'p_490' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3484 [1/1] (0.00ns)   --->   "%sext_ln65_795 = sext i13 %p_490" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3484 'sext' 'sext_ln65_795' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3485 [1/1] (0.00ns)   --->   "%sext_ln66_261 = sext i13 %add_ln66_703" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3485 'sext' 'sext_ln66_261' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3486 [1/1] (0.82ns)   --->   "%add_ln66_704 = add i14 %sext_ln65_792, i14 %sext_ln65_795" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3486 'add' 'add_ln66_704' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3487 [1/1] (0.00ns)   --->   "%sext_ln66_262 = sext i14 %add_ln66_704" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3487 'sext' 'sext_ln66_262' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3488 [1/1] (0.00ns)   --->   "%sext_ln66_263 = sext i14 %add_ln66_705" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3488 'sext' 'sext_ln66_263' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_706 = add i15 %sext_ln66_263, i15 %sext_ln66_262" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3489 'add' 'add_ln66_706' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3490 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_707 = add i15 %add_ln66_706, i15 %sext_ln66_261" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3490 'add' 'add_ln66_707' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln65_804 = sext i11 %p_498" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3491 'sext' 'sext_ln65_804' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3492 [1/1] (0.00ns)   --->   "%sext_ln65_814 = sext i14 %p_514" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3492 'sext' 'sext_ln65_814' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3493 [1/1] (0.00ns)   --->   "%sext_ln65_815 = sext i15 %p_516" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3493 'sext' 'sext_ln65_815' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3494 [1/1] (2.38ns)   --->   "%mul_ln65_357 = mul i27 %sext_ln65_207, i27 823" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3494 'mul' 'mul_ln65_357' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3495 [1/1] (0.00ns)   --->   "%p_517 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_357, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3495 'partselect' 'p_517' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3496 [1/1] (0.00ns)   --->   "%sext_ln65_816 = sext i15 %p_517" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3496 'sext' 'sext_ln65_816' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_740 = add i16 %add_ln66_738, i16 %p_513" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3497 'add' 'add_ln66_740' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln66_276 = sext i14 %p_514" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3498 'sext' 'sext_ln66_276' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_741 = add i16 %sext_ln65_814, i16 %sext_ln65_816" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3499 'add' 'add_ln66_741' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3500 [1/1] (0.00ns)   --->   "%sext_ln66_277 = sext i11 %p_498" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3500 'sext' 'sext_ln66_277' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3501 [1/1] (0.84ns)   --->   "%add_ln66_742 = add i16 %sext_ln65_815, i16 %sext_ln65_804" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3501 'add' 'add_ln66_742' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_743 = add i15 %sext_ln66_276, i15 %p_517" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3502 'add' 'add_ln66_743' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3503 [1/1] (0.84ns)   --->   "%add_ln66_744 = add i15 %p_516, i15 %sext_ln66_277" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3503 'add' 'add_ln66_744' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3504 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_745 = add i16 %add_ln66_742, i16 %add_ln66_741" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3504 'add' 'add_ln66_745' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_746 = add i15 %add_ln66_739, i15 %trunc_ln66_90" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3505 'add' 'add_ln66_746' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3506 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_747 = add i15 %add_ln66_744, i15 %add_ln66_743" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3506 'add' 'add_ln66_747' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3507 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_748 = add i16 %add_ln66_745, i16 %add_ln66_740" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3507 'add' 'add_ln66_748' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3508 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_750 = add i15 %add_ln66_747, i15 %add_ln66_746" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3508 'add' 'add_ln66_750' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3509 [1/1] (2.38ns)   --->   "%mul_ln65_380 = mul i27 %sext_ln65_207, i27 134216913" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3509 'mul' 'mul_ln65_380' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3510 [1/1] (0.00ns)   --->   "%p_543 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_380, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3510 'partselect' 'p_543' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3511 [1/1] (0.00ns)   --->   "%sext_ln65_856 = sext i15 %p_565" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3511 'sext' 'sext_ln65_856' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln65_857 = sext i13 %p_566" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3512 'sext' 'sext_ln65_857' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3513 [1/1] (0.00ns)   --->   "%sext_ln65_858 = sext i14 %p_567" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3513 'sext' 'sext_ln65_858' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3514 [1/1] (0.00ns)   --->   "%sext_ln65_859 = sext i12 %p_568" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3514 'sext' 'sext_ln65_859' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3515 [1/1] (2.38ns)   --->   "%mul_ln65_404 = mul i27 %sext_ln65_207, i27 134217196" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3515 'mul' 'mul_ln65_404' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3516 [1/1] (0.00ns)   --->   "%p_570 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_404, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3516 'partselect' 'p_570' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3517 [1/1] (0.00ns)   --->   "%sext_ln65_862 = sext i15 %p_570" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3517 'sext' 'sext_ln65_862' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3518 [1/1] (0.00ns)   --->   "%sext_ln66_293 = sext i12 %p_568" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3518 'sext' 'sext_ln66_293' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3519 [1/1] (0.84ns)   --->   "%add_ln66_838 = add i16 %sext_ln65_856, i16 %sext_ln65_859" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3519 'add' 'add_ln66_838' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3520 [1/1] (0.00ns)   --->   "%sext_ln66_294 = sext i13 %p_566" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3520 'sext' 'sext_ln66_294' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3521 [1/1] (0.84ns)   --->   "%add_ln66_839 = add i15 %p_565, i15 %sext_ln66_293" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3521 'add' 'add_ln66_839' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_840 = add i16 %add_ln66_838, i16 %sext_ln65_857" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3522 'add' 'add_ln66_840' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3523 [1/1] (0.00ns)   --->   "%sext_ln66_295 = sext i14 %p_567" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3523 'sext' 'sext_ln66_295' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_841 = add i16 %sext_ln65_858, i16 %sext_ln65_862" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3524 'add' 'add_ln66_841' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln66_296 = sext i15 %add_ln66_842" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3525 'sext' 'sext_ln66_296' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_843 = add i15 %sext_ln66_295, i15 %p_570" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3526 'add' 'add_ln66_843' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3527 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_844 = add i16 %sext_ln66_296, i16 %add_ln66_841" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3527 'add' 'add_ln66_844' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_845 = add i15 %add_ln66_839, i15 %sext_ln66_294" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3528 'add' 'add_ln66_845' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3529 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_846 = add i15 %add_ln66_842, i15 %add_ln66_843" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3529 'add' 'add_ln66_846' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3530 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_847 = add i16 %add_ln66_844, i16 %add_ln66_840" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3530 'add' 'add_ln66_847' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3531 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_849 = add i15 %add_ln66_846, i15 %add_ln66_845" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3531 'add' 'add_ln66_849' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3532 [1/1] (2.38ns)   --->   "%mul_ln65_429 = mul i28 %sext_ln65_204, i28 268430238" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3532 'mul' 'mul_ln65_429' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3533 [1/1] (0.00ns)   --->   "%p_597 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_429, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3533 'partselect' 'p_597' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_890 = add i16 %add_ln66_888, i16 %p_593" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3534 'add' 'add_ln66_890' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3535 [1/1] (0.00ns)   --->   "%trunc_ln66_115 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_429, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3535 'partselect' 'trunc_ln66_115' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_891 = add i16 %p_594, i16 %p_597" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3536 'add' 'add_ln66_891' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_893 = add i15 %trunc_ln66_116, i15 %trunc_ln66_115" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3537 'add' 'add_ln66_893' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3538 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_895 = add i16 %add_ln66_892, i16 %add_ln66_891" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3538 'add' 'add_ln66_895' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_896 = add i15 %add_ln66_889, i15 %trunc_ln66_114" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3539 'add' 'add_ln66_896' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3540 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_897 = add i15 %add_ln66_894, i15 %add_ln66_893" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3540 'add' 'add_ln66_897' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3541 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_898 = add i16 %add_ln66_895, i16 %add_ln66_890" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3541 'add' 'add_ln66_898' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3542 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_900 = add i15 %add_ln66_897, i15 %add_ln66_896" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3542 'add' 'add_ln66_900' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3543 [1/1] (0.00ns)   --->   "%sext_ln65_871 = sext i6 %p_605" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3543 'sext' 'sext_ln65_871' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln65_879 = sext i5 %p_613" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3544 'sext' 'sext_ln65_879' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3545 [1/1] (0.00ns)   --->   "%p_620 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_19, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3545 'partselect' 'p_620' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3546 [1/1] (0.00ns)   --->   "%sext_ln65_889 = sext i4 %p_620" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3546 'sext' 'sext_ln65_889' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3547 [1/1] (0.78ns)   --->   "%add_ln66_946 = add i6 %sext_ln65_879, i6 %sext_ln65_889" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3547 'add' 'add_ln66_946' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3548 [1/1] (0.00ns)   --->   "%sext_ln66_314 = sext i6 %add_ln66_946" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3548 'sext' 'sext_ln66_314' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3549 [1/1] (0.78ns)   --->   "%add_ln66_947 = add i7 %sext_ln66_314, i7 %sext_ln65_871" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3549 'add' 'add_ln66_947' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln65_906 = sext i15 %p_641" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3550 'sext' 'sext_ln65_906' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3551 [1/1] (2.38ns)   --->   "%mul_ln65_458 = mul i27 %sext_ln65_207, i27 729" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3551 'mul' 'mul_ln65_458' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3552 [1/1] (0.00ns)   --->   "%p_645 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_458, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3552 'partselect' 'p_645' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln65_908 = sext i15 %p_645" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3553 'sext' 'sext_ln65_908' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_967 = add i16 %add_ln66_965, i16 %sext_ln65_906" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3554 'add' 'add_ln66_967' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_968 = add i16 %p_642, i16 %sext_ln65_908" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3555 'add' 'add_ln66_968' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3556 [1/1] (0.00ns)   --->   "%sext_ln66_323 = sext i15 %add_ln66_969" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3556 'sext' 'sext_ln66_323' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_970 = add i15 %trunc_ln66_135, i15 %p_645" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3557 'add' 'add_ln66_970' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3558 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_971 = add i16 %sext_ln66_323, i16 %add_ln66_968" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3558 'add' 'add_ln66_971' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_972 = add i15 %add_ln66_966, i15 %p_641" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3559 'add' 'add_ln66_972' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3560 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_973 = add i15 %add_ln66_969, i15 %add_ln66_970" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3560 'add' 'add_ln66_973' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3561 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_974 = add i16 %add_ln66_971, i16 %add_ln66_967" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3561 'add' 'add_ln66_974' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3562 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_976 = add i15 %add_ln66_973, i15 %add_ln66_972" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3562 'add' 'add_ln66_976' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3563 [1/1] (2.38ns)   --->   "%mul_ln65_481 = mul i27 %sext_ln65_207, i27 580" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3563 'mul' 'mul_ln65_481' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3564 [1/1] (0.00ns)   --->   "%p_672 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_481, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3564 'partselect' 'p_672' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3565 [1/1] (0.00ns)   --->   "%sext_ln65_932 = sext i15 %p_672" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3565 'sext' 'sext_ln65_932' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1018 = add i16 %add_ln66_1016, i16 %p_668" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3566 'add' 'add_ln66_1018' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1019 = add i16 %p_669, i16 %sext_ln65_932" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3567 'add' 'add_ln66_1019' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3568 [1/1] (0.00ns)   --->   "%sext_ln66_330 = sext i15 %add_ln66_1020" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3568 'sext' 'sext_ln66_330' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1021 = add i15 %trunc_ln66_148, i15 %p_672" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3569 'add' 'add_ln66_1021' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3570 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1022 = add i16 %sext_ln66_330, i16 %add_ln66_1019" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3570 'add' 'add_ln66_1022' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1023 = add i15 %add_ln66_1017, i15 %trunc_ln66_147" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3571 'add' 'add_ln66_1023' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3572 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1024 = add i15 %add_ln66_1020, i15 %add_ln66_1021" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3572 'add' 'add_ln66_1024' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3573 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1025 = add i16 %add_ln66_1022, i16 %add_ln66_1018" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3573 'add' 'add_ln66_1025' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3574 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1027 = add i15 %add_ln66_1024, i15 %add_ln66_1023" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3574 'add' 'add_ln66_1027' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3575 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_18, i7 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3575 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln65_1041 = sext i23 %tmp_79" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3576 'sext' 'sext_ln65_1041' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_22 : Operation 3577 [1/1] (0.92ns)   --->   "%sub_ln65_167 = sub i24 %sext_ln65_196, i24 %sext_ln65_1041" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3577 'sub' 'sub_ln65_167' <Predicate = (!icmp_ln50)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3578 [1/1] (0.00ns)   --->   "%p_833 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln65_167, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3578 'partselect' 'p_833' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 9.61>
ST_23 : Operation 3579 [1/1] (0.00ns)   --->   "%sext_ln65_181 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3579 'sext' 'sext_ln65_181' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3580 [1/1] (0.00ns)   --->   "%shl_ln65_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_16, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3580 'bitconcatenate' 'shl_ln65_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3581 [1/1] (0.00ns)   --->   "%sext_ln65_183 = sext i19 %shl_ln65_13" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3581 'sext' 'sext_ln65_183' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln65_184 = sext i19 %shl_ln65_13" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3582 'sext' 'sext_ln65_184' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_16 = sub i20 0, i20 %sext_ln65_184" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3583 'sub' 'sub_ln65_16' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3584 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln65_17 = sub i20 %sub_ln65_16, i20 %sext_ln65_181" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3584 'sub' 'sub_ln65_17' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3585 [1/1] (0.00ns)   --->   "%p_16 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_17, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3585 'partselect' 'p_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln65_185 = sext i8 %p_16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3586 'sext' 'sext_ln65_185' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3587 [1/1] (0.00ns)   --->   "%sext_ln65_187 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3587 'sext' 'sext_ln65_187' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3588 [1/1] (0.00ns)   --->   "%sext_ln65_210 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3588 'sext' 'sext_ln65_210' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3589 [1/1] (0.00ns)   --->   "%shl_ln65_14 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_19, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3589 'bitconcatenate' 'shl_ln65_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3590 [1/1] (0.00ns)   --->   "%sext_ln65_212 = sext i21 %shl_ln65_14" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3590 'sext' 'sext_ln65_212' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3591 [1/1] (0.00ns)   --->   "%shl_ln65_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_19, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3591 'bitconcatenate' 'shl_ln65_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln65_213 = sext i19 %shl_ln65_15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3592 'sext' 'sext_ln65_213' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3593 [1/1] (0.00ns)   --->   "%sext_ln65_214 = sext i19 %shl_ln65_15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3593 'sext' 'sext_ln65_214' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3594 [1/1] (0.90ns)   --->   "%sub_ln65_18 = sub i22 %sext_ln65_212, i22 %sext_ln65_214" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3594 'sub' 'sub_ln65_18' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3595 [1/1] (0.00ns)   --->   "%p_19 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_18, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3595 'partselect' 'p_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3596 [1/1] (0.00ns)   --->   "%sext_ln65_215 = sext i10 %p_19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3596 'sext' 'sext_ln65_215' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3597 [1/1] (0.00ns)   --->   "%zext_ln63_60 = zext i11 %tmp_91" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3597 'zext' 'zext_ln63_60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3598 [1/1] (0.00ns)   --->   "%zext_ln63_65_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_101" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3598 'bitconcatenate' 'zext_ln63_65_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3599 [1/1] (0.00ns)   --->   "%zext_ln63_109 = zext i53 %zext_ln63_65_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3599 'zext' 'zext_ln63_109' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3600 [1/1] (1.10ns)   --->   "%sub_ln63_60 = sub i54 0, i54 %zext_ln63_109" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3600 'sub' 'sub_ln63_60' <Predicate = (!icmp_ln50 & tmp_90)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3601 [1/1] (0.40ns)   --->   "%select_ln63_80 = select i1 %tmp_90, i54 %sub_ln63_60, i54 %zext_ln63_109" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3601 'select' 'select_ln63_80' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3602 [1/1] (1.08ns)   --->   "%icmp_ln63_100 = icmp_eq  i63 %trunc_ln63_100, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3602 'icmp' 'icmp_ln63_100' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3603 [1/1] (0.80ns)   --->   "%sub_ln63_61 = sub i12 1075, i12 %zext_ln63_60" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3603 'sub' 'sub_ln63_61' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3604 [1/1] (0.80ns)   --->   "%icmp_ln63_101 = icmp_sgt  i12 %sub_ln63_61, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3604 'icmp' 'icmp_ln63_101' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3605 [1/1] (0.80ns)   --->   "%add_ln63_20 = add i12 %sub_ln63_61, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3605 'add' 'add_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3606 [1/1] (0.80ns)   --->   "%sub_ln63_62 = sub i12 12, i12 %sub_ln63_61" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3606 'sub' 'sub_ln63_62' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3607 [1/1] (0.37ns)   --->   "%select_ln63_81 = select i1 %icmp_ln63_101, i12 %add_ln63_20, i12 %sub_ln63_62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3607 'select' 'select_ln63_81' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln63_40 = sext i12 %select_ln63_81" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3608 'sext' 'sext_ln63_40' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3609 [1/1] (0.80ns)   --->   "%icmp_ln63_102 = icmp_eq  i12 %sub_ln63_61, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3609 'icmp' 'icmp_ln63_102' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3610 [1/1] (0.00ns)   --->   "%trunc_ln63_102 = trunc i54 %select_ln63_80" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3610 'trunc' 'trunc_ln63_102' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3611 [1/1] (0.80ns)   --->   "%icmp_ln63_103 = icmp_ult  i12 %select_ln63_81, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3611 'icmp' 'icmp_ln63_103' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3612 [1/1] (0.00ns)   --->   "%zext_ln63_110 = zext i32 %sext_ln63_40" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3612 'zext' 'zext_ln63_110' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3613 [1/1] (1.50ns)   --->   "%ashr_ln63_20 = ashr i54 %select_ln63_80, i54 %zext_ln63_110" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3613 'ashr' 'ashr_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node a_20)   --->   "%trunc_ln63_103 = trunc i54 %ashr_ln63_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3614 'trunc' 'trunc_ln63_103' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node a_20)   --->   "%bitcast_ln724_47 = bitcast i32 %padded_load_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3615 'bitcast' 'bitcast_ln724_47' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3616 [1/1] (0.00ns) (grouped into LUT with out node a_20)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_47, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3616 'bitselect' 'tmp_92' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node a_20)   --->   "%select_ln63_202 = select i1 %tmp_92, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3617 'select' 'select_ln63_202' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node a_20)   --->   "%select_ln63_82 = select i1 %icmp_ln63_103, i16 %trunc_ln63_103, i16 %select_ln63_202" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3618 'select' 'select_ln63_82' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3619 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_81, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3619 'partselect' 'tmp_93' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3620 [1/1] (0.76ns)   --->   "%icmp_ln63_104 = icmp_eq  i8 %tmp_93, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3620 'icmp' 'icmp_ln63_104' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3621 [1/1] (0.00ns)   --->   "%sext_ln63_40cast = trunc i32 %sext_ln63_40" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3621 'trunc' 'sext_ln63_40cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3622 [1/1] (0.90ns)   --->   "%shl_ln63_20 = shl i16 %trunc_ln63_102, i16 %sext_ln63_40cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3622 'shl' 'shl_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_169)   --->   "%select_ln63_83 = select i1 %icmp_ln63_104, i16 %shl_ln63_20, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3623 'select' 'select_ln63_83' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3624 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_169)   --->   "%select_ln63_168 = select i1 %icmp_ln63_100, i16 0, i16 %select_ln63_83" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3624 'select' 'select_ln63_168' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_169)   --->   "%xor_ln63_40 = xor i1 %icmp_ln63_100, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3625 'xor' 'xor_ln63_40' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_169)   --->   "%and_ln63_40 = and i1 %icmp_ln63_102, i1 %xor_ln63_40" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3626 'and' 'and_ln63_40' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3627 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_169 = select i1 %and_ln63_40, i16 %trunc_ln63_102, i16 %select_ln63_168" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3627 'select' 'select_ln63_169' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_41)   --->   "%or_ln63_20 = or i1 %icmp_ln63_100, i1 %icmp_ln63_102" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3628 'or' 'or_ln63_20' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_41)   --->   "%xor_ln63_41 = xor i1 %or_ln63_20, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3629 'xor' 'xor_ln63_41' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3630 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_41 = and i1 %icmp_ln63_101, i1 %xor_ln63_41" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3630 'and' 'and_ln63_41' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3631 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_20 = select i1 %and_ln63_41, i16 %select_ln63_82, i16 %select_ln63_169" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3631 'select' 'a_20' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln65_216 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3632 'sext' 'sext_ln65_216' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3633 [1/1] (0.00ns)   --->   "%sext_ln65_217 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3633 'sext' 'sext_ln65_217' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3634 [1/1] (0.00ns)   --->   "%sext_ln65_218 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3634 'sext' 'sext_ln65_218' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3635 [1/1] (0.00ns)   --->   "%sext_ln65_219 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3635 'sext' 'sext_ln65_219' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3636 [1/1] (0.00ns)   --->   "%sext_ln65_220 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3636 'sext' 'sext_ln65_220' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3637 [1/1] (0.00ns)   --->   "%sext_ln65_221 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3637 'sext' 'sext_ln65_221' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3638 [1/1] (0.00ns)   --->   "%sext_ln65_222 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3638 'sext' 'sext_ln65_222' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3639 [1/1] (0.00ns)   --->   "%sext_ln65_223 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3639 'sext' 'sext_ln65_223' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3640 [1/1] (0.00ns)   --->   "%sext_ln65_224 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3640 'sext' 'sext_ln65_224' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3641 [1/1] (0.00ns)   --->   "%sext_ln65_225 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3641 'sext' 'sext_ln65_225' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3642 [1/1] (2.38ns)   --->   "%mul_ln65_9 = mul i24 %sext_ln65_225, i24 16777147" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3642 'mul' 'mul_ln65_9' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3643 [1/1] (0.00ns)   --->   "%p_20 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_9, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3643 'partselect' 'p_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : [1/1] (0.93ns)   --->   Input mux for Operation 3644 '%pf_21 = fpext i32 %padded_load_21'
ST_23 : Operation 3644 [1/1] (8.67ns)   --->   "%pf_21 = fpext i32 %padded_load_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3644 'fpext' 'pf_21' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 3645 [1/1] (0.00ns)   --->   "%bitcast_ln724_21 = bitcast i64 %pf_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3645 'bitcast' 'bitcast_ln724_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3646 [1/1] (0.00ns)   --->   "%trunc_ln63_105 = trunc i64 %bitcast_ln724_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3646 'trunc' 'trunc_ln63_105' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3647 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_21, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3647 'bitselect' 'tmp_94' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3648 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_21, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3648 'partselect' 'tmp_95' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3649 [1/1] (0.00ns)   --->   "%trunc_ln63_106 = trunc i64 %bitcast_ln724_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3649 'trunc' 'trunc_ln63_106' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3650 [1/1] (0.00ns)   --->   "%sext_ln66_4 = sext i13 %add_ln66_7" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3650 'sext' 'sext_ln66_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3651 [1/1] (0.78ns)   --->   "%add_ln66_8 = add i11 %sext_ln65_185, i11 %sext_ln65_215" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3651 'add' 'add_ln66_8' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3652 [1/1] (0.00ns)   --->   "%sext_ln66_5 = sext i11 %add_ln66_8" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3652 'sext' 'sext_ln66_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln66_6 = sext i11 %add_ln66_9" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3653 'sext' 'sext_ln66_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3654 [1/1] (0.79ns)   --->   "%add_ln66_10 = add i12 %sext_ln66_6, i12 %sext_ln66_5" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3654 'add' 'add_ln66_10' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3655 [1/1] (0.00ns)   --->   "%sext_ln66_7 = sext i12 %add_ln66_10" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3655 'sext' 'sext_ln66_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3656 [1/1] (0.82ns)   --->   "%add_ln66_11 = add i14 %sext_ln66_7, i14 %sext_ln66_4" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3656 'add' 'add_ln66_11' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3657 [1/1] (0.00ns)   --->   "%sext_ln65_298 = sext i20 %shl_ln65_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3657 'sext' 'sext_ln65_298' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln65_299 = sext i20 %shl_ln65_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3658 'sext' 'sext_ln65_299' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3659 [1/1] (2.38ns)   --->   "%mul_ln65_32 = mul i26 %sext_ln65_224, i26 67108361" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3659 'mul' 'mul_ln65_32' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3660 [1/1] (0.00ns)   --->   "%p_47 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_32, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3660 'partselect' 'p_47' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3661 [1/1] (2.38ns)   --->   "%mul_ln65_57 = mul i27 %sext_ln65_223, i27 134216738" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3661 'mul' 'mul_ln65_57' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3662 [1/1] (0.00ns)   --->   "%p_74 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_57, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3662 'partselect' 'p_74' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3663 [1/1] (2.38ns)   --->   "%mul_ln65_83 = mul i24 %sext_ln65_225, i24 93" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3663 'mul' 'mul_ln65_83' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3664 [1/1] (0.00ns)   --->   "%p_101 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_83, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3664 'partselect' 'p_101' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3665 [1/1] (0.00ns)   --->   "%sext_ln65_342 = sext i12 %p_108" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3665 'sext' 'sext_ln65_342' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3666 [1/1] (0.00ns)   --->   "%shl_ln65_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_20, i6 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3666 'bitconcatenate' 'shl_ln65_30' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln65_368 = sext i22 %shl_ln65_30" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3667 'sext' 'sext_ln65_368' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3668 [1/1] (0.00ns)   --->   "%shl_ln65_31 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_20, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3668 'bitconcatenate' 'shl_ln65_31' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3669 [1/1] (0.00ns)   --->   "%sext_ln65_369 = sext i20 %shl_ln65_31" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3669 'sext' 'sext_ln65_369' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3670 [1/1] (0.91ns)   --->   "%sub_ln65_31 = sub i23 %sext_ln65_368, i23 %sext_ln65_369" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3670 'sub' 'sub_ln65_31' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3671 [1/1] (0.00ns)   --->   "%p_128 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln65_31, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3671 'partselect' 'p_128' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3672 [1/1] (0.00ns)   --->   "%sext_ln65_372 = sext i11 %p_128" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3672 'sext' 'sext_ln65_372' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_185 = add i13 %sext_ln65_372, i13 %sext_ln65_342" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3673 'add' 'add_ln66_185' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3674 [1/1] (0.00ns)   --->   "%sext_ln66_52 = sext i11 %add_ln66_186" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3674 'sext' 'sext_ln66_52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3675 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln66_187 = add i13 %sext_ln66_52, i13 %add_ln66_185" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3675 'add' 'add_ln66_187' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3676 [1/1] (2.38ns)   --->   "%mul_ln65_128 = mul i27 %sext_ln65_223, i27 765" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3676 'mul' 'mul_ln65_128' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3677 [1/1] (0.00ns)   --->   "%p_155 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_128, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3677 'partselect' 'p_155' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3678 [1/1] (2.38ns)   --->   "%mul_ln65_150 = mul i25 %sext_ln65_220, i25 199" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3678 'mul' 'mul_ln65_150' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3679 [1/1] (0.00ns)   --->   "%p_182 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_150, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3679 'partselect' 'p_182' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3680 [1/1] (0.00ns)   --->   "%sext_ln65_447 = sext i15 %p_204" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3680 'sext' 'sext_ln65_447' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3681 [1/1] (0.00ns)   --->   "%shl_ln65_41 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_19, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3681 'bitconcatenate' 'shl_ln65_41' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3682 [1/1] (0.00ns)   --->   "%sext_ln65_450 = sext i20 %shl_ln65_41" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3682 'sext' 'sext_ln65_450' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3683 [1/1] (0.00ns)   --->   "%shl_ln65_42 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_19, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3683 'bitconcatenate' 'shl_ln65_42' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3684 [1/1] (0.00ns)   --->   "%sext_ln65_451 = sext i18 %shl_ln65_42" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3684 'sext' 'sext_ln65_451' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3685 [1/1] (0.00ns)   --->   "%sext_ln65_452 = sext i18 %shl_ln65_42" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3685 'sext' 'sext_ln65_452' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3686 [1/1] (0.89ns)   --->   "%sub_ln65_42 = sub i21 %sext_ln65_450, i21 %sext_ln65_452" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3686 'sub' 'sub_ln65_42' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3687 [1/1] (0.00ns)   --->   "%p_208 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_42, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3687 'partselect' 'p_208' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln65_457 = sext i9 %p_208" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3688 'sext' 'sext_ln65_457' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3689 [1/1] (2.38ns)   --->   "%mul_ln65_172 = mul i23 %sext_ln65_219, i23 47" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3689 'mul' 'mul_ln65_172' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3690 [1/1] (0.00ns)   --->   "%p_209 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_172, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3690 'partselect' 'p_209' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3691 [1/1] (0.00ns)   --->   "%sext_ln65_458 = sext i11 %p_209" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3691 'sext' 'sext_ln65_458' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3692 [1/1] (0.00ns)   --->   "%sext_ln66_87 = sext i15 %add_ln66_315" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3692 'sext' 'sext_ln66_87' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_316 = add i16 %sext_ln66_87, i16 %sext_ln65_447" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3693 'add' 'add_ln66_316' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3694 [1/1] (0.79ns)   --->   "%add_ln66_317 = add i12 %sext_ln65_458, i12 %sext_ln65_457" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3694 'add' 'add_ln66_317' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln66_88 = sext i12 %add_ln66_317" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3695 'sext' 'sext_ln66_88' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3696 [1/1] (0.00ns)   --->   "%sext_ln66_89 = sext i12 %add_ln66_318" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3696 'sext' 'sext_ln66_89' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3697 [1/1] (0.80ns)   --->   "%add_ln66_319 = add i13 %sext_ln66_89, i13 %sext_ln66_88" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3697 'add' 'add_ln66_319' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3698 [1/1] (0.00ns)   --->   "%sext_ln66_90 = sext i13 %add_ln66_319" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3698 'sext' 'sext_ln66_90' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_320 = add i15 %add_ln66_315, i15 %p_204" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3699 'add' 'add_ln66_320' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3700 [1/1] (0.00ns)   --->   "%sext_ln66_91 = sext i13 %add_ln66_319" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3700 'sext' 'sext_ln66_91' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3701 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_321 = add i16 %sext_ln66_90, i16 %add_ln66_316" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3701 'add' 'add_ln66_321' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3702 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_323 = add i15 %sext_ln66_91, i15 %add_ln66_320" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3702 'add' 'add_ln66_323' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3703 [1/1] (2.38ns)   --->   "%mul_ln65_191 = mul i22 %sext_ln65_222, i22 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3703 'mul' 'mul_ln65_191' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3704 [1/1] (0.00ns)   --->   "%p_236 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_191, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3704 'partselect' 'p_236' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3705 [1/1] (0.00ns)   --->   "%sext_ln65_529 = sext i8 %p_257" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3705 'sext' 'sext_ln65_529' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3706 [1/1] (0.88ns)   --->   "%add_ln65_3 = add i20 %sext_ln65_184, i20 %sext_ln65_181" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3706 'add' 'add_ln65_3' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3707 [1/1] (0.00ns)   --->   "%p_258 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln65_3, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3707 'partselect' 'p_258' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3708 [1/1] (0.00ns)   --->   "%sext_ln65_531 = sext i8 %p_258" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3708 'sext' 'sext_ln65_531' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3709 [1/1] (0.00ns)   --->   "%shl_ln65_64 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_20, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3709 'bitconcatenate' 'shl_ln65_64' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3710 [1/1] (0.00ns)   --->   "%sext_ln65_528 = sext i19 %shl_ln65_64" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3710 'sext' 'sext_ln65_528' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3711 [1/1] (0.88ns)   --->   "%sub_ln65_56 = sub i20 %sext_ln65_528, i20 %sext_ln65_221" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3711 'sub' 'sub_ln65_56' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3712 [1/1] (0.00ns)   --->   "%p_262 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_56, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3712 'partselect' 'p_262' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3713 [1/1] (0.00ns)   --->   "%sext_ln65_538 = sext i8 %p_262" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3713 'sext' 'sext_ln65_538' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3714 [1/1] (0.76ns)   --->   "%add_ln66_401 = add i9 %sext_ln65_529, i9 %sext_ln65_538" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3714 'add' 'add_ln66_401' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3715 [1/1] (0.00ns)   --->   "%sext_ln66_122 = sext i9 %add_ln66_401" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3715 'sext' 'sext_ln66_122' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3716 [1/1] (0.77ns)   --->   "%add_ln66_402 = add i10 %sext_ln66_122, i10 %sext_ln65_531" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3716 'add' 'add_ln66_402' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3717 [1/1] (2.38ns)   --->   "%mul_ln65_220 = mul i27 %sext_ln65_223, i27 134216936" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3717 'mul' 'mul_ln65_220' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3718 [1/1] (0.00ns)   --->   "%p_289 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_220, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3718 'partselect' 'p_289' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3719 [1/1] (2.38ns)   --->   "%mul_ln65_238 = mul i25 %sext_ln65_220, i25 33554279" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3719 'mul' 'mul_ln65_238' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3720 [1/1] (0.00ns)   --->   "%p_316 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_238, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3720 'partselect' 'p_316' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3721 [1/1] (2.38ns)   --->   "%mul_ln65_263 = mul i25 %sext_ln65_220, i25 33554217" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3721 'mul' 'mul_ln65_263' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3722 [1/1] (0.00ns)   --->   "%p_343 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_263, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3722 'partselect' 'p_343' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3723 [1/1] (2.38ns)   --->   "%mul_ln65_288 = mul i24 %sext_ln65_225, i24 91" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3723 'mul' 'mul_ln65_288' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3724 [1/1] (0.00ns)   --->   "%p_370 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_288, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3724 'partselect' 'p_370' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3725 [1/1] (0.00ns)   --->   "%sext_ln65_672 = sext i10 %p_392" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3725 'sext' 'sext_ln65_672' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3726 [1/1] (0.00ns)   --->   "%shl_ln65_91 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_20, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3726 'bitconcatenate' 'shl_ln65_91' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3727 [1/1] (0.00ns)   --->   "%sext_ln65_665 = sext i17 %shl_ln65_91" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3727 'sext' 'sext_ln65_665' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3728 [1/1] (0.00ns)   --->   "%sext_ln65_666 = sext i17 %shl_ln65_91" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3728 'sext' 'sext_ln65_666' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3729 [1/1] (0.88ns)   --->   "%add_ln65_14 = add i20 %sext_ln65_528, i20 %sext_ln65_666" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3729 'add' 'add_ln65_14' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3730 [1/1] (0.00ns)   --->   "%p_394 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln65_14, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3730 'partselect' 'p_394' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3731 [1/1] (0.00ns)   --->   "%sext_ln65_675 = sext i8 %p_394" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3731 'sext' 'sext_ln65_675' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3732 [1/1] (0.78ns)   --->   "%add_ln66_594 = add i11 %sext_ln65_672, i11 %sext_ln65_675" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3732 'add' 'add_ln66_594' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3733 [1/1] (0.88ns)   --->   "%sub_ln65_89 = sub i20 %sext_ln65_184, i20 %sext_ln65_181" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3733 'sub' 'sub_ln65_89' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3734 [1/1] (0.00ns)   --->   "%p_416 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_89, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3734 'partselect' 'p_416' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3735 [1/1] (0.00ns)   --->   "%sext_ln65_702 = sext i8 %p_416" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3735 'sext' 'sext_ln65_702' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3736 [1/1] (0.87ns)   --->   "%sub_ln65_91 = sub i19 %sext_ln65_451, i19 %sext_ln65_210" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3736 'sub' 'sub_ln65_91' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3737 [1/1] (0.00ns)   --->   "%p_418 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_91, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3737 'partselect' 'p_418' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3738 [1/1] (0.00ns)   --->   "%sext_ln65_705 = sext i7 %p_418" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3738 'sext' 'sext_ln65_705' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3739 [1/1] (2.38ns)   --->   "%mul_ln65_304 = mul i21 %sext_ln65_217, i21 11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3739 'mul' 'mul_ln65_304' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3740 [1/1] (0.00ns)   --->   "%p_419 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln65_304, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3740 'partselect' 'p_419' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3741 [1/1] (0.76ns)   --->   "%add_ln66_618 = add i9 %sext_ln65_702, i9 %sext_ln65_705" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3741 'add' 'add_ln66_618' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln65_739 = sext i10 %p_442" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3742 'sext' 'sext_ln65_739' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3743 [1/1] (0.00ns)   --->   "%shl_ln65_103 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_19, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3743 'bitconcatenate' 'shl_ln65_103' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3744 [1/1] (0.00ns)   --->   "%sext_ln65_733 = sext i17 %shl_ln65_103" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3744 'sext' 'sext_ln65_733' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3745 [1/1] (0.88ns)   --->   "%sub_ln65_98 = sub i20 %sext_ln65_733, i20 %sext_ln65_213" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3745 'sub' 'sub_ln65_98' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3746 [1/1] (0.00ns)   --->   "%p_444 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_98, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3746 'partselect' 'p_444' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3747 [1/1] (0.00ns)   --->   "%sext_ln65_740 = sext i8 %p_444" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3747 'sext' 'sext_ln65_740' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3748 [1/1] (0.86ns)   --->   "%sub_ln65_99 = sub i18 0, i18 %sext_ln65_665" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3748 'sub' 'sub_ln65_99' <Predicate = (!icmp_ln50)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3749 [1/1] (0.00ns)   --->   "%p_445 = partselect i6 @_ssdm_op_PartSelect.i6.i18.i32.i32, i18 %sub_ln65_99, i32 12, i32 17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3749 'partselect' 'p_445' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3750 [1/1] (0.00ns)   --->   "%sext_ln65_741 = sext i6 %p_445" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3750 'sext' 'sext_ln65_741' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_646 = add i11 %sext_ln65_739, i11 %sext_ln65_741" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3751 'add' 'add_ln66_646' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3752 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln66_647 = add i11 %add_ln66_646, i11 %sext_ln65_740" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3752 'add' 'add_ln66_647' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3753 [1/1] (0.00ns)   --->   "%shl_ln65_106 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_20, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3753 'bitconcatenate' 'shl_ln65_106' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3754 [1/1] (0.00ns)   --->   "%sext_ln65_763 = sext i18 %shl_ln65_106" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3754 'sext' 'sext_ln65_763' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3755 [1/1] (0.87ns)   --->   "%sub_ln65_108 = sub i19 0, i19 %sext_ln65_763" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3755 'sub' 'sub_ln65_108' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3756 [1/1] (0.00ns)   --->   "%p_466 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_108, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3756 'partselect' 'p_466' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3757 [1/1] (2.38ns)   --->   "%mul_ln65_332 = mul i23 %sext_ln65_219, i23 8388563" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3757 'mul' 'mul_ln65_332' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3758 [1/1] (0.00ns)   --->   "%p_491 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_332, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3758 'partselect' 'p_491' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3759 [1/1] (0.87ns)   --->   "%sub_ln65_117 = sub i19 %sext_ln65_763, i19 %sext_ln65_218" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3759 'sub' 'sub_ln65_117' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3760 [1/1] (0.00ns)   --->   "%p_518 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_117, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3760 'partselect' 'p_518' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3761 [1/1] (0.00ns)   --->   "%sext_ln65_832 = sext i15 %p_538" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3761 'sext' 'sext_ln65_832' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3762 [1/1] (0.00ns)   --->   "%shl_ln65_112 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_17, i7 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3762 'bitconcatenate' 'shl_ln65_112' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3763 [1/1] (0.00ns)   --->   "%sext_ln65_829 = sext i23 %shl_ln65_112" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3763 'sext' 'sext_ln65_829' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3764 [1/1] (0.00ns)   --->   "%shl_ln65_113 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_17, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3764 'bitconcatenate' 'shl_ln65_113' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3765 [1/1] (0.00ns)   --->   "%sext_ln65_830 = sext i19 %shl_ln65_113" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3765 'sext' 'sext_ln65_830' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3766 [1/1] (0.92ns)   --->   "%add_ln65_22 = add i24 %sext_ln65_829, i24 %sext_ln65_830" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3766 'add' 'add_ln65_22' <Predicate = (!icmp_ln50)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3767 [1/1] (0.00ns)   --->   "%p_541 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %add_ln65_22, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3767 'partselect' 'p_541' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3768 [1/1] (0.00ns)   --->   "%sext_ln65_835 = sext i12 %p_541" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3768 'sext' 'sext_ln65_835' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3769 [1/1] (0.00ns)   --->   "%sext_ln65_836 = sext i15 %p_542" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3769 'sext' 'sext_ln65_836' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3770 [1/1] (0.00ns)   --->   "%sext_ln65_840 = sext i15 %p_543" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3770 'sext' 'sext_ln65_840' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3771 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_20, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3771 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3772 [1/1] (0.00ns)   --->   "%sext_ln65_834 = sext i21 %tmp_77" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3772 'sext' 'sext_ln65_834' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3773 [1/1] (0.90ns)   --->   "%sub_ln65_165 = sub i22 %sext_ln65_222, i22 %sext_ln65_834" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3773 'sub' 'sub_ln65_165' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3774 [1/1] (0.00ns)   --->   "%p_544 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_165, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3774 'partselect' 'p_544' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3775 [1/1] (0.00ns)   --->   "%sext_ln65_841 = sext i10 %p_544" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3775 'sext' 'sext_ln65_841' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3776 [1/1] (0.00ns)   --->   "%sext_ln66_284 = sext i12 %p_541" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3776 'sext' 'sext_ln66_284' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3777 [1/1] (0.84ns)   --->   "%add_ln66_789 = add i16 %sext_ln65_836, i16 %sext_ln65_835" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3777 'add' 'add_ln66_789' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3778 [1/1] (0.84ns)   --->   "%add_ln66_790 = add i15 %p_542, i15 %sext_ln66_284" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3778 'add' 'add_ln66_790' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_791 = add i16 %add_ln66_789, i16 %sext_ln65_832" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3779 'add' 'add_ln66_791' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3780 [1/1] (0.00ns)   --->   "%sext_ln66_285 = sext i10 %p_544" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3780 'sext' 'sext_ln66_285' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_792 = add i16 %sext_ln65_841, i16 %sext_ln65_840" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3781 'add' 'add_ln66_792' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_794 = add i15 %sext_ln66_285, i15 %p_543" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3782 'add' 'add_ln66_794' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3783 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_796 = add i16 %add_ln66_793, i16 %add_ln66_792" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3783 'add' 'add_ln66_796' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3784 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_797 = add i15 %add_ln66_790, i15 %p_538" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3784 'add' 'add_ln66_797' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3785 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_798 = add i15 %add_ln66_795, i15 %add_ln66_794" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3785 'add' 'add_ln66_798' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3786 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_799 = add i16 %add_ln66_796, i16 %add_ln66_791" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3786 'add' 'add_ln66_799' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3787 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_801 = add i15 %add_ln66_798, i15 %add_ln66_797" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3787 'add' 'add_ln66_801' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3788 [1/1] (2.38ns)   --->   "%mul_ln65_405 = mul i26 %sext_ln65_224, i26 67108423" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3788 'mul' 'mul_ln65_405' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3789 [1/1] (0.00ns)   --->   "%p_571 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_405, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3789 'partselect' 'p_571' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3790 [1/1] (2.38ns)   --->   "%mul_ln65_430 = mul i28 %sext_ln65_216, i28 1760" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3790 'mul' 'mul_ln65_430' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3791 [1/1] (0.00ns)   --->   "%p_598 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_430, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3791 'partselect' 'p_598' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3792 [1/1] (0.00ns)   --->   "%trunc_ln66_110 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_430, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3792 'partselect' 'trunc_ln66_110' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3793 [1/1] (0.85ns)   --->   "%sub_ln65_3 = sub i17 0, i17 %sext_ln65_187" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3793 'sub' 'sub_ln65_3' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3794 [1/1] (0.00ns)   --->   "%p_619 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln65_3, i32 12, i32 16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3794 'partselect' 'p_619' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3795 [1/1] (2.38ns)   --->   "%mul_ln65_459 = mul i27 %sext_ln65_223, i27 134216923" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3795 'mul' 'mul_ln65_459' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3796 [1/1] (0.00ns)   --->   "%p_646 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_459, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3796 'partselect' 'p_646' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3797 [1/1] (2.38ns)   --->   "%mul_ln65_482 = mul i25 %sext_ln65_220, i25 177" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3797 'mul' 'mul_ln65_482' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3798 [1/1] (0.00ns)   --->   "%p_673 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_482, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3798 'partselect' 'p_673' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3799 [1/1] (2.38ns)   --->   "%mul_ln65_502 = mul i27 %sext_ln65_165, i27 134217185" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3799 'mul' 'mul_ln65_502' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3800 [1/1] (0.00ns)   --->   "%p_695 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_502, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3800 'partselect' 'p_695' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3801 [1/1] (2.38ns)   --->   "%mul_ln65_503 = mul i28 %sext_ln65_174, i28 268434231" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3801 'mul' 'mul_ln65_503' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3802 [1/1] (0.00ns)   --->   "%p_696 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_503, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3802 'partselect' 'p_696' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3803 [1/1] (0.00ns)   --->   "%trunc_ln66_152 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_503, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3803 'partselect' 'trunc_ln66_152' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3804 [1/1] (0.00ns)   --->   "%shl_ln65_128 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_16, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3804 'bitconcatenate' 'shl_ln65_128' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3805 [1/1] (0.00ns)   --->   "%sext_ln65_989 = sext i21 %shl_ln65_128" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3805 'sext' 'sext_ln65_989' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3806 [1/1] (0.90ns)   --->   "%sub_ln65_141 = sub i22 %sext_ln65_989, i22 %sext_ln65_183" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3806 'sub' 'sub_ln65_141' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3807 [1/1] (0.00ns)   --->   "%p_750 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_141, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3807 'partselect' 'p_750' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3808 [1/1] (0.00ns)   --->   "%shl_ln65_131 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %a_17, i9 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3808 'bitconcatenate' 'shl_ln65_131' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3809 [1/1] (0.00ns)   --->   "%sext_ln65_1012 = sext i25 %shl_ln65_131" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3809 'sext' 'sext_ln65_1012' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_143 = sub i26 0, i26 %sext_ln65_1012" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3810 'sub' 'sub_ln65_143' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3811 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%sub_ln65_144 = sub i26 %sub_ln65_143, i26 %sext_ln65_299" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3811 'sub' 'sub_ln65_144' <Predicate = (!icmp_ln50)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3812 [1/1] (0.00ns)   --->   "%p_778 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %sub_ln65_144, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3812 'partselect' 'p_778' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3813 [1/1] (0.00ns)   --->   "%shl_ln65_133 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_17, i8 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3813 'bitconcatenate' 'shl_ln65_133' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3814 [1/1] (0.00ns)   --->   "%sext_ln65_1039 = sext i24 %shl_ln65_133" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3814 'sext' 'sext_ln65_1039' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 3815 [1/1] (0.93ns)   --->   "%add_ln65_27 = add i25 %sext_ln65_1039, i25 %sext_ln65_298" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3815 'add' 'add_ln65_27' <Predicate = (!icmp_ln50)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3816 [1/1] (0.00ns)   --->   "%p_832 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %add_ln65_27, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3816 'partselect' 'p_832' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 9.61>
ST_24 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln65_151 = sext i12 %p_13" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3817 'sext' 'sext_ln65_151' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3818 [1/1] (0.00ns)   --->   "%zext_ln63_63 = zext i11 %tmp_95" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3818 'zext' 'zext_ln63_63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3819 [1/1] (0.00ns)   --->   "%zext_ln63_68_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_106" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3819 'bitconcatenate' 'zext_ln63_68_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3820 [1/1] (0.00ns)   --->   "%zext_ln63_111 = zext i53 %zext_ln63_68_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3820 'zext' 'zext_ln63_111' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3821 [1/1] (1.10ns)   --->   "%sub_ln63_63 = sub i54 0, i54 %zext_ln63_111" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3821 'sub' 'sub_ln63_63' <Predicate = (!icmp_ln50 & tmp_94)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3822 [1/1] (0.40ns)   --->   "%select_ln63_84 = select i1 %tmp_94, i54 %sub_ln63_63, i54 %zext_ln63_111" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3822 'select' 'select_ln63_84' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3823 [1/1] (1.08ns)   --->   "%icmp_ln63_105 = icmp_eq  i63 %trunc_ln63_105, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3823 'icmp' 'icmp_ln63_105' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3824 [1/1] (0.80ns)   --->   "%sub_ln63_64 = sub i12 1075, i12 %zext_ln63_63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3824 'sub' 'sub_ln63_64' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3825 [1/1] (0.80ns)   --->   "%icmp_ln63_106 = icmp_sgt  i12 %sub_ln63_64, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3825 'icmp' 'icmp_ln63_106' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3826 [1/1] (0.80ns)   --->   "%add_ln63_21 = add i12 %sub_ln63_64, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3826 'add' 'add_ln63_21' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3827 [1/1] (0.80ns)   --->   "%sub_ln63_65 = sub i12 12, i12 %sub_ln63_64" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3827 'sub' 'sub_ln63_65' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3828 [1/1] (0.37ns)   --->   "%select_ln63_85 = select i1 %icmp_ln63_106, i12 %add_ln63_21, i12 %sub_ln63_65" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3828 'select' 'select_ln63_85' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3829 [1/1] (0.00ns)   --->   "%sext_ln63_42 = sext i12 %select_ln63_85" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3829 'sext' 'sext_ln63_42' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3830 [1/1] (0.80ns)   --->   "%icmp_ln63_107 = icmp_eq  i12 %sub_ln63_64, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3830 'icmp' 'icmp_ln63_107' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3831 [1/1] (0.00ns)   --->   "%trunc_ln63_107 = trunc i54 %select_ln63_84" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3831 'trunc' 'trunc_ln63_107' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3832 [1/1] (0.80ns)   --->   "%icmp_ln63_108 = icmp_ult  i12 %select_ln63_85, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3832 'icmp' 'icmp_ln63_108' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3833 [1/1] (0.00ns)   --->   "%zext_ln63_112 = zext i32 %sext_ln63_42" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3833 'zext' 'zext_ln63_112' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3834 [1/1] (1.50ns)   --->   "%ashr_ln63_21 = ashr i54 %select_ln63_84, i54 %zext_ln63_112" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3834 'ashr' 'ashr_ln63_21' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node a_21)   --->   "%trunc_ln63_108 = trunc i54 %ashr_ln63_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3835 'trunc' 'trunc_ln63_108' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3836 [1/1] (0.00ns) (grouped into LUT with out node a_21)   --->   "%bitcast_ln724_48 = bitcast i32 %padded_load_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3836 'bitcast' 'bitcast_ln724_48' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3837 [1/1] (0.00ns) (grouped into LUT with out node a_21)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_48, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3837 'bitselect' 'tmp_96' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3838 [1/1] (0.00ns) (grouped into LUT with out node a_21)   --->   "%select_ln63_204 = select i1 %tmp_96, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3838 'select' 'select_ln63_204' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3839 [1/1] (0.00ns) (grouped into LUT with out node a_21)   --->   "%select_ln63_86 = select i1 %icmp_ln63_108, i16 %trunc_ln63_108, i16 %select_ln63_204" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3839 'select' 'select_ln63_86' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3840 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_85, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3840 'partselect' 'tmp_97' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3841 [1/1] (0.76ns)   --->   "%icmp_ln63_109 = icmp_eq  i8 %tmp_97, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3841 'icmp' 'icmp_ln63_109' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3842 [1/1] (0.00ns)   --->   "%sext_ln63_42cast = trunc i32 %sext_ln63_42" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3842 'trunc' 'sext_ln63_42cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3843 [1/1] (0.90ns)   --->   "%shl_ln63_21 = shl i16 %trunc_ln63_107, i16 %sext_ln63_42cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3843 'shl' 'shl_ln63_21' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_172)   --->   "%select_ln63_87 = select i1 %icmp_ln63_109, i16 %shl_ln63_21, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3844 'select' 'select_ln63_87' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_172)   --->   "%select_ln63_171 = select i1 %icmp_ln63_105, i16 0, i16 %select_ln63_87" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3845 'select' 'select_ln63_171' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3846 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_172)   --->   "%xor_ln63_42 = xor i1 %icmp_ln63_105, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3846 'xor' 'xor_ln63_42' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_172)   --->   "%and_ln63_42 = and i1 %icmp_ln63_107, i1 %xor_ln63_42" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3847 'and' 'and_ln63_42' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3848 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_172 = select i1 %and_ln63_42, i16 %trunc_ln63_107, i16 %select_ln63_171" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3848 'select' 'select_ln63_172' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3849 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_43)   --->   "%or_ln63_21 = or i1 %icmp_ln63_105, i1 %icmp_ln63_107" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3849 'or' 'or_ln63_21' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3850 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_43)   --->   "%xor_ln63_43 = xor i1 %or_ln63_21, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3850 'xor' 'xor_ln63_43' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3851 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_43 = and i1 %icmp_ln63_106, i1 %xor_ln63_43" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3851 'and' 'and_ln63_43' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3852 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_21 = select i1 %and_ln63_43, i16 %select_ln63_86, i16 %select_ln63_172" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3852 'select' 'a_21' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3853 [1/1] (0.00ns)   --->   "%sext_ln65_227 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3853 'sext' 'sext_ln65_227' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3854 [1/1] (0.00ns)   --->   "%sext_ln65_229 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3854 'sext' 'sext_ln65_229' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3855 [1/1] (0.00ns)   --->   "%sext_ln65_230 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3855 'sext' 'sext_ln65_230' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3856 [1/1] (0.00ns)   --->   "%sext_ln65_231 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3856 'sext' 'sext_ln65_231' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3857 [1/1] (0.00ns)   --->   "%sext_ln65_232 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3857 'sext' 'sext_ln65_232' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3858 [1/1] (0.00ns)   --->   "%sext_ln65_233 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3858 'sext' 'sext_ln65_233' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3859 [1/1] (2.38ns)   --->   "%mul_ln65_10 = mul i24 %sext_ln65_233, i24 16777121" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3859 'mul' 'mul_ln65_10' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3860 [1/1] (0.00ns)   --->   "%p_21 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_10, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3860 'partselect' 'p_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3861 [1/1] (0.00ns)   --->   "%sext_ln65_234 = sext i12 %p_21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3861 'sext' 'sext_ln65_234' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : [1/1] (0.93ns)   --->   Input mux for Operation 3862 '%pf_22 = fpext i32 %padded_load_22'
ST_24 : Operation 3862 [1/1] (8.67ns)   --->   "%pf_22 = fpext i32 %padded_load_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3862 'fpext' 'pf_22' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 3863 [1/1] (0.00ns)   --->   "%bitcast_ln724_22 = bitcast i64 %pf_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3863 'bitcast' 'bitcast_ln724_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3864 [1/1] (0.00ns)   --->   "%trunc_ln63_110 = trunc i64 %bitcast_ln724_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3864 'trunc' 'trunc_ln63_110' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3865 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_22, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3865 'bitselect' 'tmp_98' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3866 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_22, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3866 'partselect' 'tmp_99' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3867 [1/1] (0.00ns)   --->   "%trunc_ln63_111 = trunc i64 %bitcast_ln724_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3867 'trunc' 'trunc_ln63_111' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3868 [1/1] (0.80ns)   --->   "%add_ln66_3 = add i13 %sext_ln65_234, i13 %sext_ln65_151" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3868 'add' 'add_ln66_3' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3869 [1/1] (2.38ns)   --->   "%mul_ln65_33 = mul i28 %sext_ln65_227, i28 268433148" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3869 'mul' 'mul_ln65_33' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3870 [1/1] (0.00ns)   --->   "%p_48 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_33, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3870 'partselect' 'p_48' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3871 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_33, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3871 'partselect' 'trunc_ln66_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3872 [1/1] (0.85ns)   --->   "%add_ln66_31 = add i16 %p_48, i16 %p_40" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3872 'add' 'add_ln66_31' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3873 [1/1] (0.84ns)   --->   "%add_ln66_33 = add i15 %trunc_ln66_3, i15 %trunc_ln66_2" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3873 'add' 'add_ln66_33' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3874 [1/1] (2.38ns)   --->   "%mul_ln65_58 = mul i28 %sext_ln65_227, i28 3253" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3874 'mul' 'mul_ln65_58' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3875 [1/1] (0.00ns)   --->   "%p_75 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_58, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3875 'partselect' 'p_75' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3876 [1/1] (0.00ns)   --->   "%trunc_ln66_13 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_58, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3876 'partselect' 'trunc_ln66_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3877 [1/1] (0.85ns)   --->   "%add_ln66_79 = add i16 %p_75, i16 %p_67" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3877 'add' 'add_ln66_79' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3878 [1/1] (0.84ns)   --->   "%add_ln66_81 = add i15 %trunc_ln66_13, i15 %trunc_ln66_12" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3878 'add' 'add_ln66_81' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3879 [1/1] (2.38ns)   --->   "%mul_ln65_84 = mul i28 %sext_ln65_227, i28 3013" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3879 'mul' 'mul_ln65_84' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3880 [1/1] (0.00ns)   --->   "%p_102 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_84, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3880 'partselect' 'p_102' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3881 [1/1] (0.00ns)   --->   "%trunc_ln66_26 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_84, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3881 'partselect' 'trunc_ln66_26' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3882 [1/1] (0.85ns)   --->   "%add_ln66_130 = add i16 %p_102, i16 %p_94" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3882 'add' 'add_ln66_130' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3883 [1/1] (0.84ns)   --->   "%add_ln66_132 = add i15 %trunc_ln66_26, i15 %trunc_ln66_25" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3883 'add' 'add_ln66_132' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3884 [1/1] (0.00ns)   --->   "%sext_ln65_370 = sext i13 %p_126" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3884 'sext' 'sext_ln65_370' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3885 [1/1] (0.00ns)   --->   "%sext_ln65_371 = sext i14 %p_127" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3885 'sext' 'sext_ln65_371' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3886 [1/1] (2.38ns)   --->   "%mul_ln65_103 = mul i25 %sext_ln65_232, i25 33554224" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3886 'mul' 'mul_ln65_103' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3887 [1/1] (0.00ns)   --->   "%p_129 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_103, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3887 'partselect' 'p_129' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3888 [1/1] (0.00ns)   --->   "%sext_ln65_373 = sext i13 %p_129" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3888 'sext' 'sext_ln65_373' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3889 [1/1] (0.82ns)   --->   "%add_ln66_183 = add i14 %sext_ln65_370, i14 %sext_ln65_373" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3889 'add' 'add_ln66_183' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln66_50 = sext i14 %add_ln66_183" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3890 'sext' 'sext_ln66_50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3891 [1/1] (0.83ns)   --->   "%add_ln66_184 = add i15 %sext_ln66_50, i15 %sext_ln65_371" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3891 'add' 'add_ln66_184' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3892 [1/1] (2.38ns)   --->   "%mul_ln65_129 = mul i28 %sext_ln65_227, i28 2836" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3892 'mul' 'mul_ln65_129' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3893 [1/1] (0.00ns)   --->   "%p_156 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_129, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3893 'partselect' 'p_156' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3894 [1/1] (0.00ns)   --->   "%trunc_ln66_34 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_129, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3894 'partselect' 'trunc_ln66_34' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3895 [1/1] (0.85ns)   --->   "%add_ln66_213 = add i16 %p_156, i16 %p_148" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3895 'add' 'add_ln66_213' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3896 [1/1] (0.84ns)   --->   "%add_ln66_215 = add i15 %trunc_ln66_34, i15 %trunc_ln66_33" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3896 'add' 'add_ln66_215' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3897 [1/1] (2.38ns)   --->   "%mul_ln65_151 = mul i26 %sext_ln65_231, i26 67108518" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3897 'mul' 'mul_ln65_151' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3898 [1/1] (0.00ns)   --->   "%p_183 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_151, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3898 'partselect' 'p_183' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3899 [1/1] (2.38ns)   --->   "%mul_ln65_192 = mul i28 %sext_ln65_227, i28 1397" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3899 'mul' 'mul_ln65_192' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3900 [1/1] (0.00ns)   --->   "%p_237 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_192, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3900 'partselect' 'p_237' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3901 [1/1] (0.00ns)   --->   "%trunc_ln66_49 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_192, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3901 'partselect' 'trunc_ln66_49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3902 [1/1] (0.85ns)   --->   "%add_ln66_348 = add i16 %p_237, i16 %p_229" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3902 'add' 'add_ln66_348' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3903 [1/1] (0.84ns)   --->   "%add_ln66_350 = add i15 %trunc_ln66_49, i15 %trunc_ln66_48" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3903 'add' 'add_ln66_350' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3904 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_21, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3904 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3905 [1/1] (0.00ns)   --->   "%sext_ln65_530 = sext i18 %tmp_68" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3905 'sext' 'sext_ln65_530' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3906 [1/1] (0.87ns)   --->   "%sub_ln65_156 = sub i19 %sext_ln65_229, i19 %sext_ln65_530" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3906 'sub' 'sub_ln65_156' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3907 [1/1] (0.00ns)   --->   "%p_263 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_156, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3907 'partselect' 'p_263' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3908 [1/1] (2.38ns)   --->   "%mul_ln65_221 = mul i23 %sext_ln65_230, i23 8388549" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3908 'mul' 'mul_ln65_221' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3909 [1/1] (0.00ns)   --->   "%p_290 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_221, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3909 'partselect' 'p_290' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3910 [1/1] (0.00ns)   --->   "%sext_ln65_553 = sext i11 %p_290" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3910 'sext' 'sext_ln65_553' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3911 [1/1] (0.00ns)   --->   "%sext_ln66_133 = sext i11 %p_290" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3911 'sext' 'sext_ln66_133' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3912 [1/1] (0.85ns)   --->   "%add_ln66_419 = add i16 %sext_ln65_553, i16 %p_282" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3912 'add' 'add_ln66_419' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3913 [1/1] (0.84ns)   --->   "%add_ln66_421 = add i15 %sext_ln66_133, i15 %trunc_ln66_56" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3913 'add' 'add_ln66_421' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln65_578 = sext i13 %p_309" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3914 'sext' 'sext_ln65_578' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3915 [1/1] (2.38ns)   --->   "%mul_ln65_239 = mul i26 %sext_ln65_231, i26 464" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3915 'mul' 'mul_ln65_239' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3916 [1/1] (0.00ns)   --->   "%p_317 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_239, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3916 'partselect' 'p_317' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3917 [1/1] (0.00ns)   --->   "%sext_ln65_588 = sext i14 %p_317" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3917 'sext' 'sext_ln65_588' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3918 [1/1] (0.83ns)   --->   "%add_ln66_471 = add i15 %sext_ln65_588, i15 %sext_ln65_578" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3918 'add' 'add_ln66_471' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3919 [1/1] (2.38ns)   --->   "%mul_ln65_289 = mul i24 %sext_ln65_233, i24 16777128" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3919 'mul' 'mul_ln65_289' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3920 [1/1] (0.00ns)   --->   "%p_371 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_289, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3920 'partselect' 'p_371' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3921 [1/1] (0.00ns)   --->   "%p_395 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_21, i32 8, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3921 'partselect' 'p_395' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3922 [1/1] (0.00ns)   --->   "%sext_ln65_668 = sext i8 %p_395" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3922 'sext' 'sext_ln65_668' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3923 [1/1] (0.76ns)   --->   "%add_ln66_612 = add i9 %sext_ln65_668, i9 433" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3923 'add' 'add_ln66_612' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3924 [1/1] (0.00ns)   --->   "%sext_ln66_196 = sext i9 %add_ln66_612" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3924 'sext' 'sext_ln66_196' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3925 [1/1] (0.00ns)   --->   "%sext_ln66_197 = sext i9 %add_ln66_613" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3925 'sext' 'sext_ln66_197' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3926 [1/1] (0.77ns)   --->   "%add_ln66_614 = add i10 %sext_ln66_197, i10 %sext_ln66_196" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3926 'add' 'add_ln66_614' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3927 [1/1] (0.00ns)   --->   "%sext_ln65_685 = sext i9 %p_402" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3927 'sext' 'sext_ln65_685' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3928 [1/1] (0.00ns)   --->   "%sext_ln65_687 = sext i10 %p_404" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3928 'sext' 'sext_ln65_687' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3929 [1/1] (0.87ns)   --->   "%add_ln65_16 = add i19 %sext_ln65_530, i19 %sext_ln65_229" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3929 'add' 'add_ln65_16' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3930 [1/1] (0.00ns)   --->   "%p_420 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln65_16, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3930 'partselect' 'p_420' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3931 [1/1] (0.00ns)   --->   "%sext_ln65_710 = sext i7 %p_420" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3931 'sext' 'sext_ln65_710' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_623 = add i11 %sext_ln65_685, i11 %sext_ln65_687" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3932 'add' 'add_ln66_623' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 3933 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln66_624 = add i11 %add_ln66_623, i11 %sext_ln65_710" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3933 'add' 'add_ln66_624' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 3934 [1/1] (0.00ns)   --->   "%sext_ln66_206 = sext i11 %add_ln66_624" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3934 'sext' 'sext_ln66_206' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3935 [1/1] (0.00ns)   --->   "%sext_ln66_208 = sext i11 %add_ln66_627" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3935 'sext' 'sext_ln66_208' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3936 [1/1] (0.79ns)   --->   "%add_ln66_628 = add i12 %sext_ln66_208, i12 %sext_ln66_206" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3936 'add' 'add_ln66_628' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3937 [1/1] (0.00ns)   --->   "%sext_ln65_718 = sext i9 %p_426" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3937 'sext' 'sext_ln65_718' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3938 [1/1] (0.00ns)   --->   "%shl_ln65_104 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_21, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3938 'bitconcatenate' 'shl_ln65_104' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3939 [1/1] (0.00ns)   --->   "%sext_ln65_736 = sext i19 %shl_ln65_104" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3939 'sext' 'sext_ln65_736' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3940 [1/1] (0.88ns)   --->   "%sub_ln65_100 = sub i20 0, i20 %sext_ln65_736" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3940 'sub' 'sub_ln65_100' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3941 [1/1] (0.00ns)   --->   "%p_446 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_100, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3941 'partselect' 'p_446' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3942 [1/1] (0.00ns)   --->   "%sext_ln65_742 = sext i8 %p_446" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3942 'sext' 'sext_ln65_742' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3943 [1/1] (0.00ns)   --->   "%sext_ln65_746 = sext i8 %p_446" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3943 'sext' 'sext_ln65_746' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3944 [1/1] (0.77ns)   --->   "%add_ln66_649 = add i10 %sext_ln65_746, i10 %sext_ln65_718" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3944 'add' 'add_ln66_649' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3945 [1/1] (0.00ns)   --->   "%sext_ln65_766 = sext i9 %p_465" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3945 'sext' 'sext_ln65_766' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3946 [1/1] (0.00ns)   --->   "%sext_ln65_768 = sext i7 %p_466" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3946 'sext' 'sext_ln65_768' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3947 [1/1] (0.87ns)   --->   "%sub_ln65_109 = sub i19 0, i19 %sext_ln65_530" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3947 'sub' 'sub_ln65_109' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3948 [1/1] (0.00ns)   --->   "%p_467 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_109, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3948 'partselect' 'p_467' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3949 [1/1] (0.00ns)   --->   "%sext_ln65_770 = sext i7 %p_467" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3949 'sext' 'sext_ln65_770' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3950 [1/1] (0.77ns)   --->   "%add_ln66_670 = add i8 %sext_ln65_770, i8 %sext_ln65_768" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3950 'add' 'add_ln66_670' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3951 [1/1] (0.00ns)   --->   "%sext_ln66_238 = sext i8 %add_ln66_670" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3951 'sext' 'sext_ln66_238' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3952 [1/1] (0.77ns)   --->   "%add_ln66_671 = add i10 %sext_ln66_238, i10 %sext_ln65_766" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3952 'add' 'add_ln66_671' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3953 [1/1] (0.00ns)   --->   "%sext_ln65_788 = sext i14 %p_484" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3953 'sext' 'sext_ln65_788' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3954 [1/1] (2.38ns)   --->   "%mul_ln65_333 = mul i25 %sext_ln65_232, i25 172" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3954 'mul' 'mul_ln65_333' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3955 [1/1] (0.00ns)   --->   "%p_492 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_333, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3955 'partselect' 'p_492' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3956 [1/1] (0.00ns)   --->   "%sext_ln65_798 = sext i13 %p_492" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3956 'sext' 'sext_ln65_798' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3957 [1/1] (0.83ns)   --->   "%add_ln66_697 = add i15 %sext_ln65_798, i15 %sext_ln65_788" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3957 'add' 'add_ln66_697' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3958 [1/1] (0.00ns)   --->   "%sext_ln65_813 = sext i14 %p_511" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3958 'sext' 'sext_ln65_813' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3959 [1/1] (2.38ns)   --->   "%mul_ln65_358 = mul i28 %sext_ln65_227, i28 268433384" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3959 'mul' 'mul_ln65_358' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3960 [1/1] (0.00ns)   --->   "%p_519 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_358, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3960 'partselect' 'p_519' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3961 [1/1] (0.00ns)   --->   "%sext_ln66_275 = sext i14 %p_511" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3961 'sext' 'sext_ln66_275' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3962 [1/1] (0.00ns)   --->   "%trunc_ln66_87 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_358, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3962 'partselect' 'trunc_ln66_87' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3963 [1/1] (0.85ns)   --->   "%add_ln66_731 = add i16 %p_519, i16 %sext_ln65_813" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3963 'add' 'add_ln66_731' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3964 [1/1] (0.84ns)   --->   "%add_ln66_733 = add i15 %trunc_ln66_87, i15 %sext_ln66_275" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3964 'add' 'add_ln66_733' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3965 [1/1] (2.38ns)   --->   "%mul_ln65_381 = mul i26 %sext_ln65_231, i26 499" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3965 'mul' 'mul_ln65_381' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3966 [1/1] (0.00ns)   --->   "%p_545 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_381, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3966 'partselect' 'p_545' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3967 [1/1] (2.38ns)   --->   "%mul_ln65_406 = mul i26 %sext_ln65_231, i26 267" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3967 'mul' 'mul_ln65_406' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3968 [1/1] (0.00ns)   --->   "%p_572 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_406, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3968 'partselect' 'p_572' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3969 [1/1] (2.38ns)   --->   "%mul_ln65_431 = mul i25 %sext_ln65_232, i25 33554253" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3969 'mul' 'mul_ln65_431' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3970 [1/1] (0.00ns)   --->   "%p_599 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_431, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3970 'partselect' 'p_599' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3971 [1/1] (0.00ns)   --->   "%sext_ln65_876 = sext i13 %p_599" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3971 'sext' 'sext_ln65_876' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3972 [1/1] (0.00ns)   --->   "%sext_ln66_302 = sext i13 %p_599" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3972 'sext' 'sext_ln66_302' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3973 [1/1] (0.85ns)   --->   "%add_ln66_881 = add i16 %sext_ln65_876, i16 %p_591" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3973 'add' 'add_ln66_881' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3974 [1/1] (0.84ns)   --->   "%add_ln66_883 = add i15 %sext_ln66_302, i15 %trunc_ln66_111" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3974 'add' 'add_ln66_883' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3975 [1/1] (0.00ns)   --->   "%sext_ln65_891 = sext i7 %p_618" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3975 'sext' 'sext_ln65_891' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3976 [1/1] (0.00ns)   --->   "%sext_ln65_892 = sext i5 %p_619" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3976 'sext' 'sext_ln65_892' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_941 = add i9 %sext_ln65_742, i9 %sext_ln65_892" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3977 'add' 'add_ln66_941' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 3978 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln66_942 = add i9 %add_ln66_941, i9 %sext_ln65_891" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3978 'add' 'add_ln66_942' <Predicate = (!icmp_ln50)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 3979 [1/1] (2.38ns)   --->   "%mul_ln65_460 = mul i25 %sext_ln65_232, i25 188" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3979 'mul' 'mul_ln65_460' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3980 [1/1] (0.00ns)   --->   "%p_647 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_460, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3980 'partselect' 'p_647' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3981 [1/1] (0.00ns)   --->   "%sext_ln65_910 = sext i13 %p_647" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3981 'sext' 'sext_ln65_910' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3982 [1/1] (0.00ns)   --->   "%sext_ln66_322 = sext i13 %p_647" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3982 'sext' 'sext_ln66_322' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3983 [1/1] (0.85ns)   --->   "%add_ln66_958 = add i16 %sext_ln65_910, i16 %p_639" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3983 'add' 'add_ln66_958' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3984 [1/1] (0.84ns)   --->   "%add_ln66_960 = add i15 %sext_ln66_322, i15 %trunc_ln66_133" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3984 'add' 'add_ln66_960' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3985 [1/1] (2.38ns)   --->   "%mul_ln65_483 = mul i28 %sext_ln65_227, i28 268434223" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3985 'mul' 'mul_ln65_483' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3986 [1/1] (0.00ns)   --->   "%p_674 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_483, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3986 'partselect' 'p_674' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3987 [1/1] (0.00ns)   --->   "%trunc_ln66_145 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_483, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3987 'partselect' 'trunc_ln66_145' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3988 [1/1] (0.85ns)   --->   "%add_ln66_1009 = add i16 %p_674, i16 %p_666" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3988 'add' 'add_ln66_1009' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3989 [1/1] (0.84ns)   --->   "%add_ln66_1011 = add i15 %trunc_ln66_145, i15 %trunc_ln66_144" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3989 'add' 'add_ln66_1011' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3990 [1/1] (0.00ns)   --->   "%sext_ln65_951 = sext i12 %p_694" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3990 'sext' 'sext_ln65_951' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3991 [1/1] (0.00ns)   --->   "%sext_ln65_952 = sext i15 %p_695" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3991 'sext' 'sext_ln65_952' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3992 [1/1] (2.38ns)   --->   "%mul_ln65_504 = mul i24 %sext_ln65_192, i24 79" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3992 'mul' 'mul_ln65_504' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3993 [1/1] (0.00ns)   --->   "%p_697 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_504, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3993 'partselect' 'p_697' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln65_953 = sext i12 %p_697" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3994 'sext' 'sext_ln65_953' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3995 [1/1] (2.38ns)   --->   "%mul_ln65_506 = mul i27 %sext_ln65_207, i27 788" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3995 'mul' 'mul_ln65_506' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3996 [1/1] (0.00ns)   --->   "%p_699 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_506, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3996 'partselect' 'p_699' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3997 [1/1] (0.00ns)   --->   "%sext_ln65_955 = sext i15 %p_699" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3997 'sext' 'sext_ln65_955' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 3998 [1/1] (0.80ns)   --->   "%add_ln66_1063 = add i13 %sext_ln65_951, i13 %sext_ln65_953" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3998 'add' 'add_ln66_1063' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3999 [1/1] (0.00ns)   --->   "%sext_ln66_341 = sext i13 %add_ln66_1063" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3999 'sext' 'sext_ln66_341' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 4000 [1/1] (0.00ns)   --->   "%sext_ln66_342 = sext i13 %add_ln66_1063" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4000 'sext' 'sext_ln66_342' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 4001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1064 = add i16 %sext_ln66_341, i16 %sext_ln65_952" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4001 'add' 'add_ln66_1064' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1065 = add i16 %p_696, i16 %sext_ln65_955" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4002 'add' 'add_ln66_1065' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4003 [1/1] (0.00ns)   --->   "%sext_ln66_343 = sext i13 %add_ln66_1066" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4003 'sext' 'sext_ln66_343' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 4004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1067 = add i15 %trunc_ln66_152, i15 %p_699" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4004 'add' 'add_ln66_1067' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4005 [1/1] (0.00ns)   --->   "%sext_ln66_344 = sext i13 %add_ln66_1066" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4005 'sext' 'sext_ln66_344' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_24 : Operation 4006 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1068 = add i16 %sext_ln66_343, i16 %add_ln66_1065" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4006 'add' 'add_ln66_1068' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1069 = add i15 %sext_ln66_342, i15 %p_695" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4007 'add' 'add_ln66_1069' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4008 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1070 = add i15 %sext_ln66_344, i15 %add_ln66_1067" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4008 'add' 'add_ln66_1070' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4009 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1071 = add i16 %add_ln66_1068, i16 %add_ln66_1064" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4009 'add' 'add_ln66_1071' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4010 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1073 = add i15 %add_ln66_1070, i15 %add_ln66_1069" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4010 'add' 'add_ln66_1073' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 9.61>
ST_25 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln65_226 = sext i12 %p_20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4011 'sext' 'sext_ln65_226' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4012 [1/1] (0.00ns)   --->   "%zext_ln63_66 = zext i11 %tmp_99" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4012 'zext' 'zext_ln63_66' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4013 [1/1] (0.00ns)   --->   "%zext_ln63_71_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_111" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4013 'bitconcatenate' 'zext_ln63_71_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4014 [1/1] (0.00ns)   --->   "%zext_ln63_113 = zext i53 %zext_ln63_71_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4014 'zext' 'zext_ln63_113' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4015 [1/1] (1.10ns)   --->   "%sub_ln63_66 = sub i54 0, i54 %zext_ln63_113" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4015 'sub' 'sub_ln63_66' <Predicate = (!icmp_ln50 & tmp_98)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4016 [1/1] (0.40ns)   --->   "%select_ln63_88 = select i1 %tmp_98, i54 %sub_ln63_66, i54 %zext_ln63_113" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4016 'select' 'select_ln63_88' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4017 [1/1] (1.08ns)   --->   "%icmp_ln63_110 = icmp_eq  i63 %trunc_ln63_110, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4017 'icmp' 'icmp_ln63_110' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4018 [1/1] (0.80ns)   --->   "%sub_ln63_67 = sub i12 1075, i12 %zext_ln63_66" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4018 'sub' 'sub_ln63_67' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4019 [1/1] (0.80ns)   --->   "%icmp_ln63_111 = icmp_sgt  i12 %sub_ln63_67, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4019 'icmp' 'icmp_ln63_111' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4020 [1/1] (0.80ns)   --->   "%add_ln63_22 = add i12 %sub_ln63_67, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4020 'add' 'add_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4021 [1/1] (0.80ns)   --->   "%sub_ln63_68 = sub i12 12, i12 %sub_ln63_67" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4021 'sub' 'sub_ln63_68' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4022 [1/1] (0.37ns)   --->   "%select_ln63_89 = select i1 %icmp_ln63_111, i12 %add_ln63_22, i12 %sub_ln63_68" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4022 'select' 'select_ln63_89' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4023 [1/1] (0.00ns)   --->   "%sext_ln63_44 = sext i12 %select_ln63_89" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4023 'sext' 'sext_ln63_44' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4024 [1/1] (0.80ns)   --->   "%icmp_ln63_112 = icmp_eq  i12 %sub_ln63_67, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4024 'icmp' 'icmp_ln63_112' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4025 [1/1] (0.00ns)   --->   "%trunc_ln63_112 = trunc i54 %select_ln63_88" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4025 'trunc' 'trunc_ln63_112' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4026 [1/1] (0.80ns)   --->   "%icmp_ln63_113 = icmp_ult  i12 %select_ln63_89, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4026 'icmp' 'icmp_ln63_113' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4027 [1/1] (0.00ns)   --->   "%zext_ln63_114 = zext i32 %sext_ln63_44" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4027 'zext' 'zext_ln63_114' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4028 [1/1] (1.50ns)   --->   "%ashr_ln63_22 = ashr i54 %select_ln63_88, i54 %zext_ln63_114" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4028 'ashr' 'ashr_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4029 [1/1] (0.00ns) (grouped into LUT with out node a_22)   --->   "%trunc_ln63_113 = trunc i54 %ashr_ln63_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4029 'trunc' 'trunc_ln63_113' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node a_22)   --->   "%bitcast_ln724_49 = bitcast i32 %padded_load_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4030 'bitcast' 'bitcast_ln724_49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4031 [1/1] (0.00ns) (grouped into LUT with out node a_22)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_49, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4031 'bitselect' 'tmp_100' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4032 [1/1] (0.00ns) (grouped into LUT with out node a_22)   --->   "%select_ln63_206 = select i1 %tmp_100, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4032 'select' 'select_ln63_206' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node a_22)   --->   "%select_ln63_90 = select i1 %icmp_ln63_113, i16 %trunc_ln63_113, i16 %select_ln63_206" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4033 'select' 'select_ln63_90' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4034 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_89, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4034 'partselect' 'tmp_101' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4035 [1/1] (0.76ns)   --->   "%icmp_ln63_114 = icmp_eq  i8 %tmp_101, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4035 'icmp' 'icmp_ln63_114' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4036 [1/1] (0.00ns)   --->   "%sext_ln63_44cast = trunc i32 %sext_ln63_44" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4036 'trunc' 'sext_ln63_44cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4037 [1/1] (0.90ns)   --->   "%shl_ln63_22 = shl i16 %trunc_ln63_112, i16 %sext_ln63_44cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4037 'shl' 'shl_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4038 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_175)   --->   "%select_ln63_91 = select i1 %icmp_ln63_114, i16 %shl_ln63_22, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4038 'select' 'select_ln63_91' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_175)   --->   "%select_ln63_174 = select i1 %icmp_ln63_110, i16 0, i16 %select_ln63_91" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4039 'select' 'select_ln63_174' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_175)   --->   "%xor_ln63_44 = xor i1 %icmp_ln63_110, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4040 'xor' 'xor_ln63_44' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4041 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_175)   --->   "%and_ln63_44 = and i1 %icmp_ln63_112, i1 %xor_ln63_44" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4041 'and' 'and_ln63_44' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4042 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_175 = select i1 %and_ln63_44, i16 %trunc_ln63_112, i16 %select_ln63_174" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4042 'select' 'select_ln63_175' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4043 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_45)   --->   "%or_ln63_22 = or i1 %icmp_ln63_110, i1 %icmp_ln63_112" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4043 'or' 'or_ln63_22' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4044 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_45)   --->   "%xor_ln63_45 = xor i1 %or_ln63_22, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4044 'xor' 'xor_ln63_45' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4045 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_45 = and i1 %icmp_ln63_111, i1 %xor_ln63_45" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4045 'and' 'and_ln63_45' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4046 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_22 = select i1 %and_ln63_45, i16 %select_ln63_90, i16 %select_ln63_175" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4046 'select' 'a_22' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4047 [1/1] (0.00ns)   --->   "%sext_ln65_235 = sext i16 %a_22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4047 'sext' 'sext_ln65_235' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4048 [1/1] (0.00ns)   --->   "%sext_ln65_236 = sext i16 %a_22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4048 'sext' 'sext_ln65_236' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4049 [1/1] (0.00ns)   --->   "%sext_ln65_237 = sext i16 %a_22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4049 'sext' 'sext_ln65_237' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4050 [1/1] (0.00ns)   --->   "%sext_ln65_238 = sext i16 %a_22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4050 'sext' 'sext_ln65_238' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4051 [1/1] (0.00ns)   --->   "%sext_ln65_239 = sext i16 %a_22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4051 'sext' 'sext_ln65_239' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4052 [1/1] (0.00ns)   --->   "%sext_ln65_240 = sext i16 %a_22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4052 'sext' 'sext_ln65_240' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4053 [1/1] (0.00ns)   --->   "%sext_ln65_241 = sext i16 %a_22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4053 'sext' 'sext_ln65_241' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4054 [1/1] (2.38ns)   --->   "%mul_ln65_11 = mul i24 %sext_ln65_241, i24 16777132" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4054 'mul' 'mul_ln65_11' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4055 [1/1] (0.00ns)   --->   "%p_22 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_11, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4055 'partselect' 'p_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4056 [1/1] (0.00ns)   --->   "%sext_ln65_242 = sext i12 %p_22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4056 'sext' 'sext_ln65_242' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : [1/1] (0.93ns)   --->   Input mux for Operation 4057 '%pf_23 = fpext i32 %padded_load_23'
ST_25 : Operation 4057 [1/1] (8.67ns)   --->   "%pf_23 = fpext i32 %padded_load_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4057 'fpext' 'pf_23' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 4058 [1/1] (0.00ns)   --->   "%bitcast_ln724_23 = bitcast i64 %pf_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4058 'bitcast' 'bitcast_ln724_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4059 [1/1] (0.00ns)   --->   "%trunc_ln63_115 = trunc i64 %bitcast_ln724_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4059 'trunc' 'trunc_ln63_115' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4060 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_23, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4060 'bitselect' 'tmp_102' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4061 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_23, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4061 'partselect' 'tmp_103' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4062 [1/1] (0.00ns)   --->   "%trunc_ln63_116 = trunc i64 %bitcast_ln724_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4062 'trunc' 'trunc_ln63_116' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4063 [1/1] (0.80ns)   --->   "%add_ln66_2 = add i13 %sext_ln65_226, i13 %sext_ln65_242" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4063 'add' 'add_ln66_2' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4064 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i13 %add_ln66_2" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4064 'sext' 'sext_ln66_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4065 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i13 %add_ln66_3" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4065 'sext' 'sext_ln66_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4066 [1/1] (0.82ns)   --->   "%add_ln66_4 = add i14 %sext_ln66_2, i14 %sext_ln66_1" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4066 'add' 'add_ln66_4' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4067 [1/1] (0.00ns)   --->   "%sext_ln65_304 = sext i14 %p_47" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4067 'sext' 'sext_ln65_304' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4068 [1/1] (2.38ns)   --->   "%mul_ln65_34 = mul i28 %sext_ln65_238, i28 268430552" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4068 'mul' 'mul_ln65_34' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4069 [1/1] (0.00ns)   --->   "%p_49 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_34, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4069 'partselect' 'p_49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4070 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_34, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4070 'partselect' 'trunc_ln66_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4071 [1/1] (0.00ns)   --->   "%sext_ln66_22 = sext i14 %p_47" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4071 'sext' 'sext_ln66_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4072 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_30 = add i16 %sext_ln65_304, i16 %p_49" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4072 'add' 'add_ln66_30' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_32 = add i15 %sext_ln66_22, i15 %trunc_ln66_1" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4073 'add' 'add_ln66_32' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4074 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_34 = add i16 %add_ln66_31, i16 %add_ln66_30" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4074 'add' 'add_ln66_34' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4075 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_36 = add i15 %add_ln66_33, i15 %add_ln66_32" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4075 'add' 'add_ln66_36' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4076 [1/1] (0.00ns)   --->   "%sext_ln65_321 = sext i15 %p_74" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4076 'sext' 'sext_ln65_321' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4077 [1/1] (2.38ns)   --->   "%mul_ln65_59 = mul i28 %sext_ln65_238, i28 5195" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4077 'mul' 'mul_ln65_59' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4078 [1/1] (0.00ns)   --->   "%p_76 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_59, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4078 'partselect' 'p_76' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4079 [1/1] (0.00ns)   --->   "%trunc_ln66_11 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_59, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4079 'partselect' 'trunc_ln66_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_78 = add i16 %sext_ln65_321, i16 %p_76" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4080 'add' 'add_ln66_78' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_80 = add i15 %p_74, i15 %trunc_ln66_11" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4081 'add' 'add_ln66_80' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4082 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_82 = add i16 %add_ln66_79, i16 %add_ln66_78" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4082 'add' 'add_ln66_82' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4083 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_84 = add i15 %add_ln66_81, i15 %add_ln66_80" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4083 'add' 'add_ln66_84' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4084 [1/1] (0.00ns)   --->   "%sext_ln65_340 = sext i12 %p_101" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4084 'sext' 'sext_ln65_340' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4085 [1/1] (2.38ns)   --->   "%mul_ln65_85 = mul i28 %sext_ln65_238, i28 6279" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4085 'mul' 'mul_ln65_85' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4086 [1/1] (0.00ns)   --->   "%p_103 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_85, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4086 'partselect' 'p_103' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4087 [1/1] (0.00ns)   --->   "%trunc_ln66_24 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_85, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4087 'partselect' 'trunc_ln66_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4088 [1/1] (0.00ns)   --->   "%sext_ln66_38 = sext i12 %p_101" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4088 'sext' 'sext_ln66_38' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4089 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_129 = add i16 %sext_ln65_340, i16 %p_103" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4089 'add' 'add_ln66_129' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4090 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_131 = add i15 %sext_ln66_38, i15 %trunc_ln66_24" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4090 'add' 'add_ln66_131' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4091 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_133 = add i16 %add_ln66_130, i16 %add_ln66_129" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4091 'add' 'add_ln66_133' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4092 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_135 = add i15 %add_ln66_132, i15 %add_ln66_131" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4092 'add' 'add_ln66_135' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4093 [1/1] (2.38ns)   --->   "%mul_ln65_104 = mul i26 %sext_ln65_240, i26 67108511" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4093 'mul' 'mul_ln65_104' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4094 [1/1] (0.00ns)   --->   "%p_130 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_104, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4094 'partselect' 'p_130' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4095 [1/1] (0.00ns)   --->   "%sext_ln65_396 = sext i15 %p_155" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4095 'sext' 'sext_ln65_396' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4096 [1/1] (2.38ns)   --->   "%mul_ln65_130 = mul i27 %sext_ln65_239, i27 134216833" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4096 'mul' 'mul_ln65_130' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4097 [1/1] (0.00ns)   --->   "%p_157 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_130, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4097 'partselect' 'p_157' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4098 [1/1] (0.00ns)   --->   "%sext_ln65_399 = sext i15 %p_157" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4098 'sext' 'sext_ln65_399' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4099 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_212 = add i16 %sext_ln65_396, i16 %sext_ln65_399" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4099 'add' 'add_ln66_212' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_214 = add i15 %p_155, i15 %p_157" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4100 'add' 'add_ln66_214' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4101 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_216 = add i16 %add_ln66_213, i16 %add_ln66_212" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4101 'add' 'add_ln66_216' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4102 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_218 = add i15 %add_ln66_215, i15 %add_ln66_214" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4102 'add' 'add_ln66_218' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4103 [1/1] (2.38ns)   --->   "%mul_ln65_152 = mul i27 %sext_ln65_239, i27 134216972" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4103 'mul' 'mul_ln65_152' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4104 [1/1] (0.00ns)   --->   "%p_184 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_152, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4104 'partselect' 'p_184' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4105 [1/1] (2.38ns)   --->   "%mul_ln65_173 = mul i27 %sext_ln65_239, i27 784" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4105 'mul' 'mul_ln65_173' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4106 [1/1] (0.00ns)   --->   "%p_211 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_173, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4106 'partselect' 'p_211' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4107 [1/1] (0.00ns)   --->   "%sext_ln65_492 = sext i10 %p_236" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4107 'sext' 'sext_ln65_492' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4108 [1/1] (2.38ns)   --->   "%mul_ln65_193 = mul i28 %sext_ln65_238, i28 1999" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4108 'mul' 'mul_ln65_193' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4109 [1/1] (0.00ns)   --->   "%p_238 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_193, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4109 'partselect' 'p_238' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4110 [1/1] (0.00ns)   --->   "%trunc_ln66_47 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_193, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4110 'partselect' 'trunc_ln66_47' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4111 [1/1] (0.00ns)   --->   "%sext_ln66_101 = sext i10 %p_236" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4111 'sext' 'sext_ln66_101' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_347 = add i16 %sext_ln65_492, i16 %p_238" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4112 'add' 'add_ln66_347' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_349 = add i15 %sext_ln66_101, i15 %trunc_ln66_47" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4113 'add' 'add_ln66_349' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4114 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_351 = add i16 %add_ln66_348, i16 %add_ln66_347" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4114 'add' 'add_ln66_351' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4115 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_353 = add i15 %add_ln66_350, i15 %add_ln66_349" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4115 'add' 'add_ln66_353' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4116 [1/1] (0.00ns)   --->   "%sext_ln65_504 = sext i6 %p_249" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4116 'sext' 'sext_ln65_504' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4117 [1/1] (0.00ns)   --->   "%sext_ln65_515 = sext i4 %p_254" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4117 'sext' 'sext_ln65_515' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4118 [1/1] (0.00ns)   --->   "%sext_ln65_526 = sext i4 %p_260" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4118 'sext' 'sext_ln65_526' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4119 [1/1] (0.00ns)   --->   "%p_264 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %a_22, i32 11, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4119 'partselect' 'p_264' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4120 [1/1] (0.00ns)   --->   "%sext_ln65_532 = sext i5 %p_264" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4120 'sext' 'sext_ln65_532' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4121 [1/1] (0.00ns)   --->   "%sext_ln66_128 = sext i8 %add_ln66_408" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4121 'sext' 'sext_ln66_128' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_409 = add i7 %sext_ln65_504, i7 %sext_ln65_532" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4122 'add' 'add_ln66_409' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4123 [1/1] (0.79ns)   --->   "%add_ln66_410 = add i5 %sext_ln65_515, i5 %sext_ln65_526" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4123 'add' 'add_ln66_410' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4124 [1/1] (0.00ns)   --->   "%sext_ln66_129 = sext i5 %add_ln66_410" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4124 'sext' 'sext_ln66_129' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4125 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln66_411 = add i7 %sext_ln66_129, i7 %add_ln66_409" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4125 'add' 'add_ln66_411' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4126 [1/1] (0.00ns)   --->   "%sext_ln66_130 = sext i7 %add_ln66_411" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4126 'sext' 'sext_ln66_130' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4127 [1/1] (0.76ns)   --->   "%add_ln66_412 = add i9 %sext_ln66_130, i9 %sext_ln66_128" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4127 'add' 'add_ln66_412' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4128 [1/1] (0.00ns)   --->   "%sext_ln65_552 = sext i15 %p_289" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4128 'sext' 'sext_ln65_552' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4129 [1/1] (2.38ns)   --->   "%mul_ln65_222 = mul i28 %sext_ln65_238, i28 6685" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4129 'mul' 'mul_ln65_222' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4130 [1/1] (0.00ns)   --->   "%p_291 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_222, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4130 'partselect' 'p_291' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4131 [1/1] (0.00ns)   --->   "%trunc_ln66_55 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_222, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4131 'partselect' 'trunc_ln66_55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_418 = add i16 %sext_ln65_552, i16 %p_291" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4132 'add' 'add_ln66_418' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_420 = add i15 %p_289, i15 %trunc_ln66_55" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4133 'add' 'add_ln66_420' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4134 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_422 = add i16 %add_ln66_419, i16 %add_ln66_418" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4134 'add' 'add_ln66_422' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4135 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_424 = add i15 %add_ln66_421, i15 %add_ln66_420" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4135 'add' 'add_ln66_424' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4136 [1/1] (0.00ns)   --->   "%sext_ln65_587 = sext i13 %p_316" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4136 'sext' 'sext_ln65_587' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4137 [1/1] (2.38ns)   --->   "%mul_ln65_240 = mul i27 %sext_ln65_239, i27 650" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4137 'mul' 'mul_ln65_240' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4138 [1/1] (0.00ns)   --->   "%p_318 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_240, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4138 'partselect' 'p_318' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4139 [1/1] (0.00ns)   --->   "%sext_ln65_589 = sext i15 %p_318" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4139 'sext' 'sext_ln65_589' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4140 [1/1] (0.00ns)   --->   "%sext_ln66_136 = sext i13 %p_316" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4140 'sext' 'sext_ln66_136' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_470 = add i16 %sext_ln65_587, i16 %sext_ln65_589" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4141 'add' 'add_ln66_470' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4142 [1/1] (0.00ns)   --->   "%sext_ln66_137 = sext i15 %add_ln66_471" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4142 'sext' 'sext_ln66_137' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_472 = add i15 %sext_ln66_136, i15 %p_318" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4143 'add' 'add_ln66_472' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4144 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_473 = add i16 %sext_ln66_137, i16 %add_ln66_470" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4144 'add' 'add_ln66_473' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4145 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_475 = add i15 %add_ln66_471, i15 %add_ln66_472" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4145 'add' 'add_ln66_475' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4146 [1/1] (2.38ns)   --->   "%mul_ln65_264 = mul i27 %sext_ln65_239, i27 134217107" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4146 'mul' 'mul_ln65_264' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4147 [1/1] (0.00ns)   --->   "%p_345 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_264, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4147 'partselect' 'p_345' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4148 [1/1] (0.00ns)   --->   "%sext_ln65_626 = sext i14 %p_363" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4148 'sext' 'sext_ln65_626' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4149 [1/1] (0.00ns)   --->   "%sext_ln65_634 = sext i12 %p_370" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4149 'sext' 'sext_ln65_634' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4150 [1/1] (0.00ns)   --->   "%sext_ln65_635 = sext i12 %p_371" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4150 'sext' 'sext_ln65_635' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4151 [1/1] (2.38ns)   --->   "%mul_ln65_290 = mul i23 %sext_ln65_237, i23 8388562" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4151 'mul' 'mul_ln65_290' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4152 [1/1] (0.00ns)   --->   "%p_372 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_290, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4152 'partselect' 'p_372' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4153 [1/1] (0.00ns)   --->   "%sext_ln65_636 = sext i11 %p_372" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4153 'sext' 'sext_ln65_636' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4154 [1/1] (0.80ns)   --->   "%add_ln66_553 = add i13 %sext_ln65_634, i13 %sext_ln65_636" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4154 'add' 'add_ln66_553' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4155 [1/1] (0.00ns)   --->   "%sext_ln66_166 = sext i13 %add_ln66_553" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4155 'sext' 'sext_ln66_166' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_554 = add i15 %sext_ln65_635, i15 %sext_ln65_626" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4156 'add' 'add_ln66_554' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4157 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_555 = add i15 %add_ln66_554, i15 %sext_ln66_166" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4157 'add' 'add_ln66_555' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4158 [1/1] (0.00ns)   --->   "%sext_ln65_647 = sext i9 %p_377" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4158 'sext' 'sext_ln65_647' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4159 [1/1] (0.00ns)   --->   "%shl_ln65_92 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_22, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4159 'bitconcatenate' 'shl_ln65_92' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4160 [1/1] (0.00ns)   --->   "%sext_ln65_669 = sext i19 %shl_ln65_92" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4160 'sext' 'sext_ln65_669' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4161 [1/1] (0.88ns)   --->   "%sub_ln65_77 = sub i20 %sext_ln65_669, i20 %sext_ln65_236" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4161 'sub' 'sub_ln65_77' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4162 [1/1] (0.00ns)   --->   "%p_396 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_77, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4162 'partselect' 'p_396' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4163 [1/1] (0.00ns)   --->   "%sext_ln65_677 = sext i8 %p_396" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4163 'sext' 'sext_ln65_677' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4164 [1/1] (0.77ns)   --->   "%add_ln66_597 = add i10 %sext_ln65_677, i10 %sext_ln65_647" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4164 'add' 'add_ln66_597' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4165 [1/1] (0.00ns)   --->   "%p_421 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a_22, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4165 'partselect' 'p_421' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4166 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_22, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4166 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4167 [1/1] (0.00ns)   --->   "%sext_ln65_738 = sext i20 %tmp_73" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4167 'sext' 'sext_ln65_738' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4168 [1/1] (0.89ns)   --->   "%sub_ln65_161 = sub i21 %sext_ln65_235, i21 %sext_ln65_738" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4168 'sub' 'sub_ln65_161' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4169 [1/1] (0.00ns)   --->   "%p_447 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_161, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4169 'partselect' 'p_447' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4170 [1/1] (0.00ns)   --->   "%sext_ln65_748 = sext i9 %p_447" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4170 'sext' 'sext_ln65_748' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4171 [1/1] (0.00ns)   --->   "%sext_ln66_223 = sext i10 %add_ln66_649" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4171 'sext' 'sext_ln66_223' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4172 [1/1] (0.78ns)   --->   "%add_ln66_650 = add i11 %sext_ln66_223, i11 %sext_ln65_748" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4172 'add' 'add_ln66_650' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4173 [1/1] (0.00ns)   --->   "%sext_ln66_224 = sext i11 %add_ln66_650" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4173 'sext' 'sext_ln66_224' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4174 [1/1] (0.00ns)   --->   "%sext_ln66_227 = sext i11 %add_ln66_653" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4174 'sext' 'sext_ln66_227' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4175 [1/1] (0.79ns)   --->   "%add_ln66_654 = add i12 %sext_ln66_227, i12 %sext_ln66_224" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4175 'add' 'add_ln66_654' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_110 = sub i20 0, i20 %sext_ln65_669" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4176 'sub' 'sub_ln65_110' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4177 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln65_111 = sub i20 %sub_ln65_110, i20 %sext_ln65_236" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4177 'sub' 'sub_ln65_111' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4178 [1/1] (0.00ns)   --->   "%p_468 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_111, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4178 'partselect' 'p_468' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4179 [1/1] (0.00ns)   --->   "%sext_ln65_797 = sext i11 %p_491" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4179 'sext' 'sext_ln65_797' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4180 [1/1] (2.38ns)   --->   "%mul_ln65_334 = mul i26 %sext_ln65_240, i26 497" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4180 'mul' 'mul_ln65_334' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4181 [1/1] (0.00ns)   --->   "%p_493 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_334, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4181 'partselect' 'p_493' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4182 [1/1] (0.00ns)   --->   "%sext_ln65_799 = sext i14 %p_493" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4182 'sext' 'sext_ln65_799' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4183 [1/1] (0.83ns)   --->   "%add_ln66_696 = add i15 %sext_ln65_797, i15 %sext_ln65_799" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4183 'add' 'add_ln66_696' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4184 [1/1] (0.00ns)   --->   "%sext_ln65_817 = sext i7 %p_518" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4184 'sext' 'sext_ln65_817' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4185 [1/1] (2.38ns)   --->   "%mul_ln65_359 = mul i27 %sext_ln65_239, i27 592" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4185 'mul' 'mul_ln65_359' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4186 [1/1] (0.00ns)   --->   "%p_520 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_359, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4186 'partselect' 'p_520' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4187 [1/1] (0.00ns)   --->   "%sext_ln65_818 = sext i15 %p_520" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4187 'sext' 'sext_ln65_818' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4188 [1/1] (0.00ns)   --->   "%sext_ln66_274 = sext i7 %p_518" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4188 'sext' 'sext_ln66_274' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_730 = add i16 %sext_ln65_817, i16 %sext_ln65_818" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4189 'add' 'add_ln66_730' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_732 = add i15 %sext_ln66_274, i15 %p_520" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4190 'add' 'add_ln66_732' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4191 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_734 = add i16 %add_ln66_731, i16 %add_ln66_730" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4191 'add' 'add_ln66_734' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4192 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_736 = add i15 %add_ln66_733, i15 %add_ln66_732" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4192 'add' 'add_ln66_736' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4193 [1/1] (0.00ns)   --->   "%shl_ln65_114 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_22, i7 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4193 'bitconcatenate' 'shl_ln65_114' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln65_837 = sext i23 %shl_ln65_114" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4194 'sext' 'sext_ln65_837' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4195 [1/1] (0.00ns)   --->   "%shl_ln65_115 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_22, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4195 'bitconcatenate' 'shl_ln65_115' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4196 [1/1] (0.00ns)   --->   "%sext_ln65_838 = sext i21 %shl_ln65_115" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4196 'sext' 'sext_ln65_838' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4197 [1/1] (0.00ns)   --->   "%sext_ln65_839 = sext i21 %shl_ln65_115" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4197 'sext' 'sext_ln65_839' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4198 [1/1] (0.92ns)   --->   "%sub_ln65_118 = sub i24 %sext_ln65_837, i24 %sext_ln65_839" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4198 'sub' 'sub_ln65_118' <Predicate = (!icmp_ln50)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4199 [1/1] (0.00ns)   --->   "%p_546 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln65_118, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4199 'partselect' 'p_546' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4200 [1/1] (0.00ns)   --->   "%sext_ln65_863 = sext i14 %p_571" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4200 'sext' 'sext_ln65_863' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4201 [1/1] (0.00ns)   --->   "%sext_ln65_864 = sext i14 %p_572" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4201 'sext' 'sext_ln65_864' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_120 = sub i22 0, i22 %sext_ln65_838" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4202 'sub' 'sub_ln65_120' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4203 [1/1] (0.00ns)   --->   "%shl_ln65_116 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_22, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4203 'bitconcatenate' 'shl_ln65_116' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4204 [1/1] (0.00ns)   --->   "%sext_ln65_861 = sext i18 %shl_ln65_116" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4204 'sext' 'sext_ln65_861' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4205 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln65_121 = sub i22 %sub_ln65_120, i22 %sext_ln65_861" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4205 'sub' 'sub_ln65_121' <Predicate = (!icmp_ln50)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4206 [1/1] (0.00ns)   --->   "%p_573 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_121, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4206 'partselect' 'p_573' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4207 [1/1] (0.00ns)   --->   "%sext_ln65_867 = sext i10 %p_573" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4207 'sext' 'sext_ln65_867' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4208 [1/1] (0.83ns)   --->   "%add_ln66_831 = add i15 %sext_ln65_863, i15 %sext_ln65_867" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4208 'add' 'add_ln66_831' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4209 [1/1] (0.00ns)   --->   "%sext_ln66_291 = sext i15 %add_ln66_831" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4209 'sext' 'sext_ln66_291' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4210 [1/1] (0.00ns)   --->   "%sext_ln66_292 = sext i14 %p_572" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4210 'sext' 'sext_ln66_292' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_832 = add i16 %sext_ln65_864, i16 %p_564" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4211 'add' 'add_ln66_832' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_833 = add i15 %sext_ln66_292, i15 %trunc_ln66_100" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4212 'add' 'add_ln66_833' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4213 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_834 = add i16 %add_ln66_832, i16 %sext_ln66_291" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4213 'add' 'add_ln66_834' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4214 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_836 = add i15 %add_ln66_833, i15 %add_ln66_831" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4214 'add' 'add_ln66_836' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4215 [1/1] (2.38ns)   --->   "%mul_ln65_432 = mul i28 %sext_ln65_238, i28 268427473" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4215 'mul' 'mul_ln65_432' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4216 [1/1] (0.00ns)   --->   "%p_600 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_432, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4216 'partselect' 'p_600' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4217 [1/1] (0.00ns)   --->   "%trunc_ln66_109 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_432, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4217 'partselect' 'trunc_ln66_109' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_880 = add i16 %p_598, i16 %p_600" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4218 'add' 'add_ln66_880' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_882 = add i15 %trunc_ln66_110, i15 %trunc_ln66_109" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4219 'add' 'add_ln66_882' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4220 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_884 = add i16 %add_ln66_881, i16 %add_ln66_880" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4220 'add' 'add_ln66_884' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4221 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_886 = add i15 %add_ln66_883, i15 %add_ln66_882" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4221 'add' 'add_ln66_886' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4222 [1/1] (0.00ns)   --->   "%p_621 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_22, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4222 'partselect' 'p_621' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4223 [1/1] (0.00ns)   --->   "%sext_ln65_890 = sext i4 %p_621" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4223 'sext' 'sext_ln65_890' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4224 [1/1] (0.00ns)   --->   "%sext_ln66_315 = sext i7 %add_ln66_947" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4224 'sext' 'sext_ln66_315' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4225 [1/1] (0.79ns)   --->   "%add_ln66_948 = add i5 %sext_ln65_890, i5 %sext_ln65_526" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4225 'add' 'add_ln66_948' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4226 [1/1] (0.00ns)   --->   "%sext_ln66_316 = sext i5 %add_ln66_948" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4226 'sext' 'sext_ln66_316' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4227 [1/1] (0.00ns)   --->   "%sext_ln66_317 = sext i5 %add_ln66_949" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4227 'sext' 'sext_ln66_317' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4228 [1/1] (0.78ns)   --->   "%add_ln66_950 = add i6 %sext_ln66_317, i6 %sext_ln66_316" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4228 'add' 'add_ln66_950' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4229 [1/1] (0.00ns)   --->   "%sext_ln66_318 = sext i6 %add_ln66_950" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4229 'sext' 'sext_ln66_318' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4230 [1/1] (0.77ns)   --->   "%add_ln66_951 = add i8 %sext_ln66_318, i8 %sext_ln66_315" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4230 'add' 'add_ln66_951' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4231 [1/1] (0.00ns)   --->   "%sext_ln65_909 = sext i15 %p_646" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4231 'sext' 'sext_ln65_909' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4232 [1/1] (2.38ns)   --->   "%mul_ln65_461 = mul i27 %sext_ln65_239, i27 939" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4232 'mul' 'mul_ln65_461' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4233 [1/1] (0.00ns)   --->   "%p_648 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_461, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4233 'partselect' 'p_648' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4234 [1/1] (0.00ns)   --->   "%sext_ln65_911 = sext i15 %p_648" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4234 'sext' 'sext_ln65_911' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_957 = add i16 %sext_ln65_909, i16 %sext_ln65_911" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4235 'add' 'add_ln66_957' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_959 = add i15 %p_646, i15 %p_648" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4236 'add' 'add_ln66_959' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4237 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_961 = add i16 %add_ln66_958, i16 %add_ln66_957" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4237 'add' 'add_ln66_961' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4238 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_963 = add i15 %add_ln66_960, i15 %add_ln66_959" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4238 'add' 'add_ln66_963' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4239 [1/1] (0.00ns)   --->   "%sext_ln65_934 = sext i13 %p_673" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4239 'sext' 'sext_ln65_934' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4240 [1/1] (2.38ns)   --->   "%mul_ln65_484 = mul i28 %sext_ln65_238, i28 268433164" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4240 'mul' 'mul_ln65_484' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4241 [1/1] (0.00ns)   --->   "%p_675 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_484, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4241 'partselect' 'p_675' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4242 [1/1] (0.00ns)   --->   "%trunc_ln66_143 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_484, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4242 'partselect' 'trunc_ln66_143' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4243 [1/1] (0.00ns)   --->   "%sext_ln66_329 = sext i13 %p_673" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4243 'sext' 'sext_ln66_329' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1008 = add i16 %sext_ln65_934, i16 %p_675" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4244 'add' 'add_ln66_1008' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1010 = add i15 %sext_ln66_329, i15 %trunc_ln66_143" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4245 'add' 'add_ln66_1010' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4246 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1012 = add i16 %add_ln66_1009, i16 %add_ln66_1008" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4246 'add' 'add_ln66_1012' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4247 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1014 = add i15 %add_ln66_1011, i15 %add_ln66_1010" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4247 'add' 'add_ln66_1014' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4248 [1/1] (2.38ns)   --->   "%mul_ln65_507 = mul i24 %sext_ln65_225, i24 90" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4248 'mul' 'mul_ln65_507' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4249 [1/1] (0.00ns)   --->   "%p_700 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_507, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4249 'partselect' 'p_700' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4250 [1/1] (2.38ns)   --->   "%mul_ln65_508 = mul i26 %sext_ln65_231, i26 67108571" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4250 'mul' 'mul_ln65_508' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4251 [1/1] (0.00ns)   --->   "%p_701 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_508, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4251 'partselect' 'p_701' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4252 [1/1] (0.00ns)   --->   "%sext_ln65_957 = sext i14 %p_701" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4252 'sext' 'sext_ln65_957' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4253 [1/1] (0.00ns)   --->   "%sext_ln66_340 = sext i14 %p_701" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4253 'sext' 'sext_ln66_340' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_25 : Operation 4254 [1/1] (0.85ns)   --->   "%add_ln66_1056 = add i16 %sext_ln65_957, i16 %p_693" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4254 'add' 'add_ln66_1056' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4255 [1/1] (0.84ns)   --->   "%add_ln66_1058 = add i15 %sext_ln66_340, i15 %trunc_ln66_151" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4255 'add' 'add_ln66_1058' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 9.61>
ST_26 : Operation 4256 [1/1] (0.00ns)   --->   "%zext_ln63_69 = zext i11 %tmp_103" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4256 'zext' 'zext_ln63_69' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4257 [1/1] (0.00ns)   --->   "%zext_ln63_74_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_116" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4257 'bitconcatenate' 'zext_ln63_74_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4258 [1/1] (0.00ns)   --->   "%zext_ln63_115 = zext i53 %zext_ln63_74_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4258 'zext' 'zext_ln63_115' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4259 [1/1] (1.10ns)   --->   "%sub_ln63_69 = sub i54 0, i54 %zext_ln63_115" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4259 'sub' 'sub_ln63_69' <Predicate = (!icmp_ln50 & tmp_102)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4260 [1/1] (0.40ns)   --->   "%select_ln63_92 = select i1 %tmp_102, i54 %sub_ln63_69, i54 %zext_ln63_115" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4260 'select' 'select_ln63_92' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4261 [1/1] (1.08ns)   --->   "%icmp_ln63_115 = icmp_eq  i63 %trunc_ln63_115, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4261 'icmp' 'icmp_ln63_115' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4262 [1/1] (0.80ns)   --->   "%sub_ln63_70 = sub i12 1075, i12 %zext_ln63_69" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4262 'sub' 'sub_ln63_70' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4263 [1/1] (0.80ns)   --->   "%icmp_ln63_116 = icmp_sgt  i12 %sub_ln63_70, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4263 'icmp' 'icmp_ln63_116' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4264 [1/1] (0.80ns)   --->   "%add_ln63_23 = add i12 %sub_ln63_70, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4264 'add' 'add_ln63_23' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4265 [1/1] (0.80ns)   --->   "%sub_ln63_71 = sub i12 12, i12 %sub_ln63_70" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4265 'sub' 'sub_ln63_71' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4266 [1/1] (0.37ns)   --->   "%select_ln63_93 = select i1 %icmp_ln63_116, i12 %add_ln63_23, i12 %sub_ln63_71" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4266 'select' 'select_ln63_93' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4267 [1/1] (0.00ns)   --->   "%sext_ln63_46 = sext i12 %select_ln63_93" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4267 'sext' 'sext_ln63_46' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4268 [1/1] (0.80ns)   --->   "%icmp_ln63_117 = icmp_eq  i12 %sub_ln63_70, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4268 'icmp' 'icmp_ln63_117' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4269 [1/1] (0.00ns)   --->   "%trunc_ln63_117 = trunc i54 %select_ln63_92" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4269 'trunc' 'trunc_ln63_117' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4270 [1/1] (0.80ns)   --->   "%icmp_ln63_118 = icmp_ult  i12 %select_ln63_93, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4270 'icmp' 'icmp_ln63_118' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4271 [1/1] (0.00ns)   --->   "%zext_ln63_116 = zext i32 %sext_ln63_46" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4271 'zext' 'zext_ln63_116' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4272 [1/1] (1.50ns)   --->   "%ashr_ln63_23 = ashr i54 %select_ln63_92, i54 %zext_ln63_116" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4272 'ashr' 'ashr_ln63_23' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node a_23)   --->   "%trunc_ln63_118 = trunc i54 %ashr_ln63_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4273 'trunc' 'trunc_ln63_118' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node a_23)   --->   "%bitcast_ln724_50 = bitcast i32 %padded_load_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4274 'bitcast' 'bitcast_ln724_50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node a_23)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_50, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4275 'bitselect' 'tmp_104' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node a_23)   --->   "%select_ln63_208 = select i1 %tmp_104, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4276 'select' 'select_ln63_208' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node a_23)   --->   "%select_ln63_94 = select i1 %icmp_ln63_118, i16 %trunc_ln63_118, i16 %select_ln63_208" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4277 'select' 'select_ln63_94' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4278 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_93, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4278 'partselect' 'tmp_105' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4279 [1/1] (0.76ns)   --->   "%icmp_ln63_119 = icmp_eq  i8 %tmp_105, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4279 'icmp' 'icmp_ln63_119' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4280 [1/1] (0.00ns)   --->   "%sext_ln63_46cast = trunc i32 %sext_ln63_46" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4280 'trunc' 'sext_ln63_46cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4281 [1/1] (0.90ns)   --->   "%shl_ln63_23 = shl i16 %trunc_ln63_117, i16 %sext_ln63_46cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4281 'shl' 'shl_ln63_23' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_178)   --->   "%select_ln63_95 = select i1 %icmp_ln63_119, i16 %shl_ln63_23, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4282 'select' 'select_ln63_95' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4283 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_178)   --->   "%select_ln63_177 = select i1 %icmp_ln63_115, i16 0, i16 %select_ln63_95" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4283 'select' 'select_ln63_177' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4284 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_178)   --->   "%xor_ln63_46 = xor i1 %icmp_ln63_115, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4284 'xor' 'xor_ln63_46' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_178)   --->   "%and_ln63_46 = and i1 %icmp_ln63_117, i1 %xor_ln63_46" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4285 'and' 'and_ln63_46' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4286 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_178 = select i1 %and_ln63_46, i16 %trunc_ln63_117, i16 %select_ln63_177" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4286 'select' 'select_ln63_178' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4287 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_47)   --->   "%or_ln63_23 = or i1 %icmp_ln63_115, i1 %icmp_ln63_117" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4287 'or' 'or_ln63_23' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4288 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_47)   --->   "%xor_ln63_47 = xor i1 %or_ln63_23, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4288 'xor' 'xor_ln63_47' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4289 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_47 = and i1 %icmp_ln63_116, i1 %xor_ln63_47" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4289 'and' 'and_ln63_47' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4290 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_23 = select i1 %and_ln63_47, i16 %select_ln63_94, i16 %select_ln63_178" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4290 'select' 'a_23' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4291 [1/1] (0.00ns)   --->   "%sext_ln65_243 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4291 'sext' 'sext_ln65_243' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4292 [1/1] (0.00ns)   --->   "%sext_ln65_244 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4292 'sext' 'sext_ln65_244' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4293 [1/1] (0.00ns)   --->   "%sext_ln65_245 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4293 'sext' 'sext_ln65_245' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4294 [1/1] (0.00ns)   --->   "%sext_ln65_247 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4294 'sext' 'sext_ln65_247' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4295 [1/1] (0.00ns)   --->   "%sext_ln65_248 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4295 'sext' 'sext_ln65_248' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4296 [1/1] (0.00ns)   --->   "%sext_ln65_249 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4296 'sext' 'sext_ln65_249' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4297 [1/1] (0.00ns)   --->   "%sext_ln65_250 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4297 'sext' 'sext_ln65_250' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4298 [1/1] (2.38ns)   --->   "%mul_ln65_12 = mul i24 %sext_ln65_250, i24 16777130" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4298 'mul' 'mul_ln65_12' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4299 [1/1] (0.00ns)   --->   "%p_23 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_12, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4299 'partselect' 'p_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : [1/1] (0.93ns)   --->   Input mux for Operation 4300 '%pf_24 = fpext i32 %padded_load_24'
ST_26 : Operation 4300 [1/1] (8.67ns)   --->   "%pf_24 = fpext i32 %padded_load_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4300 'fpext' 'pf_24' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 4301 [1/1] (0.00ns)   --->   "%bitcast_ln724_24 = bitcast i64 %pf_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4301 'bitcast' 'bitcast_ln724_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4302 [1/1] (0.00ns)   --->   "%trunc_ln63_120 = trunc i64 %bitcast_ln724_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4302 'trunc' 'trunc_ln63_120' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4303 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_24, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4303 'bitselect' 'tmp_106' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4304 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_24, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4304 'partselect' 'tmp_107' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4305 [1/1] (0.00ns)   --->   "%trunc_ln63_121 = trunc i64 %bitcast_ln724_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4305 'trunc' 'trunc_ln63_121' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4306 [1/1] (2.38ns)   --->   "%mul_ln65_35 = mul i28 %sext_ln65_249, i28 268434121" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4306 'mul' 'mul_ln65_35' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4307 [1/1] (0.00ns)   --->   "%p_50 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_35, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4307 'partselect' 'p_50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4308 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_35, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4308 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4309 [1/1] (2.38ns)   --->   "%mul_ln65_60 = mul i28 %sext_ln65_249, i28 1525" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4309 'mul' 'mul_ln65_60' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4310 [1/1] (0.00ns)   --->   "%p_77 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_60, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4310 'partselect' 'p_77' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4311 [1/1] (0.00ns)   --->   "%trunc_ln66_9 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_60, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4311 'partselect' 'trunc_ln66_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4312 [1/1] (2.38ns)   --->   "%mul_ln65_86 = mul i27 %sext_ln65_248, i27 924" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4312 'mul' 'mul_ln65_86' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4313 [1/1] (0.00ns)   --->   "%p_104 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_86, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4313 'partselect' 'p_104' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4314 [1/1] (0.00ns)   --->   "%sext_ln65_365 = sext i13 %p_123" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4314 'sext' 'sext_ln65_365' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4315 [1/1] (0.00ns)   --->   "%sext_ln65_366 = sext i14 %p_124" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4315 'sext' 'sext_ln65_366' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4316 [1/1] (0.00ns)   --->   "%sext_ln65_367 = sext i12 %p_125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4316 'sext' 'sext_ln65_367' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4317 [1/1] (2.38ns)   --->   "%mul_ln65_105 = mul i24 %sext_ln65_250, i24 16777100" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4317 'mul' 'mul_ln65_105' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4318 [1/1] (0.00ns)   --->   "%p_131 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_105, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4318 'partselect' 'p_131' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4319 [1/1] (0.00ns)   --->   "%sext_ln65_375 = sext i12 %p_131" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4319 'sext' 'sext_ln65_375' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4320 [1/1] (0.82ns)   --->   "%add_ln66_178 = add i14 %sext_ln65_375, i14 %sext_ln65_365" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4320 'add' 'add_ln66_178' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4321 [1/1] (0.00ns)   --->   "%sext_ln66_48 = sext i14 %add_ln66_178" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4321 'sext' 'sext_ln66_48' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_179 = add i15 %sext_ln65_367, i15 %sext_ln65_366" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4322 'add' 'add_ln66_179' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4323 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_180 = add i15 %add_ln66_179, i15 %sext_ln66_48" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4323 'add' 'add_ln66_180' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4324 [1/1] (2.38ns)   --->   "%mul_ln65_131 = mul i28 %sext_ln65_249, i28 268433699" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4324 'mul' 'mul_ln65_131' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4325 [1/1] (0.00ns)   --->   "%p_158 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_131, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4325 'partselect' 'p_158' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4326 [1/1] (0.00ns)   --->   "%trunc_ln66_31 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_131, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4326 'partselect' 'trunc_ln66_31' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4327 [1/1] (2.38ns)   --->   "%mul_ln65_153 = mul i24 %sext_ln65_250, i24 16777109" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4327 'mul' 'mul_ln65_153' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4328 [1/1] (0.00ns)   --->   "%p_185 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_153, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4328 'partselect' 'p_185' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4329 [1/1] (0.00ns)   --->   "%sext_ln65_446 = sext i11 %p_203" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4329 'sext' 'sext_ln65_446' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4330 [1/1] (0.00ns)   --->   "%sext_ln65_449 = sext i15 %p_205" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4330 'sext' 'sext_ln65_449' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4331 [1/1] (0.00ns)   --->   "%sext_ln65_460 = sext i15 %p_211" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4331 'sext' 'sext_ln65_460' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4332 [1/1] (2.38ns)   --->   "%mul_ln65_174 = mul i25 %sext_ln65_247, i25 207" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4332 'mul' 'mul_ln65_174' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4333 [1/1] (0.00ns)   --->   "%p_212 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_174, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4333 'partselect' 'p_212' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4334 [1/1] (0.00ns)   --->   "%sext_ln65_461 = sext i13 %p_212" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4334 'sext' 'sext_ln65_461' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4335 [1/1] (0.00ns)   --->   "%sext_ln66_85 = sext i13 %p_212" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4335 'sext' 'sext_ln66_85' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_307 = add i16 %sext_ln65_461, i16 %sext_ln65_460" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4336 'add' 'add_ln66_307' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4337 [1/1] (0.00ns)   --->   "%sext_ln66_86 = sext i11 %p_203" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4337 'sext' 'sext_ln66_86' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4338 [1/1] (0.84ns)   --->   "%add_ln66_308 = add i16 %sext_ln65_446, i16 %sext_ln65_449" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4338 'add' 'add_ln66_308' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_309 = add i15 %sext_ln66_85, i15 %p_211" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4339 'add' 'add_ln66_309' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4340 [1/1] (0.84ns)   --->   "%add_ln66_310 = add i15 %sext_ln66_86, i15 %p_205" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4340 'add' 'add_ln66_310' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4341 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_311 = add i16 %add_ln66_308, i16 %add_ln66_307" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4341 'add' 'add_ln66_311' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4342 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_313 = add i15 %add_ln66_310, i15 %add_ln66_309" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4342 'add' 'add_ln66_313' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4343 [1/1] (2.38ns)   --->   "%mul_ln65_194 = mul i27 %sext_ln65_248, i27 757" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4343 'mul' 'mul_ln65_194' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4344 [1/1] (0.00ns)   --->   "%p_239 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_194, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4344 'partselect' 'p_239' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4345 [1/1] (2.38ns)   --->   "%mul_ln65_223 = mul i28 %sext_ln65_249, i28 268434281" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4345 'mul' 'mul_ln65_223' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4346 [1/1] (0.00ns)   --->   "%p_292 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_223, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4346 'partselect' 'p_292' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4347 [1/1] (0.00ns)   --->   "%trunc_ln66_52 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_223, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4347 'partselect' 'trunc_ln66_52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4348 [1/1] (2.38ns)   --->   "%mul_ln65_265 = mul i25 %sext_ln65_247, i25 33554287" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4348 'mul' 'mul_ln65_265' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4349 [1/1] (0.00ns)   --->   "%p_346 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_265, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4349 'partselect' 'p_346' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4350 [1/1] (2.38ns)   --->   "%mul_ln65_291 = mul i26 %sext_ln65_244, i26 506" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4350 'mul' 'mul_ln65_291' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4351 [1/1] (0.00ns)   --->   "%p_373 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_291, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4351 'partselect' 'p_373' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4352 [1/1] (0.00ns)   --->   "%shl_ln65_93 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_23, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4352 'bitconcatenate' 'shl_ln65_93' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4353 [1/1] (0.00ns)   --->   "%sext_ln65_671 = sext i20 %shl_ln65_93" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4353 'sext' 'sext_ln65_671' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4354 [1/1] (0.89ns)   --->   "%add_ln65_15 = add i21 %sext_ln65_671, i21 %sext_ln65_243" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4354 'add' 'add_ln65_15' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4355 [1/1] (0.00ns)   --->   "%p_397 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln65_15, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4355 'partselect' 'p_397' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4356 [1/1] (0.00ns)   --->   "%sext_ln65_679 = sext i9 %p_397" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4356 'sext' 'sext_ln65_679' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4357 [1/1] (0.00ns)   --->   "%sext_ln66_183 = sext i10 %add_ln66_597" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4357 'sext' 'sext_ln66_183' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4358 [1/1] (0.78ns)   --->   "%add_ln66_598 = add i11 %sext_ln66_183, i11 %sext_ln65_679" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4358 'add' 'add_ln66_598' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4359 [1/1] (0.00ns)   --->   "%sext_ln66_184 = sext i11 %add_ln66_598" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4359 'sext' 'sext_ln66_184' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4360 [1/1] (0.00ns)   --->   "%sext_ln66_186 = sext i10 %add_ln66_601" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4360 'sext' 'sext_ln66_186' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4361 [1/1] (0.79ns)   --->   "%add_ln66_602 = add i12 %sext_ln66_186, i12 %sext_ln66_184" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4361 'add' 'add_ln66_602' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4362 [1/1] (0.00ns)   --->   "%sext_ln65_703 = sext i10 %p_417" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4362 'sext' 'sext_ln65_703' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4363 [1/1] (0.00ns)   --->   "%sext_ln65_706 = sext i9 %p_419" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4363 'sext' 'sext_ln65_706' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4364 [1/1] (2.38ns)   --->   "%mul_ln65_305 = mul i21 %sext_ln65_243, i21 11" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4364 'mul' 'mul_ln65_305' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4365 [1/1] (0.00ns)   --->   "%p_422 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln65_305, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4365 'partselect' 'p_422' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4366 [1/1] (0.00ns)   --->   "%sext_ln65_711 = sext i9 %p_422" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4366 'sext' 'sext_ln65_711' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4367 [1/1] (0.77ns)   --->   "%add_ln66_620 = add i10 %sext_ln65_706, i10 %sext_ln65_711" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4367 'add' 'add_ln66_620' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4368 [1/1] (0.00ns)   --->   "%sext_ln66_203 = sext i10 %add_ln66_620" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4368 'sext' 'sext_ln66_203' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4369 [1/1] (0.78ns)   --->   "%add_ln66_621 = add i11 %sext_ln66_203, i11 %sext_ln65_703" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4369 'add' 'add_ln66_621' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4370 [1/1] (2.38ns)   --->   "%mul_ln65_313 = mul i22 %sext_ln65_245, i22 4194281" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4370 'mul' 'mul_ln65_313' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4371 [1/1] (0.00ns)   --->   "%p_448 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_313, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4371 'partselect' 'p_448' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4372 [1/1] (2.38ns)   --->   "%mul_ln65_360 = mul i28 %sext_ln65_249, i28 1858" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4372 'mul' 'mul_ln65_360' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4373 [1/1] (0.00ns)   --->   "%p_521 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_360, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4373 'partselect' 'p_521' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4374 [1/1] (0.00ns)   --->   "%trunc_ln66_85 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_360, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4374 'partselect' 'trunc_ln66_85' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4375 [1/1] (0.00ns)   --->   "%sext_ln65_843 = sext i12 %p_546" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4375 'sext' 'sext_ln65_843' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4376 [1/1] (2.38ns)   --->   "%mul_ln65_382 = mul i22 %sext_ln65_245, i22 29" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4376 'mul' 'mul_ln65_382' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4377 [1/1] (0.00ns)   --->   "%p_547 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_382, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4377 'partselect' 'p_547' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4378 [1/1] (0.00ns)   --->   "%sext_ln65_844 = sext i10 %p_547" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4378 'sext' 'sext_ln65_844' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4379 [1/1] (0.80ns)   --->   "%add_ln66_783 = add i13 %sext_ln65_844, i13 %sext_ln65_843" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4379 'add' 'add_ln66_783' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4380 [1/1] (2.38ns)   --->   "%mul_ln65_407 = mul i27 %sext_ln65_248, i27 554" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4380 'mul' 'mul_ln65_407' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4381 [1/1] (0.00ns)   --->   "%p_574 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_407, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4381 'partselect' 'p_574' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4382 [1/1] (2.38ns)   --->   "%mul_ln65_433 = mul i28 %sext_ln65_249, i28 2642" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4382 'mul' 'mul_ln65_433' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4383 [1/1] (0.00ns)   --->   "%p_601 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_433, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4383 'partselect' 'p_601' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4384 [1/1] (0.00ns)   --->   "%trunc_ln66_106 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_433, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4384 'partselect' 'trunc_ln66_106' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4385 [1/1] (2.38ns)   --->   "%mul_ln65_462 = mul i26 %sext_ln65_244, i26 303" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4385 'mul' 'mul_ln65_462' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4386 [1/1] (0.00ns)   --->   "%p_649 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_462, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4386 'partselect' 'p_649' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_26 : Operation 4387 [1/1] (2.38ns)   --->   "%mul_ln65_485 = mul i27 %sext_ln65_248, i27 134217011" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4387 'mul' 'mul_ln65_485' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4388 [1/1] (0.00ns)   --->   "%p_676 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_485, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4388 'partselect' 'p_676' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 9.61>
ST_27 : Operation 4389 [1/1] (0.00ns)   --->   "%zext_ln63_72 = zext i11 %tmp_107" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4389 'zext' 'zext_ln63_72' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4390 [1/1] (0.00ns)   --->   "%zext_ln63_77_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_121" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4390 'bitconcatenate' 'zext_ln63_77_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4391 [1/1] (0.00ns)   --->   "%zext_ln63_117 = zext i53 %zext_ln63_77_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4391 'zext' 'zext_ln63_117' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4392 [1/1] (1.10ns)   --->   "%sub_ln63_72 = sub i54 0, i54 %zext_ln63_117" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4392 'sub' 'sub_ln63_72' <Predicate = (!icmp_ln50 & tmp_106)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4393 [1/1] (0.40ns)   --->   "%select_ln63_96 = select i1 %tmp_106, i54 %sub_ln63_72, i54 %zext_ln63_117" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4393 'select' 'select_ln63_96' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4394 [1/1] (1.08ns)   --->   "%icmp_ln63_120 = icmp_eq  i63 %trunc_ln63_120, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4394 'icmp' 'icmp_ln63_120' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4395 [1/1] (0.80ns)   --->   "%sub_ln63_73 = sub i12 1075, i12 %zext_ln63_72" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4395 'sub' 'sub_ln63_73' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4396 [1/1] (0.80ns)   --->   "%icmp_ln63_121 = icmp_sgt  i12 %sub_ln63_73, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4396 'icmp' 'icmp_ln63_121' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4397 [1/1] (0.80ns)   --->   "%add_ln63_24 = add i12 %sub_ln63_73, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4397 'add' 'add_ln63_24' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4398 [1/1] (0.80ns)   --->   "%sub_ln63_74 = sub i12 12, i12 %sub_ln63_73" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4398 'sub' 'sub_ln63_74' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4399 [1/1] (0.37ns)   --->   "%select_ln63_97 = select i1 %icmp_ln63_121, i12 %add_ln63_24, i12 %sub_ln63_74" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4399 'select' 'select_ln63_97' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4400 [1/1] (0.00ns)   --->   "%sext_ln63_48 = sext i12 %select_ln63_97" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4400 'sext' 'sext_ln63_48' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4401 [1/1] (0.80ns)   --->   "%icmp_ln63_122 = icmp_eq  i12 %sub_ln63_73, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4401 'icmp' 'icmp_ln63_122' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4402 [1/1] (0.00ns)   --->   "%trunc_ln63_122 = trunc i54 %select_ln63_96" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4402 'trunc' 'trunc_ln63_122' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4403 [1/1] (0.80ns)   --->   "%icmp_ln63_123 = icmp_ult  i12 %select_ln63_97, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4403 'icmp' 'icmp_ln63_123' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4404 [1/1] (0.00ns)   --->   "%zext_ln63_118 = zext i32 %sext_ln63_48" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4404 'zext' 'zext_ln63_118' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4405 [1/1] (1.50ns)   --->   "%ashr_ln63_24 = ashr i54 %select_ln63_96, i54 %zext_ln63_118" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4405 'ashr' 'ashr_ln63_24' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4406 [1/1] (0.00ns) (grouped into LUT with out node a_24)   --->   "%trunc_ln63_123 = trunc i54 %ashr_ln63_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4406 'trunc' 'trunc_ln63_123' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4407 [1/1] (0.00ns) (grouped into LUT with out node a_24)   --->   "%bitcast_ln724_51 = bitcast i32 %padded_load_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4407 'bitcast' 'bitcast_ln724_51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4408 [1/1] (0.00ns) (grouped into LUT with out node a_24)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_51, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4408 'bitselect' 'tmp_108' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4409 [1/1] (0.00ns) (grouped into LUT with out node a_24)   --->   "%select_ln63_210 = select i1 %tmp_108, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4409 'select' 'select_ln63_210' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node a_24)   --->   "%select_ln63_98 = select i1 %icmp_ln63_123, i16 %trunc_ln63_123, i16 %select_ln63_210" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4410 'select' 'select_ln63_98' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4411 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_97, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4411 'partselect' 'tmp_109' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4412 [1/1] (0.76ns)   --->   "%icmp_ln63_124 = icmp_eq  i8 %tmp_109, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4412 'icmp' 'icmp_ln63_124' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4413 [1/1] (0.00ns)   --->   "%sext_ln63_48cast = trunc i32 %sext_ln63_48" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4413 'trunc' 'sext_ln63_48cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4414 [1/1] (0.90ns)   --->   "%shl_ln63_24 = shl i16 %trunc_ln63_122, i16 %sext_ln63_48cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4414 'shl' 'shl_ln63_24' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4415 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_181)   --->   "%select_ln63_99 = select i1 %icmp_ln63_124, i16 %shl_ln63_24, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4415 'select' 'select_ln63_99' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4416 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_181)   --->   "%select_ln63_180 = select i1 %icmp_ln63_120, i16 0, i16 %select_ln63_99" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4416 'select' 'select_ln63_180' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4417 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_181)   --->   "%xor_ln63_48 = xor i1 %icmp_ln63_120, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4417 'xor' 'xor_ln63_48' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4418 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_181)   --->   "%and_ln63_48 = and i1 %icmp_ln63_122, i1 %xor_ln63_48" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4418 'and' 'and_ln63_48' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4419 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_181 = select i1 %and_ln63_48, i16 %trunc_ln63_122, i16 %select_ln63_180" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4419 'select' 'select_ln63_181' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4420 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_49)   --->   "%or_ln63_24 = or i1 %icmp_ln63_120, i1 %icmp_ln63_122" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4420 'or' 'or_ln63_24' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4421 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_49)   --->   "%xor_ln63_49 = xor i1 %or_ln63_24, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4421 'xor' 'xor_ln63_49' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4422 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_49 = and i1 %icmp_ln63_121, i1 %xor_ln63_49" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4422 'and' 'and_ln63_49' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4423 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_24 = select i1 %and_ln63_49, i16 %select_ln63_98, i16 %select_ln63_181" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4423 'select' 'a_24' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4424 [1/1] (0.00ns)   --->   "%sext_ln65_252 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4424 'sext' 'sext_ln65_252' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4425 [1/1] (0.00ns)   --->   "%sext_ln65_253 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4425 'sext' 'sext_ln65_253' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4426 [1/1] (0.00ns)   --->   "%sext_ln65_254 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4426 'sext' 'sext_ln65_254' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4427 [1/1] (0.00ns)   --->   "%sext_ln65_255 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4427 'sext' 'sext_ln65_255' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4428 [1/1] (0.00ns)   --->   "%sext_ln65_256 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4428 'sext' 'sext_ln65_256' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4429 [1/1] (0.00ns)   --->   "%sext_ln65_258 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4429 'sext' 'sext_ln65_258' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : [1/1] (0.93ns)   --->   Input mux for Operation 4430 '%pf_25 = fpext i32 %padded_load_25'
ST_27 : Operation 4430 [1/1] (8.67ns)   --->   "%pf_25 = fpext i32 %padded_load_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4430 'fpext' 'pf_25' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 4431 [1/1] (0.00ns)   --->   "%bitcast_ln724_25 = bitcast i64 %pf_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4431 'bitcast' 'bitcast_ln724_25' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4432 [1/1] (0.00ns)   --->   "%trunc_ln63_125 = trunc i64 %bitcast_ln724_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4432 'trunc' 'trunc_ln63_125' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4433 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_25, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4433 'bitselect' 'tmp_110' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4434 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_25, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4434 'partselect' 'tmp_111' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4435 [1/1] (0.00ns)   --->   "%trunc_ln63_126 = trunc i64 %bitcast_ln724_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4435 'trunc' 'trunc_ln63_126' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4436 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_24, i8 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4436 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4437 [1/1] (0.00ns)   --->   "%sext_ln65_305 = sext i24 %tmp_65" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4437 'sext' 'sext_ln65_305' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4438 [1/1] (0.93ns)   --->   "%sub_ln65_153 = sub i25 %sext_ln65_256, i25 %sext_ln65_305" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4438 'sub' 'sub_ln65_153' <Predicate = (!icmp_ln50)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4439 [1/1] (0.00ns)   --->   "%p_51 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %sub_ln65_153, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4439 'partselect' 'p_51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4440 [1/1] (0.00ns)   --->   "%sext_ln65_306 = sext i13 %p_51" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4440 'sext' 'sext_ln65_306' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4441 [1/1] (0.00ns)   --->   "%sext_ln66_21 = sext i13 %p_51" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4441 'sext' 'sext_ln66_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4442 [1/1] (0.85ns)   --->   "%add_ln66_27 = add i16 %sext_ln65_306, i16 %p_50" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4442 'add' 'add_ln66_27' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4443 [1/1] (0.84ns)   --->   "%add_ln66_28 = add i15 %sext_ln66_21, i15 %trunc_ln4" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4443 'add' 'add_ln66_28' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4444 [1/1] (2.38ns)   --->   "%mul_ln65_61 = mul i28 %sext_ln65_252, i28 268434406" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4444 'mul' 'mul_ln65_61' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4445 [1/1] (0.00ns)   --->   "%p_78 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_61, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4445 'partselect' 'p_78' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4446 [1/1] (0.00ns)   --->   "%trunc_ln66_s = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_61, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4446 'partselect' 'trunc_ln66_s' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4447 [1/1] (0.85ns)   --->   "%add_ln66_75 = add i16 %p_78, i16 %p_77" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4447 'add' 'add_ln66_75' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4448 [1/1] (0.84ns)   --->   "%add_ln66_76 = add i15 %trunc_ln66_s, i15 %trunc_ln66_9" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4448 'add' 'add_ln66_76' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4449 [1/1] (0.00ns)   --->   "%sext_ln65_341 = sext i15 %p_104" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4449 'sext' 'sext_ln65_341' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4450 [1/1] (2.38ns)   --->   "%mul_ln65_87 = mul i28 %sext_ln65_252, i28 268432172" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4450 'mul' 'mul_ln65_87' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4451 [1/1] (0.00ns)   --->   "%p_105 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_87, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4451 'partselect' 'p_105' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4452 [1/1] (0.00ns)   --->   "%trunc_ln66_22 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_87, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4452 'partselect' 'trunc_ln66_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4453 [1/1] (0.85ns)   --->   "%add_ln66_126 = add i16 %p_105, i16 %sext_ln65_341" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4453 'add' 'add_ln66_126' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4454 [1/1] (0.84ns)   --->   "%add_ln66_127 = add i15 %trunc_ln66_22, i15 %p_104" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4454 'add' 'add_ln66_127' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4455 [1/1] (2.38ns)   --->   "%mul_ln65_106 = mul i27 %sext_ln65_255, i27 134217213" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4455 'mul' 'mul_ln65_106' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4456 [1/1] (0.00ns)   --->   "%p_132 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_106, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4456 'partselect' 'p_132' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4457 [1/1] (2.38ns)   --->   "%mul_ln65_132 = mul i28 %sext_ln65_252, i28 3050" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4457 'mul' 'mul_ln65_132' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4458 [1/1] (0.00ns)   --->   "%p_159 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_132, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4458 'partselect' 'p_159' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4459 [1/1] (0.00ns)   --->   "%trunc_ln66_32 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_132, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4459 'partselect' 'trunc_ln66_32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4460 [1/1] (0.85ns)   --->   "%add_ln66_209 = add i16 %p_159, i16 %p_158" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4460 'add' 'add_ln66_209' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4461 [1/1] (0.84ns)   --->   "%add_ln66_210 = add i15 %trunc_ln66_32, i15 %trunc_ln66_31" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4461 'add' 'add_ln66_210' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4462 [1/1] (0.00ns)   --->   "%sext_ln65_426 = sext i12 %p_185" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4462 'sext' 'sext_ln65_426' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4463 [1/1] (2.38ns)   --->   "%mul_ln65_154 = mul i25 %sext_ln65_256, i25 33554214" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4463 'mul' 'mul_ln65_154' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4464 [1/1] (0.00ns)   --->   "%p_186 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_154, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4464 'partselect' 'p_186' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4465 [1/1] (0.00ns)   --->   "%sext_ln65_427 = sext i13 %p_186" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4465 'sext' 'sext_ln65_427' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4466 [1/1] (0.82ns)   --->   "%add_ln66_262 = add i14 %sext_ln65_427, i14 %sext_ln65_426" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4466 'add' 'add_ln66_262' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4467 [1/1] (2.38ns)   --->   "%mul_ln65_175 = mul i27 %sext_ln65_255, i27 853" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4467 'mul' 'mul_ln65_175' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4468 [1/1] (0.00ns)   --->   "%p_213 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_175, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4468 'partselect' 'p_213' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4469 [1/1] (0.00ns)   --->   "%sext_ln65_494 = sext i15 %p_239" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4469 'sext' 'sext_ln65_494' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4470 [1/1] (2.38ns)   --->   "%mul_ln65_195 = mul i28 %sext_ln65_252, i28 268434132" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4470 'mul' 'mul_ln65_195' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4471 [1/1] (0.00ns)   --->   "%p_240 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_195, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4471 'partselect' 'p_240' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4472 [1/1] (0.00ns)   --->   "%trunc_ln66_45 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_195, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4472 'partselect' 'trunc_ln66_45' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4473 [1/1] (0.85ns)   --->   "%add_ln66_344 = add i16 %p_240, i16 %sext_ln65_494" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4473 'add' 'add_ln66_344' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4474 [1/1] (0.84ns)   --->   "%add_ln66_345 = add i15 %trunc_ln66_45, i15 %p_239" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4474 'add' 'add_ln66_345' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4475 [1/1] (2.38ns)   --->   "%mul_ln65_224 = mul i28 %sext_ln65_252, i28 268434147" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4475 'mul' 'mul_ln65_224' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4476 [1/1] (0.00ns)   --->   "%p_293 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_224, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4476 'partselect' 'p_293' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4477 [1/1] (0.00ns)   --->   "%trunc_ln66_53 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_224, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4477 'partselect' 'trunc_ln66_53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4478 [1/1] (0.85ns)   --->   "%add_ln66_415 = add i16 %p_293, i16 %p_292" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4478 'add' 'add_ln66_415' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4479 [1/1] (0.84ns)   --->   "%add_ln66_416 = add i15 %trunc_ln66_53, i15 %trunc_ln66_52" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4479 'add' 'add_ln66_416' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4480 [1/1] (2.38ns)   --->   "%mul_ln65_241 = mul i26 %sext_ln65_254, i26 333" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4480 'mul' 'mul_ln65_241' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4481 [1/1] (0.00ns)   --->   "%p_320 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_241, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4481 'partselect' 'p_320' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4482 [1/1] (0.00ns)   --->   "%sext_ln65_612 = sext i13 %p_346" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4482 'sext' 'sext_ln65_612' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4483 [1/1] (2.38ns)   --->   "%mul_ln65_266 = mul i25 %sext_ln65_256, i25 193" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4483 'mul' 'mul_ln65_266' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4484 [1/1] (0.00ns)   --->   "%p_347 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_266, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4484 'partselect' 'p_347' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4485 [1/1] (0.00ns)   --->   "%sext_ln65_613 = sext i13 %p_347" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4485 'sext' 'sext_ln65_613' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4486 [1/1] (0.82ns)   --->   "%add_ln66_502 = add i14 %sext_ln65_613, i14 %sext_ln65_612" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4486 'add' 'add_ln66_502' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4487 [1/1] (2.38ns)   --->   "%mul_ln65_292 = mul i25 %sext_ln65_256, i25 33554274" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4487 'mul' 'mul_ln65_292' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4488 [1/1] (0.00ns)   --->   "%p_374 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_292, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4488 'partselect' 'p_374' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4489 [1/1] (2.38ns)   --->   "%mul_ln65_298 = mul i22 %sext_ln65_253, i22 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4489 'mul' 'mul_ln65_298' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4490 [1/1] (0.00ns)   --->   "%p_398 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_298, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4490 'partselect' 'p_398' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4491 [1/1] (2.38ns)   --->   "%mul_ln65_306 = mul i21 %sext_ln65_258, i21 13" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4491 'mul' 'mul_ln65_306' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4492 [1/1] (0.00ns)   --->   "%p_423 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln65_306, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4492 'partselect' 'p_423' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4493 [1/1] (0.00ns)   --->   "%sext_ln65_714 = sext i9 %p_423" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4493 'sext' 'sext_ln65_714' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4494 [1/1] (0.00ns)   --->   "%sext_ln66_201 = sext i9 %add_ln66_618" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4494 'sext' 'sext_ln66_201' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4495 [1/1] (0.77ns)   --->   "%add_ln66_619 = add i10 %sext_ln66_201, i10 %sext_ln65_714" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4495 'add' 'add_ln66_619' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4496 [1/1] (0.00ns)   --->   "%sext_ln66_202 = sext i10 %add_ln66_619" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4496 'sext' 'sext_ln66_202' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4497 [1/1] (0.00ns)   --->   "%sext_ln66_204 = sext i11 %add_ln66_621" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4497 'sext' 'sext_ln66_204' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4498 [1/1] (0.79ns)   --->   "%add_ln66_622 = add i12 %sext_ln66_204, i12 %sext_ln66_202" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4498 'add' 'add_ln66_622' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4499 [1/1] (0.00ns)   --->   "%sext_ln66_205 = sext i12 %add_ln66_622" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4499 'sext' 'sext_ln66_205' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4500 [1/1] (0.00ns)   --->   "%sext_ln66_209 = sext i12 %add_ln66_628" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4500 'sext' 'sext_ln66_209' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4501 [1/1] (0.80ns)   --->   "%add_ln66_629 = add i13 %sext_ln66_209, i13 %sext_ln66_205" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4501 'add' 'add_ln66_629' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4502 [1/1] (2.38ns)   --->   "%mul_ln65_335 = mul i26 %sext_ln65_254, i26 426" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4502 'mul' 'mul_ln65_335' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4503 [1/1] (0.00ns)   --->   "%p_495 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_335, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4503 'partselect' 'p_495' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4504 [1/1] (2.38ns)   --->   "%mul_ln65_361 = mul i28 %sext_ln65_252, i28 268433195" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4504 'mul' 'mul_ln65_361' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4505 [1/1] (0.00ns)   --->   "%p_522 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_361, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4505 'partselect' 'p_522' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4506 [1/1] (0.00ns)   --->   "%trunc_ln66_86 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_361, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4506 'partselect' 'trunc_ln66_86' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4507 [1/1] (0.85ns)   --->   "%add_ln66_727 = add i16 %p_522, i16 %p_521" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4507 'add' 'add_ln66_727' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4508 [1/1] (0.84ns)   --->   "%add_ln66_728 = add i15 %trunc_ln66_86, i15 %trunc_ln66_85" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4508 'add' 'add_ln66_728' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4509 [1/1] (2.38ns)   --->   "%mul_ln65_383 = mul i27 %sext_ln65_255, i27 761" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4509 'mul' 'mul_ln65_383' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4510 [1/1] (0.00ns)   --->   "%p_548 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_383, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4510 'partselect' 'p_548' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4511 [1/1] (2.38ns)   --->   "%mul_ln65_408 = mul i26 %sext_ln65_254, i26 67108483" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4511 'mul' 'mul_ln65_408' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4512 [1/1] (0.00ns)   --->   "%p_575 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_408, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4512 'partselect' 'p_575' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4513 [1/1] (2.38ns)   --->   "%mul_ln65_434 = mul i28 %sext_ln65_252, i28 4424" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4513 'mul' 'mul_ln65_434' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4514 [1/1] (0.00ns)   --->   "%p_602 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_434, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4514 'partselect' 'p_602' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4515 [1/1] (0.00ns)   --->   "%trunc_ln66_107 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_434, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4515 'partselect' 'trunc_ln66_107' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4516 [1/1] (0.85ns)   --->   "%add_ln66_877 = add i16 %p_602, i16 %p_601" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4516 'add' 'add_ln66_877' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4517 [1/1] (0.84ns)   --->   "%add_ln66_878 = add i15 %trunc_ln66_107, i15 %trunc_ln66_106" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4517 'add' 'add_ln66_878' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4518 [1/1] (2.38ns)   --->   "%mul_ln65_438 = mul i21 %sext_ln65_258, i21 2097139" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4518 'mul' 'mul_ln65_438' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4519 [1/1] (0.00ns)   --->   "%p_623 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln65_438, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4519 'partselect' 'p_623' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4520 [1/1] (0.00ns)   --->   "%sext_ln65_913 = sext i14 %p_649" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4520 'sext' 'sext_ln65_913' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4521 [1/1] (2.38ns)   --->   "%mul_ln65_463 = mul i28 %sext_ln65_252, i28 1085" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4521 'mul' 'mul_ln65_463' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4522 [1/1] (0.00ns)   --->   "%p_650 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_463, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4522 'partselect' 'p_650' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln66_321 = sext i14 %p_649" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4523 'sext' 'sext_ln66_321' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4524 [1/1] (0.00ns)   --->   "%trunc_ln66_131 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_463, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4524 'partselect' 'trunc_ln66_131' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4525 [1/1] (0.85ns)   --->   "%add_ln66_954 = add i16 %p_650, i16 %sext_ln65_913" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4525 'add' 'add_ln66_954' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4526 [1/1] (0.84ns)   --->   "%add_ln66_955 = add i15 %trunc_ln66_131, i15 %sext_ln66_321" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4526 'add' 'add_ln66_955' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4527 [1/1] (0.00ns)   --->   "%shl_ln65_126 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %a_24, i10 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4527 'bitconcatenate' 'shl_ln65_126' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4528 [1/1] (0.00ns)   --->   "%sext_ln65_958 = sext i26 %shl_ln65_126" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4528 'sext' 'sext_ln65_958' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_138 = sub i27 0, i27 %sext_ln65_958" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4529 'sub' 'sub_ln65_138' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4530 [1/1] (0.00ns)   --->   "%sext_ln65_959 = sext i24 %tmp_65" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4530 'sext' 'sext_ln65_959' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_27 : Operation 4531 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%sub_ln65_139 = sub i27 %sub_ln65_138, i27 %sext_ln65_959" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4531 'sub' 'sub_ln65_139' <Predicate = (!icmp_ln50)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4532 [1/1] (0.00ns)   --->   "%p_704 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %sub_ln65_139, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4532 'partselect' 'p_704' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 9.61>
ST_28 : Operation 4533 [1/1] (0.00ns)   --->   "%sext_ln65_246 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4533 'sext' 'sext_ln65_246' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4534 [1/1] (0.00ns)   --->   "%sext_ln65_251 = sext i12 %p_23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4534 'sext' 'sext_ln65_251' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4535 [1/1] (0.00ns)   --->   "%sext_ln65_257 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4535 'sext' 'sext_ln65_257' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4536 [1/1] (0.00ns)   --->   "%shl_ln65_16 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_24, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4536 'bitconcatenate' 'shl_ln65_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4537 [1/1] (0.00ns)   --->   "%sext_ln65_259 = sext i21 %shl_ln65_16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4537 'sext' 'sext_ln65_259' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_19 = sub i22 0, i22 %sext_ln65_259" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4538 'sub' 'sub_ln65_19' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4539 [1/1] (0.00ns)   --->   "%shl_ln65_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_24, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4539 'bitconcatenate' 'shl_ln65_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4540 [1/1] (0.00ns)   --->   "%sext_ln65_260 = sext i19 %shl_ln65_17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4540 'sext' 'sext_ln65_260' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4541 [1/1] (0.00ns)   --->   "%sext_ln65_261 = sext i19 %shl_ln65_17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4541 'sext' 'sext_ln65_261' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4542 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln65_20 = sub i22 %sub_ln65_19, i22 %sext_ln65_261" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4542 'sub' 'sub_ln65_20' <Predicate = (!icmp_ln50)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4543 [1/1] (0.00ns)   --->   "%p_24 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln65_20, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4543 'partselect' 'p_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4544 [1/1] (0.00ns)   --->   "%sext_ln65_262 = sext i10 %p_24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4544 'sext' 'sext_ln65_262' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4545 [1/1] (0.00ns)   --->   "%zext_ln63_75 = zext i11 %tmp_111" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4545 'zext' 'zext_ln63_75' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4546 [1/1] (0.00ns)   --->   "%zext_ln63_80_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_126" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4546 'bitconcatenate' 'zext_ln63_80_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4547 [1/1] (0.00ns)   --->   "%zext_ln63_119 = zext i53 %zext_ln63_80_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4547 'zext' 'zext_ln63_119' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4548 [1/1] (1.10ns)   --->   "%sub_ln63_75 = sub i54 0, i54 %zext_ln63_119" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4548 'sub' 'sub_ln63_75' <Predicate = (!icmp_ln50 & tmp_110)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4549 [1/1] (0.40ns)   --->   "%select_ln63_100 = select i1 %tmp_110, i54 %sub_ln63_75, i54 %zext_ln63_119" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4549 'select' 'select_ln63_100' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4550 [1/1] (1.08ns)   --->   "%icmp_ln63_125 = icmp_eq  i63 %trunc_ln63_125, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4550 'icmp' 'icmp_ln63_125' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4551 [1/1] (0.80ns)   --->   "%sub_ln63_76 = sub i12 1075, i12 %zext_ln63_75" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4551 'sub' 'sub_ln63_76' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4552 [1/1] (0.80ns)   --->   "%icmp_ln63_126 = icmp_sgt  i12 %sub_ln63_76, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4552 'icmp' 'icmp_ln63_126' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4553 [1/1] (0.80ns)   --->   "%add_ln63_25 = add i12 %sub_ln63_76, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4553 'add' 'add_ln63_25' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4554 [1/1] (0.80ns)   --->   "%sub_ln63_77 = sub i12 12, i12 %sub_ln63_76" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4554 'sub' 'sub_ln63_77' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4555 [1/1] (0.37ns)   --->   "%select_ln63_101 = select i1 %icmp_ln63_126, i12 %add_ln63_25, i12 %sub_ln63_77" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4555 'select' 'select_ln63_101' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4556 [1/1] (0.00ns)   --->   "%sext_ln63_50 = sext i12 %select_ln63_101" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4556 'sext' 'sext_ln63_50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4557 [1/1] (0.80ns)   --->   "%icmp_ln63_127 = icmp_eq  i12 %sub_ln63_76, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4557 'icmp' 'icmp_ln63_127' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4558 [1/1] (0.00ns)   --->   "%trunc_ln63_127 = trunc i54 %select_ln63_100" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4558 'trunc' 'trunc_ln63_127' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4559 [1/1] (0.80ns)   --->   "%icmp_ln63_128 = icmp_ult  i12 %select_ln63_101, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4559 'icmp' 'icmp_ln63_128' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4560 [1/1] (0.00ns)   --->   "%zext_ln63_120 = zext i32 %sext_ln63_50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4560 'zext' 'zext_ln63_120' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4561 [1/1] (1.50ns)   --->   "%ashr_ln63_25 = ashr i54 %select_ln63_100, i54 %zext_ln63_120" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4561 'ashr' 'ashr_ln63_25' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node a_25)   --->   "%trunc_ln63_128 = trunc i54 %ashr_ln63_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4562 'trunc' 'trunc_ln63_128' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4563 [1/1] (0.00ns) (grouped into LUT with out node a_25)   --->   "%bitcast_ln724_52 = bitcast i32 %padded_load_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4563 'bitcast' 'bitcast_ln724_52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4564 [1/1] (0.00ns) (grouped into LUT with out node a_25)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_52, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4564 'bitselect' 'tmp_112' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4565 [1/1] (0.00ns) (grouped into LUT with out node a_25)   --->   "%select_ln63_212 = select i1 %tmp_112, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4565 'select' 'select_ln63_212' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4566 [1/1] (0.00ns) (grouped into LUT with out node a_25)   --->   "%select_ln63_102 = select i1 %icmp_ln63_128, i16 %trunc_ln63_128, i16 %select_ln63_212" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4566 'select' 'select_ln63_102' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4567 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_101, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4567 'partselect' 'tmp_113' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4568 [1/1] (0.76ns)   --->   "%icmp_ln63_129 = icmp_eq  i8 %tmp_113, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4568 'icmp' 'icmp_ln63_129' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4569 [1/1] (0.00ns)   --->   "%sext_ln63_50cast = trunc i32 %sext_ln63_50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4569 'trunc' 'sext_ln63_50cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4570 [1/1] (0.90ns)   --->   "%shl_ln63_25 = shl i16 %trunc_ln63_127, i16 %sext_ln63_50cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4570 'shl' 'shl_ln63_25' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4571 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_184)   --->   "%select_ln63_103 = select i1 %icmp_ln63_129, i16 %shl_ln63_25, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4571 'select' 'select_ln63_103' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4572 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_184)   --->   "%select_ln63_183 = select i1 %icmp_ln63_125, i16 0, i16 %select_ln63_103" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4572 'select' 'select_ln63_183' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4573 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_184)   --->   "%xor_ln63_50 = xor i1 %icmp_ln63_125, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4573 'xor' 'xor_ln63_50' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_184)   --->   "%and_ln63_50 = and i1 %icmp_ln63_127, i1 %xor_ln63_50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4574 'and' 'and_ln63_50' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4575 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_184 = select i1 %and_ln63_50, i16 %trunc_ln63_127, i16 %select_ln63_183" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4575 'select' 'select_ln63_184' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4576 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_51)   --->   "%or_ln63_25 = or i1 %icmp_ln63_125, i1 %icmp_ln63_127" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4576 'or' 'or_ln63_25' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4577 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_51)   --->   "%xor_ln63_51 = xor i1 %or_ln63_25, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4577 'xor' 'xor_ln63_51' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4578 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_51 = and i1 %icmp_ln63_126, i1 %xor_ln63_51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4578 'and' 'and_ln63_51' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4579 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_25 = select i1 %and_ln63_51, i16 %select_ln63_102, i16 %select_ln63_184" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4579 'select' 'a_25' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4580 [1/1] (0.00ns)   --->   "%sext_ln65_263 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4580 'sext' 'sext_ln65_263' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4581 [1/1] (0.00ns)   --->   "%sext_ln65_264 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4581 'sext' 'sext_ln65_264' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4582 [1/1] (0.00ns)   --->   "%sext_ln65_265 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4582 'sext' 'sext_ln65_265' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4583 [1/1] (0.00ns)   --->   "%sext_ln65_266 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4583 'sext' 'sext_ln65_266' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4584 [1/1] (0.00ns)   --->   "%sext_ln65_267 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4584 'sext' 'sext_ln65_267' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4585 [1/1] (0.00ns)   --->   "%sext_ln65_268 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4585 'sext' 'sext_ln65_268' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4586 [1/1] (0.00ns)   --->   "%sext_ln65_269 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4586 'sext' 'sext_ln65_269' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4587 [1/1] (0.00ns)   --->   "%sext_ln65_270 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4587 'sext' 'sext_ln65_270' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4588 [1/1] (2.38ns)   --->   "%mul_ln65_13 = mul i22 %sext_ln65_270, i22 4194281" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4588 'mul' 'mul_ln65_13' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4589 [1/1] (0.00ns)   --->   "%p_25 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_13, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4589 'partselect' 'p_25' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4590 [1/1] (0.00ns)   --->   "%sext_ln65_271 = sext i10 %p_25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4590 'sext' 'sext_ln65_271' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : [1/1] (0.93ns)   --->   Input mux for Operation 4591 '%pf_26 = fpext i32 %padded_load_26'
ST_28 : Operation 4591 [1/1] (8.67ns)   --->   "%pf_26 = fpext i32 %padded_load_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4591 'fpext' 'pf_26' <Predicate = (!icmp_ln50)> <Delay = 8.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 9.61> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 4592 [1/1] (0.00ns)   --->   "%bitcast_ln724_26 = bitcast i64 %pf_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4592 'bitcast' 'bitcast_ln724_26' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4593 [1/1] (0.00ns)   --->   "%trunc_ln63_130 = trunc i64 %bitcast_ln724_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4593 'trunc' 'trunc_ln63_130' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4594 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_26, i32 63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4594 'bitselect' 'tmp_114' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4595 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_26, i32 52, i32 62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4595 'partselect' 'tmp_115' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4596 [1/1] (0.00ns)   --->   "%trunc_ln63_131 = trunc i64 %bitcast_ln724_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4596 'trunc' 'trunc_ln63_131' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66 = add i13 %sext_ln65_262, i13 %sext_ln65_251" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4597 'add' 'add_ln66' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4598 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln66_1 = add i13 %add_ln66, i13 %sext_ln65_271" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4598 'add' 'add_ln66_1' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4599 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i13 %add_ln66_1" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4599 'sext' 'sext_ln66' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4600 [1/1] (0.00ns)   --->   "%sext_ln66_3 = sext i14 %add_ln66_4" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4600 'sext' 'sext_ln66_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_5 = add i15 %sext_ln66_3, i15 %sext_ln66" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4601 'add' 'add_ln66_5' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4602 [1/1] (0.00ns)   --->   "%sext_ln66_8 = sext i14 %add_ln66_11" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4602 'sext' 'sext_ln66_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4603 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_12 = add i15 %sext_ln66_8, i15 %add_ln66_5" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4603 'add' 'add_ln66_12' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4604 [1/1] (2.38ns)   --->   "%mul_ln65_36 = mul i27 %sext_ln65_269, i27 134217139" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4604 'mul' 'mul_ln65_36' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4605 [1/1] (0.00ns)   --->   "%p_52 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_36, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4605 'partselect' 'p_52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4606 [1/1] (0.00ns)   --->   "%sext_ln65_307 = sext i15 %p_52" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4606 'sext' 'sext_ln65_307' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_29 = add i16 %add_ln66_27, i16 %sext_ln65_307" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4607 'add' 'add_ln66_29' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_35 = add i15 %add_ln66_28, i15 %p_52" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4608 'add' 'add_ln66_35' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4609 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_37 = add i16 %add_ln66_34, i16 %add_ln66_29" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4609 'add' 'add_ln66_37' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4610 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_49 = add i15 %add_ln66_36, i15 %add_ln66_35" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4610 'add' 'add_ln66_49' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4611 [1/1] (2.38ns)   --->   "%mul_ln65_62 = mul i28 %sext_ln65_268, i28 268433806" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4611 'mul' 'mul_ln65_62' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4612 [1/1] (0.00ns)   --->   "%p_79 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_62, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4612 'partselect' 'p_79' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4613 [1/1] (0.00ns)   --->   "%trunc_ln66_10 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_62, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4613 'partselect' 'trunc_ln66_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_77 = add i16 %add_ln66_75, i16 %p_79" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4614 'add' 'add_ln66_77' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_83 = add i15 %add_ln66_76, i15 %trunc_ln66_10" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4615 'add' 'add_ln66_83' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4616 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_85 = add i16 %add_ln66_82, i16 %add_ln66_77" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4616 'add' 'add_ln66_85' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4617 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_97 = add i15 %add_ln66_84, i15 %add_ln66_83" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4617 'add' 'add_ln66_97' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4618 [1/1] (2.38ns)   --->   "%mul_ln65_88 = mul i28 %sext_ln65_268, i28 268428629" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4618 'mul' 'mul_ln65_88' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4619 [1/1] (0.00ns)   --->   "%p_106 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_88, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4619 'partselect' 'p_106' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4620 [1/1] (0.00ns)   --->   "%trunc_ln66_23 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_88, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4620 'partselect' 'trunc_ln66_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_128 = add i16 %add_ln66_126, i16 %p_106" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4621 'add' 'add_ln66_128' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_134 = add i15 %add_ln66_127, i15 %trunc_ln66_23" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4622 'add' 'add_ln66_134' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4623 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_136 = add i16 %add_ln66_133, i16 %add_ln66_128" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4623 'add' 'add_ln66_136' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4624 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_147 = add i15 %add_ln66_135, i15 %add_ln66_134" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4624 'add' 'add_ln66_147' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4625 [1/1] (0.00ns)   --->   "%sext_ln65_374 = sext i14 %p_130" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4625 'sext' 'sext_ln65_374' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4626 [1/1] (0.00ns)   --->   "%sext_ln65_376 = sext i15 %p_132" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4626 'sext' 'sext_ln65_376' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4627 [1/1] (2.38ns)   --->   "%mul_ln65_107 = mul i27 %sext_ln65_269, i27 134216928" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4627 'mul' 'mul_ln65_107' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4628 [1/1] (0.00ns)   --->   "%p_133 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_107, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4628 'partselect' 'p_133' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4629 [1/1] (0.00ns)   --->   "%sext_ln65_377 = sext i15 %p_133" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4629 'sext' 'sext_ln65_377' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4630 [1/1] (0.00ns)   --->   "%sext_ln66_47 = sext i14 %p_130" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4630 'sext' 'sext_ln66_47' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4631 [1/1] (0.84ns)   --->   "%add_ln66_175 = add i16 %sext_ln65_374, i16 %sext_ln65_376" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4631 'add' 'add_ln66_175' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4632 [1/1] (0.84ns)   --->   "%add_ln66_176 = add i15 %sext_ln66_47, i15 %p_132" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4632 'add' 'add_ln66_176' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_177 = add i16 %add_ln66_175, i16 %sext_ln65_377" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4633 'add' 'add_ln66_177' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4634 [1/1] (0.00ns)   --->   "%sext_ln66_49 = sext i15 %add_ln66_180" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4634 'sext' 'sext_ln66_49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_181 = add i15 %add_ln66_176, i15 %p_133" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4635 'add' 'add_ln66_181' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4636 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_182 = add i16 %sext_ln66_49, i16 %add_ln66_177" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4636 'add' 'add_ln66_182' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4637 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_189 = add i15 %add_ln66_180, i15 %add_ln66_181" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4637 'add' 'add_ln66_189' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4638 [1/1] (2.38ns)   --->   "%mul_ln65_133 = mul i27 %sext_ln65_269, i27 134217040" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4638 'mul' 'mul_ln65_133' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4639 [1/1] (0.00ns)   --->   "%p_160 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_133, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4639 'partselect' 'p_160' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4640 [1/1] (0.00ns)   --->   "%sext_ln65_400 = sext i15 %p_160" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4640 'sext' 'sext_ln65_400' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_211 = add i16 %add_ln66_209, i16 %sext_ln65_400" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4641 'add' 'add_ln66_211' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_217 = add i15 %add_ln66_210, i15 %p_160" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4642 'add' 'add_ln66_217' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4643 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_219 = add i16 %add_ln66_216, i16 %add_ln66_211" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4643 'add' 'add_ln66_219' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4644 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_231 = add i15 %add_ln66_218, i15 %add_ln66_217" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4644 'add' 'add_ln66_231' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4645 [1/1] (0.00ns)   --->   "%sext_ln65_417 = sext i15 %p_175" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4645 'sext' 'sext_ln65_417' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4646 [1/1] (0.00ns)   --->   "%sext_ln65_423 = sext i13 %p_182" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4646 'sext' 'sext_ln65_423' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4647 [1/1] (0.00ns)   --->   "%sext_ln65_424 = sext i14 %p_183" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4647 'sext' 'sext_ln65_424' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4648 [1/1] (0.00ns)   --->   "%sext_ln65_425 = sext i15 %p_184" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4648 'sext' 'sext_ln65_425' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4649 [1/1] (2.38ns)   --->   "%mul_ln65_155 = mul i26 %sext_ln65_267, i26 67108548" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4649 'mul' 'mul_ln65_155' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4650 [1/1] (0.00ns)   --->   "%p_187 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_155, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4650 'partselect' 'p_187' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4651 [1/1] (0.00ns)   --->   "%sext_ln65_428 = sext i14 %p_187" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4651 'sext' 'sext_ln65_428' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4652 [1/1] (0.00ns)   --->   "%sext_ln66_69 = sext i14 %add_ln66_262" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4652 'sext' 'sext_ln66_69' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4653 [1/1] (0.83ns)   --->   "%add_ln66_263 = add i15 %sext_ln66_69, i15 %sext_ln65_428" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4653 'add' 'add_ln66_263' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4654 [1/1] (0.00ns)   --->   "%sext_ln66_70 = sext i15 %add_ln66_263" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4654 'sext' 'sext_ln66_70' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4655 [1/1] (0.00ns)   --->   "%sext_ln66_71 = sext i13 %p_182" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4655 'sext' 'sext_ln66_71' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4656 [1/1] (0.84ns)   --->   "%add_ln66_264 = add i16 %sext_ln65_423, i16 %sext_ln65_425" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4656 'add' 'add_ln66_264' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4657 [1/1] (0.00ns)   --->   "%sext_ln66_72 = sext i14 %p_183" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4657 'sext' 'sext_ln66_72' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4658 [1/1] (0.84ns)   --->   "%add_ln66_265 = add i16 %sext_ln65_424, i16 %sext_ln65_417" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4658 'add' 'add_ln66_265' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4659 [1/1] (0.84ns)   --->   "%add_ln66_266 = add i15 %sext_ln66_71, i15 %p_184" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4659 'add' 'add_ln66_266' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4660 [1/1] (0.84ns)   --->   "%add_ln66_267 = add i15 %sext_ln66_72, i15 %p_175" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4660 'add' 'add_ln66_267' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_268 = add i16 %add_ln66_265, i16 %add_ln66_264" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4661 'add' 'add_ln66_268' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_269 = add i15 %add_ln66_267, i15 %add_ln66_266" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4662 'add' 'add_ln66_269' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4663 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_270 = add i16 %add_ln66_268, i16 %sext_ln66_70" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4663 'add' 'add_ln66_270' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4664 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_280 = add i15 %add_ln66_269, i15 %add_ln66_263" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4664 'add' 'add_ln66_280' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4665 [1/1] (0.00ns)   --->   "%sext_ln65_440 = sext i5 %p_200" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4665 'sext' 'sext_ln65_440' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4666 [1/1] (0.00ns)   --->   "%shl_ln65_43 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %a_21, i9 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4666 'bitconcatenate' 'shl_ln65_43' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4667 [1/1] (0.00ns)   --->   "%sext_ln65_455 = sext i25 %shl_ln65_43" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4667 'sext' 'sext_ln65_455' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4668 [1/1] (0.00ns)   --->   "%shl_ln65_44 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_21, i7 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4668 'bitconcatenate' 'shl_ln65_44' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4669 [1/1] (0.00ns)   --->   "%sext_ln65_456 = sext i23 %shl_ln65_44" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4669 'sext' 'sext_ln65_456' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4670 [1/1] (0.94ns)   --->   "%sub_ln65_43 = sub i26 %sext_ln65_455, i26 %sext_ln65_456" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4670 'sub' 'sub_ln65_43' <Predicate = (!icmp_ln50)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4671 [1/1] (0.00ns)   --->   "%p_210 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %sub_ln65_43, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4671 'partselect' 'p_210' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4672 [1/1] (0.00ns)   --->   "%sext_ln65_459 = sext i14 %p_210" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4672 'sext' 'sext_ln65_459' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4673 [1/1] (0.00ns)   --->   "%sext_ln65_462 = sext i15 %p_213" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4673 'sext' 'sext_ln65_462' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4674 [1/1] (2.38ns)   --->   "%mul_ln65_176 = mul i28 %sext_ln65_268, i28 1315" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4674 'mul' 'mul_ln65_176' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4675 [1/1] (0.00ns)   --->   "%p_214 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_176, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4675 'partselect' 'p_214' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4676 [1/1] (0.00ns)   --->   "%sext_ln66_84 = sext i14 %p_210" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4676 'sext' 'sext_ln66_84' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4677 [1/1] (0.84ns)   --->   "%add_ln66_304 = add i16 %sext_ln65_462, i16 %sext_ln65_459" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4677 'add' 'add_ln66_304' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4678 [1/1] (0.00ns)   --->   "%trunc_ln66_44 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_176, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4678 'partselect' 'trunc_ln66_44' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4679 [1/1] (0.84ns)   --->   "%add_ln66_305 = add i15 %p_213, i15 %sext_ln66_84" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4679 'add' 'add_ln66_305' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_306 = add i16 %add_ln66_304, i16 %p_214" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4680 'add' 'add_ln66_306' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_312 = add i15 %add_ln66_305, i15 %trunc_ln66_44" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4681 'add' 'add_ln66_312' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4682 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_314 = add i16 %add_ln66_311, i16 %add_ln66_306" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4682 'add' 'add_ln66_314' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4683 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_322 = add i15 %add_ln66_313, i15 %add_ln66_312" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4683 'add' 'add_ln66_322' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4684 [1/1] (2.38ns)   --->   "%mul_ln65_196 = mul i28 %sext_ln65_268, i28 268433555" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4684 'mul' 'mul_ln65_196' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4685 [1/1] (0.00ns)   --->   "%p_241 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_196, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4685 'partselect' 'p_241' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4686 [1/1] (0.00ns)   --->   "%trunc_ln66_46 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_196, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4686 'partselect' 'trunc_ln66_46' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_346 = add i16 %add_ln66_344, i16 %p_241" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4687 'add' 'add_ln66_346' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_352 = add i15 %add_ln66_345, i15 %trunc_ln66_46" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4688 'add' 'add_ln66_352' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4689 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_354 = add i16 %add_ln66_351, i16 %add_ln66_346" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4689 'add' 'add_ln66_354' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4690 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_365 = add i15 %add_ln66_353, i15 %add_ln66_352" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4690 'add' 'add_ln66_365' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4691 [1/1] (0.00ns)   --->   "%sext_ln65_496 = sext i8 %p_243" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4691 'sext' 'sext_ln65_496' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4692 [1/1] (0.00ns)   --->   "%sext_ln65_503 = sext i9 %p_245" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4692 'sext' 'sext_ln65_503' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4693 [1/1] (0.00ns)   --->   "%sext_ln65_543 = sext i7 %p_263" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4693 'sext' 'sext_ln65_543' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4694 [1/1] (0.00ns)   --->   "%shl_ln65_65 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_23, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4694 'bitconcatenate' 'shl_ln65_65' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4695 [1/1] (0.00ns)   --->   "%sext_ln65_533 = sext i19 %shl_ln65_65" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4695 'sext' 'sext_ln65_533' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4696 [1/1] (0.00ns)   --->   "%shl_ln65_66 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_23, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4696 'bitconcatenate' 'shl_ln65_66' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4697 [1/1] (0.00ns)   --->   "%sext_ln65_534 = sext i17 %shl_ln65_66" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4697 'sext' 'sext_ln65_534' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4698 [1/1] (0.00ns)   --->   "%sext_ln65_535 = sext i17 %shl_ln65_66" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4698 'sext' 'sext_ln65_535' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4699 [1/1] (0.88ns)   --->   "%add_ln65_5 = add i20 %sext_ln65_533, i20 %sext_ln65_535" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4699 'add' 'add_ln65_5' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4700 [1/1] (0.00ns)   --->   "%p_265 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln65_5, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4700 'partselect' 'p_265' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4701 [1/1] (0.00ns)   --->   "%sext_ln65_544 = sext i8 %p_265" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4701 'sext' 'sext_ln65_544' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4702 [1/1] (0.00ns)   --->   "%shl_ln65_67 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_24, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4702 'bitconcatenate' 'shl_ln65_67' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4703 [1/1] (0.00ns)   --->   "%sext_ln65_537 = sext i18 %shl_ln65_67" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4703 'sext' 'sext_ln65_537' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4704 [1/1] (0.87ns)   --->   "%sub_ln65_57 = sub i19 %sext_ln65_537, i19 %sext_ln65_257" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4704 'sub' 'sub_ln65_57' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4705 [1/1] (0.00ns)   --->   "%p_266 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_57, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4705 'partselect' 'p_266' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4706 [1/1] (0.00ns)   --->   "%sext_ln65_545 = sext i7 %p_266" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4706 'sext' 'sext_ln65_545' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4707 [1/1] (0.00ns)   --->   "%shl_ln65_68 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_25, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4707 'bitconcatenate' 'shl_ln65_68' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4708 [1/1] (0.00ns)   --->   "%sext_ln65_539 = sext i19 %shl_ln65_68" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4708 'sext' 'sext_ln65_539' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4709 [1/1] (0.00ns)   --->   "%shl_ln65_69 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_25, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4709 'bitconcatenate' 'shl_ln65_69' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4710 [1/1] (0.00ns)   --->   "%sext_ln65_540 = sext i17 %shl_ln65_69" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4710 'sext' 'sext_ln65_540' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4711 [1/1] (0.00ns)   --->   "%sext_ln65_541 = sext i17 %shl_ln65_69" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4711 'sext' 'sext_ln65_541' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4712 [1/1] (0.00ns)   --->   "%sext_ln65_542 = sext i17 %shl_ln65_69" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4712 'sext' 'sext_ln65_542' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4713 [1/1] (0.88ns)   --->   "%add_ln65_6 = add i20 %sext_ln65_539, i20 %sext_ln65_542" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4713 'add' 'add_ln65_6' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4714 [1/1] (0.00ns)   --->   "%p_267 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln65_6, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4714 'partselect' 'p_267' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4715 [1/1] (0.00ns)   --->   "%sext_ln65_546 = sext i8 %p_267" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4715 'sext' 'sext_ln65_546' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_389 = add i9 %sext_ln65_545, i9 %sext_ln65_544" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4716 'add' 'add_ln66_389' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4717 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln66_390 = add i9 %add_ln66_389, i9 %sext_ln65_543" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4717 'add' 'add_ln66_390' <Predicate = (!icmp_ln50)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4718 [1/1] (0.00ns)   --->   "%sext_ln66_113 = sext i9 %add_ln66_390" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4718 'sext' 'sext_ln66_113' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_391 = add i10 %sext_ln65_496, i10 %sext_ln65_503" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4719 'add' 'add_ln66_391' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4720 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln66_392 = add i10 %add_ln66_391, i10 %sext_ln65_546" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4720 'add' 'add_ln66_392' <Predicate = (!icmp_ln50)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4721 [1/1] (0.00ns)   --->   "%sext_ln66_114 = sext i10 %add_ln66_392" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4721 'sext' 'sext_ln66_114' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4722 [1/1] (0.78ns)   --->   "%add_ln66_393 = add i11 %sext_ln66_114, i11 %sext_ln66_113" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4722 'add' 'add_ln66_393' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4723 [1/1] (2.38ns)   --->   "%mul_ln65_225 = mul i28 %sext_ln65_268, i28 3680" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4723 'mul' 'mul_ln65_225' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4724 [1/1] (0.00ns)   --->   "%p_294 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_225, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4724 'partselect' 'p_294' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4725 [1/1] (0.00ns)   --->   "%trunc_ln66_54 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_225, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4725 'partselect' 'trunc_ln66_54' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_417 = add i16 %add_ln66_415, i16 %p_294" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4726 'add' 'add_ln66_417' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_423 = add i15 %add_ln66_416, i15 %trunc_ln66_54" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4727 'add' 'add_ln66_423' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4728 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_425 = add i16 %add_ln66_422, i16 %add_ln66_417" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4728 'add' 'add_ln66_425' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4729 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_437 = add i15 %add_ln66_424, i15 %add_ln66_423" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4729 'add' 'add_ln66_437' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4730 [1/1] (0.00ns)   --->   "%shl_ln65_78 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_23, i8 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4730 'bitconcatenate' 'shl_ln65_78' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4731 [1/1] (0.00ns)   --->   "%sext_ln65_584 = sext i24 %shl_ln65_78" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4731 'sext' 'sext_ln65_584' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4732 [1/1] (0.00ns)   --->   "%shl_ln65_79 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_23, i6 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4732 'bitconcatenate' 'shl_ln65_79' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4733 [1/1] (0.00ns)   --->   "%sext_ln65_585 = sext i22 %shl_ln65_79" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4733 'sext' 'sext_ln65_585' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4734 [1/1] (0.93ns)   --->   "%add_ln65_9 = add i25 %sext_ln65_584, i25 %sext_ln65_585" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4734 'add' 'add_ln65_9' <Predicate = (!icmp_ln50)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4735 [1/1] (0.00ns)   --->   "%p_319 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %add_ln65_9, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4735 'partselect' 'p_319' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4736 [1/1] (0.00ns)   --->   "%sext_ln65_590 = sext i13 %p_319" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4736 'sext' 'sext_ln65_590' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4737 [1/1] (0.00ns)   --->   "%sext_ln65_591 = sext i14 %p_320" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4737 'sext' 'sext_ln65_591' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4738 [1/1] (2.38ns)   --->   "%mul_ln65_242 = mul i27 %sext_ln65_269, i27 633" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4738 'mul' 'mul_ln65_242' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4739 [1/1] (0.00ns)   --->   "%p_321 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_242, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4739 'partselect' 'p_321' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4740 [1/1] (0.00ns)   --->   "%sext_ln65_593 = sext i15 %p_321" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4740 'sext' 'sext_ln65_593' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4741 [1/1] (0.83ns)   --->   "%add_ln66_468 = add i15 %sext_ln65_591, i15 %sext_ln65_590" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4741 'add' 'add_ln66_468' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4742 [1/1] (0.00ns)   --->   "%sext_ln66_135 = sext i15 %add_ln66_468" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4742 'sext' 'sext_ln66_135' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_469 = add i16 %sext_ln66_135, i16 %sext_ln65_593" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4743 'add' 'add_ln66_469' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_474 = add i15 %add_ln66_468, i15 %p_321" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4744 'add' 'add_ln66_474' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4745 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_476 = add i16 %add_ln66_473, i16 %add_ln66_469" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4745 'add' 'add_ln66_476' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4746 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_483 = add i15 %add_ln66_475, i15 %add_ln66_474" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4746 'add' 'add_ln66_483' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4747 [1/1] (0.00ns)   --->   "%sext_ln65_609 = sext i13 %p_343" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4747 'sext' 'sext_ln65_609' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4748 [1/1] (0.00ns)   --->   "%shl_ln65_82 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_21, i8 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4748 'bitconcatenate' 'shl_ln65_82' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4749 [1/1] (0.00ns)   --->   "%sext_ln65_604 = sext i24 %shl_ln65_82" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4749 'sext' 'sext_ln65_604' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4750 [1/1] (0.00ns)   --->   "%shl_ln65_83 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_21, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4750 'bitconcatenate' 'shl_ln65_83' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4751 [1/1] (0.00ns)   --->   "%sext_ln65_605 = sext i21 %shl_ln65_83" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4751 'sext' 'sext_ln65_605' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4752 [1/1] (0.93ns)   --->   "%sub_ln65_69 = sub i25 %sext_ln65_605, i25 %sext_ln65_604" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4752 'sub' 'sub_ln65_69' <Predicate = (!icmp_ln50)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4753 [1/1] (0.00ns)   --->   "%p_344 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %sub_ln65_69, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4753 'partselect' 'p_344' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4754 [1/1] (0.00ns)   --->   "%sext_ln65_610 = sext i13 %p_344" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4754 'sext' 'sext_ln65_610' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4755 [1/1] (0.00ns)   --->   "%sext_ln65_611 = sext i15 %p_345" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4755 'sext' 'sext_ln65_611' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4756 [1/1] (2.38ns)   --->   "%mul_ln65_267 = mul i24 %sext_ln65_265, i24 16777115" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4756 'mul' 'mul_ln65_267' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4757 [1/1] (0.00ns)   --->   "%p_348 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_267, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4757 'partselect' 'p_348' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4758 [1/1] (0.00ns)   --->   "%sext_ln65_614 = sext i12 %p_348" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4758 'sext' 'sext_ln65_614' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4759 [1/1] (0.00ns)   --->   "%sext_ln66_155 = sext i14 %add_ln66_502" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4759 'sext' 'sext_ln66_155' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4760 [1/1] (0.83ns)   --->   "%add_ln66_503 = add i15 %sext_ln66_155, i15 %sext_ln65_614" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4760 'add' 'add_ln66_503' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4761 [1/1] (0.00ns)   --->   "%sext_ln66_156 = sext i15 %add_ln66_503" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4761 'sext' 'sext_ln66_156' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4762 [1/1] (0.00ns)   --->   "%sext_ln66_157 = sext i13 %p_343" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4762 'sext' 'sext_ln66_157' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4763 [1/1] (0.84ns)   --->   "%add_ln66_504 = add i16 %sext_ln65_609, i16 %sext_ln65_611" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4763 'add' 'add_ln66_504' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4764 [1/1] (0.00ns)   --->   "%sext_ln66_158 = sext i13 %p_344" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4764 'sext' 'sext_ln66_158' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4765 [1/1] (0.85ns)   --->   "%add_ln66_505 = add i16 %sext_ln65_610, i16 %p_336" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4765 'add' 'add_ln66_505' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4766 [1/1] (0.84ns)   --->   "%add_ln66_506 = add i15 %sext_ln66_157, i15 %p_345" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4766 'add' 'add_ln66_506' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4767 [1/1] (0.84ns)   --->   "%add_ln66_507 = add i15 %sext_ln66_158, i15 %trunc_ln66_74" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4767 'add' 'add_ln66_507' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_508 = add i16 %add_ln66_505, i16 %add_ln66_504" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4768 'add' 'add_ln66_508' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_509 = add i15 %add_ln66_507, i15 %add_ln66_506" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4769 'add' 'add_ln66_509' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4770 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_510 = add i16 %add_ln66_508, i16 %sext_ln66_156" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4770 'add' 'add_ln66_510' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4771 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_522 = add i15 %add_ln66_509, i15 %add_ln66_503" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4771 'add' 'add_ln66_522' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4772 [1/1] (0.00ns)   --->   "%sext_ln65_640 = sext i14 %p_373" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4772 'sext' 'sext_ln65_640' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4773 [1/1] (0.00ns)   --->   "%sext_ln65_641 = sext i13 %p_374" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4773 'sext' 'sext_ln65_641' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4774 [1/1] (2.38ns)   --->   "%mul_ln65_293 = mul i25 %sext_ln65_264, i25 33554195" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4774 'mul' 'mul_ln65_293' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4775 [1/1] (0.00ns)   --->   "%p_375 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_293, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4775 'partselect' 'p_375' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4776 [1/1] (0.00ns)   --->   "%sext_ln65_642 = sext i13 %p_375" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4776 'sext' 'sext_ln65_642' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_551 = add i15 %sext_ln65_641, i15 %sext_ln65_640" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4777 'add' 'add_ln66_551' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4778 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_552 = add i15 %add_ln66_551, i15 %sext_ln65_642" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4778 'add' 'add_ln66_552' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4779 [1/1] (0.00ns)   --->   "%sext_ln65_670 = sext i7 %p_391" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4779 'sext' 'sext_ln65_670' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4780 [1/1] (0.00ns)   --->   "%sext_ln65_673 = sext i10 %p_393" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4780 'sext' 'sext_ln65_673' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4781 [1/1] (0.00ns)   --->   "%sext_ln65_681 = sext i10 %p_398" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4781 'sext' 'sext_ln65_681' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4782 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_25, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4782 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4783 [1/1] (0.00ns)   --->   "%sext_ln65_674 = sext i18 %tmp_71" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4783 'sext' 'sext_ln65_674' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4784 [1/1] (0.87ns)   --->   "%sub_ln65_159 = sub i19 %sext_ln65_266, i19 %sext_ln65_674" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4784 'sub' 'sub_ln65_159' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4785 [1/1] (0.00ns)   --->   "%p_399 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_159, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4785 'partselect' 'p_399' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4786 [1/1] (0.00ns)   --->   "%sext_ln65_682 = sext i7 %p_399" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4786 'sext' 'sext_ln65_682' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4787 [1/1] (0.77ns)   --->   "%add_ln66_592 = add i8 %sext_ln65_682, i8 %sext_ln65_670" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4787 'add' 'add_ln66_592' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4788 [1/1] (0.00ns)   --->   "%sext_ln66_179 = sext i8 %add_ln66_592" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4788 'sext' 'sext_ln66_179' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4789 [1/1] (0.78ns)   --->   "%add_ln66_593 = add i11 %sext_ln66_179, i11 %sext_ln65_681" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4789 'add' 'add_ln66_593' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4790 [1/1] (0.00ns)   --->   "%sext_ln66_180 = sext i11 %add_ln66_593" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4790 'sext' 'sext_ln66_180' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4791 [1/1] (0.00ns)   --->   "%sext_ln66_181 = sext i11 %add_ln66_594" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4791 'sext' 'sext_ln66_181' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_595 = add i12 %sext_ln66_181, i12 %sext_ln65_673" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4792 'add' 'add_ln66_595' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4793 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln66_596 = add i12 %add_ln66_595, i12 %sext_ln66_180" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4793 'add' 'add_ln66_596' <Predicate = (!icmp_ln50)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4794 [1/1] (0.00ns)   --->   "%sext_ln66_182 = sext i12 %add_ln66_596" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4794 'sext' 'sext_ln66_182' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4795 [1/1] (0.00ns)   --->   "%sext_ln66_187 = sext i12 %add_ln66_602" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4795 'sext' 'sext_ln66_187' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4796 [1/1] (0.80ns)   --->   "%add_ln66_603 = add i13 %sext_ln66_187, i13 %sext_ln66_182" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4796 'add' 'add_ln66_603' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4797 [1/1] (0.00ns)   --->   "%sext_ln65_693 = sext i5 %p_413" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4797 'sext' 'sext_ln65_693' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4798 [1/1] (0.00ns)   --->   "%sext_ln65_704 = sext i6 %p_421" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4798 'sext' 'sext_ln65_704' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4799 [1/1] (0.00ns)   --->   "%p_424 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a_25, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4799 'partselect' 'p_424' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4800 [1/1] (0.00ns)   --->   "%sext_ln65_707 = sext i6 %p_424" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4800 'sext' 'sext_ln65_707' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4801 [1/1] (0.78ns)   --->   "%add_ln66_638 = add i7 %sext_ln65_707, i7 %sext_ln65_704" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4801 'add' 'add_ln66_638' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4802 [1/1] (0.00ns)   --->   "%sext_ln66_216 = sext i7 %add_ln66_638" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4802 'sext' 'sext_ln66_216' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4803 [1/1] (0.78ns)   --->   "%add_ln66_639 = add i6 %sext_ln65_440, i6 %sext_ln65_693" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4803 'add' 'add_ln66_639' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4804 [1/1] (0.00ns)   --->   "%sext_ln66_217 = sext i6 %add_ln66_639" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4804 'sext' 'sext_ln66_217' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4805 [1/1] (0.77ns)   --->   "%add_ln66_640 = add i8 %sext_ln66_217, i8 %sext_ln66_216" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4805 'add' 'add_ln66_640' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4806 [1/1] (0.00ns)   --->   "%sext_ln65_737 = sext i11 %p_441" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4806 'sext' 'sext_ln65_737' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4807 [1/1] (0.00ns)   --->   "%sext_ln65_749 = sext i10 %p_448" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4807 'sext' 'sext_ln65_749' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_101 = sub i20 0, i20 %sext_ln65_539" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4808 'sub' 'sub_ln65_101' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4809 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln65_102 = sub i20 %sub_ln65_101, i20 %sext_ln65_263" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4809 'sub' 'sub_ln65_102' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4810 [1/1] (0.00ns)   --->   "%p_449 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_102, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4810 'partselect' 'p_449' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4811 [1/1] (0.00ns)   --->   "%sext_ln65_750 = sext i8 %p_449" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4811 'sext' 'sext_ln65_750' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_644 = add i12 %sext_ln65_750, i12 %sext_ln65_737" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4812 'add' 'add_ln66_644' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4813 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln66_645 = add i12 %add_ln66_644, i12 %sext_ln65_749" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4813 'add' 'add_ln66_645' <Predicate = (!icmp_ln50)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4814 [1/1] (0.00ns)   --->   "%sext_ln66_221 = sext i12 %add_ln66_645" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4814 'sext' 'sext_ln66_221' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4815 [1/1] (0.00ns)   --->   "%sext_ln66_222 = sext i11 %add_ln66_647" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4815 'sext' 'sext_ln66_222' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_648 = add i13 %sext_ln66_222, i13 %sext_ln66_221" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4816 'add' 'add_ln66_648' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4817 [1/1] (0.00ns)   --->   "%sext_ln66_228 = sext i12 %add_ln66_654" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4817 'sext' 'sext_ln66_228' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4818 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln66_655 = add i13 %sext_ln66_228, i13 %add_ln66_648" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4818 'add' 'add_ln66_655' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4819 [1/1] (0.00ns)   --->   "%sext_ln65_771 = sext i8 %p_468" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4819 'sext' 'sext_ln65_771' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4820 [1/1] (0.00ns)   --->   "%shl_ln65_107 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_23, i2 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4820 'bitconcatenate' 'shl_ln65_107' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4821 [1/1] (0.00ns)   --->   "%sext_ln65_767 = sext i18 %shl_ln65_107" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4821 'sext' 'sext_ln65_767' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4822 [1/1] (0.87ns)   --->   "%sub_ln65_112 = sub i19 0, i19 %sext_ln65_767" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4822 'sub' 'sub_ln65_112' <Predicate = (!icmp_ln50)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4823 [1/1] (0.00ns)   --->   "%p_469 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln65_112, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4823 'partselect' 'p_469' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4824 [1/1] (0.00ns)   --->   "%sext_ln65_772 = sext i7 %p_469" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4824 'sext' 'sext_ln65_772' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4825 [1/1] (0.00ns)   --->   "%shl_ln65_108 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_25, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4825 'bitconcatenate' 'shl_ln65_108' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4826 [1/1] (0.00ns)   --->   "%sext_ln65_769 = sext i20 %shl_ln65_108" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4826 'sext' 'sext_ln65_769' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4827 [1/1] (0.89ns)   --->   "%sub_ln65_113 = sub i21 %sext_ln65_541, i21 %sext_ln65_769" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4827 'sub' 'sub_ln65_113' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4828 [1/1] (0.00ns)   --->   "%p_470 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_113, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4828 'partselect' 'p_470' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4829 [1/1] (0.00ns)   --->   "%sext_ln65_773 = sext i9 %p_470" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4829 'sext' 'sext_ln65_773' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4830 [1/1] (0.00ns)   --->   "%sext_ln66_239 = sext i10 %add_ln66_671" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4830 'sext' 'sext_ln66_239' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_672 = add i10 %sext_ln65_773, i10 %sext_ln65_772" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4831 'add' 'add_ln66_672' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4832 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln66_673 = add i10 %add_ln66_672, i10 %sext_ln65_771" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4832 'add' 'add_ln66_673' <Predicate = (!icmp_ln50)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4833 [1/1] (0.00ns)   --->   "%sext_ln66_240 = sext i10 %add_ln66_673" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4833 'sext' 'sext_ln66_240' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4834 [1/1] (0.78ns)   --->   "%add_ln66_674 = add i11 %sext_ln66_240, i11 %sext_ln66_239" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4834 'add' 'add_ln66_674' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4835 [1/1] (0.00ns)   --->   "%sext_ln66_241 = sext i11 %add_ln66_674" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4835 'sext' 'sext_ln66_241' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4836 [1/1] (0.00ns)   --->   "%sext_ln66_246 = sext i10 %add_ln66_679" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4836 'sext' 'sext_ln66_246' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4837 [1/1] (0.79ns)   --->   "%add_ln66_680 = add i12 %sext_ln66_246, i12 %sext_ln66_241" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4837 'add' 'add_ln66_680' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4838 [1/1] (0.00ns)   --->   "%shl_ln65_111 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_23, i5 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4838 'bitconcatenate' 'shl_ln65_111' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4839 [1/1] (0.00ns)   --->   "%sext_ln65_796 = sext i21 %shl_ln65_111" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4839 'sext' 'sext_ln65_796' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4840 [1/1] (0.90ns)   --->   "%add_ln65_21 = add i22 %sext_ln65_796, i22 %sext_ln65_534" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4840 'add' 'add_ln65_21' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4841 [1/1] (0.00ns)   --->   "%p_494 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %add_ln65_21, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4841 'partselect' 'p_494' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4842 [1/1] (0.00ns)   --->   "%sext_ln65_800 = sext i10 %p_494" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4842 'sext' 'sext_ln65_800' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4843 [1/1] (0.00ns)   --->   "%sext_ln65_801 = sext i14 %p_495" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4843 'sext' 'sext_ln65_801' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4844 [1/1] (2.38ns)   --->   "%mul_ln65_336 = mul i27 %sext_ln65_269, i27 595" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4844 'mul' 'mul_ln65_336' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4845 [1/1] (0.00ns)   --->   "%p_496 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_336, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4845 'partselect' 'p_496' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4846 [1/1] (0.00ns)   --->   "%sext_ln65_802 = sext i15 %p_496" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4846 'sext' 'sext_ln65_802' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4847 [1/1] (0.83ns)   --->   "%add_ln66_694 = add i15 %sext_ln65_801, i15 %sext_ln65_800" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4847 'add' 'add_ln66_694' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4848 [1/1] (0.00ns)   --->   "%sext_ln66_257 = sext i15 %add_ln66_694" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4848 'sext' 'sext_ln66_257' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_695 = add i16 %sext_ln66_257, i16 %sext_ln65_802" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4849 'add' 'add_ln66_695' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4850 [1/1] (0.00ns)   --->   "%sext_ln66_258 = sext i15 %add_ln66_696" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4850 'sext' 'sext_ln66_258' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4851 [1/1] (0.00ns)   --->   "%sext_ln66_259 = sext i15 %add_ln66_697" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4851 'sext' 'sext_ln66_259' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4852 [1/1] (0.84ns)   --->   "%add_ln66_698 = add i16 %sext_ln66_259, i16 %sext_ln66_258" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4852 'add' 'add_ln66_698' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_699 = add i15 %add_ln66_694, i15 %p_496" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4853 'add' 'add_ln66_699' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4854 [1/1] (0.84ns)   --->   "%add_ln66_700 = add i15 %add_ln66_697, i15 %add_ln66_696" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4854 'add' 'add_ln66_700' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4855 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_701 = add i16 %add_ln66_698, i16 %add_ln66_695" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4855 'add' 'add_ln66_701' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4856 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_708 = add i15 %add_ln66_700, i15 %add_ln66_699" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4856 'add' 'add_ln66_708' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4857 [1/1] (2.38ns)   --->   "%mul_ln65_362 = mul i26 %sext_ln65_267, i26 416" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4857 'mul' 'mul_ln65_362' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4858 [1/1] (0.00ns)   --->   "%p_523 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_362, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4858 'partselect' 'p_523' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4859 [1/1] (0.00ns)   --->   "%sext_ln65_819 = sext i14 %p_523" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4859 'sext' 'sext_ln65_819' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4860 [1/1] (0.00ns)   --->   "%sext_ln66_273 = sext i14 %p_523" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4860 'sext' 'sext_ln66_273' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_729 = add i16 %add_ln66_727, i16 %sext_ln65_819" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4861 'add' 'add_ln66_729' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_735 = add i15 %add_ln66_728, i15 %sext_ln66_273" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4862 'add' 'add_ln66_735' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4863 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_737 = add i16 %add_ln66_734, i16 %add_ln66_729" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4863 'add' 'add_ln66_737' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4864 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_749 = add i15 %add_ln66_736, i15 %add_ln66_735" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4864 'add' 'add_ln66_749' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4865 [1/1] (0.00ns)   --->   "%sext_ln65_842 = sext i14 %p_545" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4865 'sext' 'sext_ln65_842' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4866 [1/1] (0.00ns)   --->   "%sext_ln65_845 = sext i15 %p_548" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4866 'sext' 'sext_ln65_845' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4867 [1/1] (2.38ns)   --->   "%mul_ln65_384 = mul i26 %sext_ln65_267, i26 67108533" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4867 'mul' 'mul_ln65_384' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4868 [1/1] (0.00ns)   --->   "%p_549 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_384, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4868 'partselect' 'p_549' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4869 [1/1] (0.00ns)   --->   "%sext_ln65_846 = sext i14 %p_549" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4869 'sext' 'sext_ln65_846' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4870 [1/1] (0.00ns)   --->   "%sext_ln66_279 = sext i14 %p_545" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4870 'sext' 'sext_ln66_279' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4871 [1/1] (0.84ns)   --->   "%add_ln66_780 = add i16 %sext_ln65_845, i16 %sext_ln65_842" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4871 'add' 'add_ln66_780' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4872 [1/1] (0.00ns)   --->   "%sext_ln66_280 = sext i14 %p_549" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4872 'sext' 'sext_ln66_280' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4873 [1/1] (0.84ns)   --->   "%add_ln66_781 = add i15 %p_548, i15 %sext_ln66_279" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4873 'add' 'add_ln66_781' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_782 = add i16 %add_ln66_780, i16 %sext_ln65_846" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4874 'add' 'add_ln66_782' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4875 [1/1] (0.00ns)   --->   "%sext_ln66_281 = sext i13 %add_ln66_783" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4875 'sext' 'sext_ln66_281' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4876 [1/1] (0.00ns)   --->   "%sext_ln66_282 = sext i15 %add_ln66_784" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4876 'sext' 'sext_ln66_282' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4877 [1/1] (0.00ns)   --->   "%sext_ln66_283 = sext i13 %add_ln66_783" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4877 'sext' 'sext_ln66_283' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4878 [1/1] (0.84ns)   --->   "%add_ln66_785 = add i16 %sext_ln66_282, i16 %sext_ln66_281" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4878 'add' 'add_ln66_785' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_786 = add i15 %add_ln66_781, i15 %sext_ln66_280" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4879 'add' 'add_ln66_786' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4880 [1/1] (0.84ns)   --->   "%add_ln66_787 = add i15 %add_ln66_784, i15 %sext_ln66_283" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4880 'add' 'add_ln66_787' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4881 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_788 = add i16 %add_ln66_785, i16 %add_ln66_782" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4881 'add' 'add_ln66_788' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4882 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_800 = add i15 %add_ln66_787, i15 %add_ln66_786" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4882 'add' 'add_ln66_800' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4883 [1/1] (0.00ns)   --->   "%sext_ln65_868 = sext i15 %p_574" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4883 'sext' 'sext_ln65_868' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4884 [1/1] (0.00ns)   --->   "%sext_ln65_869 = sext i14 %p_575" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4884 'sext' 'sext_ln65_869' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4885 [1/1] (0.00ns)   --->   "%shl_ln65_117 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %a_25, i9 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4885 'bitconcatenate' 'shl_ln65_117' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4886 [1/1] (0.00ns)   --->   "%sext_ln65_865 = sext i25 %shl_ln65_117" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4886 'sext' 'sext_ln65_865' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_122 = sub i26 0, i26 %sext_ln65_865" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4887 'sub' 'sub_ln65_122' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4888 [1/1] (0.00ns)   --->   "%shl_ln65_118 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_25, i7 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4888 'bitconcatenate' 'shl_ln65_118' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4889 [1/1] (0.00ns)   --->   "%sext_ln65_866 = sext i23 %shl_ln65_118" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4889 'sext' 'sext_ln65_866' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4890 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%sub_ln65_123 = sub i26 %sub_ln65_122, i26 %sext_ln65_866" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4890 'sub' 'sub_ln65_123' <Predicate = (!icmp_ln50)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4891 [1/1] (0.00ns)   --->   "%p_576 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %sub_ln65_123, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4891 'partselect' 'p_576' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4892 [1/1] (0.00ns)   --->   "%sext_ln65_870 = sext i14 %p_576" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4892 'sext' 'sext_ln65_870' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4893 [1/1] (0.00ns)   --->   "%sext_ln66_289 = sext i14 %p_575" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4893 'sext' 'sext_ln66_289' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4894 [1/1] (0.84ns)   --->   "%add_ln66_828 = add i16 %sext_ln65_869, i16 %sext_ln65_868" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4894 'add' 'add_ln66_828' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4895 [1/1] (0.00ns)   --->   "%sext_ln66_290 = sext i14 %p_576" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4895 'sext' 'sext_ln66_290' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4896 [1/1] (0.84ns)   --->   "%add_ln66_829 = add i15 %sext_ln66_289, i15 %p_574" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4896 'add' 'add_ln66_829' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_830 = add i16 %add_ln66_828, i16 %sext_ln65_870" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4897 'add' 'add_ln66_830' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_835 = add i15 %add_ln66_829, i15 %sext_ln66_290" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4898 'add' 'add_ln66_835' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4899 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_837 = add i16 %add_ln66_834, i16 %add_ln66_830" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4899 'add' 'add_ln66_837' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4900 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_848 = add i15 %add_ln66_836, i15 %add_ln66_835" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4900 'add' 'add_ln66_848' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4901 [1/1] (2.38ns)   --->   "%mul_ln65_435 = mul i28 %sext_ln65_268, i28 268430539" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4901 'mul' 'mul_ln65_435' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4902 [1/1] (0.00ns)   --->   "%p_603 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_435, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4902 'partselect' 'p_603' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4903 [1/1] (0.00ns)   --->   "%trunc_ln66_108 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_435, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4903 'partselect' 'trunc_ln66_108' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_879 = add i16 %add_ln66_877, i16 %p_603" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4904 'add' 'add_ln66_879' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_885 = add i15 %add_ln66_878, i15 %trunc_ln66_108" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4905 'add' 'add_ln66_885' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4906 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_887 = add i16 %add_ln66_884, i16 %add_ln66_879" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4906 'add' 'add_ln66_887' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4907 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_899 = add i15 %add_ln66_886, i15 %add_ln66_885" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4907 'add' 'add_ln66_899' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4908 [1/1] (0.85ns)   --->   "%sub_ln65_4 = sub i17 0, i17 %sext_ln65_246" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4908 'sub' 'sub_ln65_4' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4909 [1/1] (0.00ns)   --->   "%p_622 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln65_4, i32 12, i32 16" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4909 'partselect' 'p_622' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4910 [1/1] (0.00ns)   --->   "%sext_ln65_893 = sext i5 %p_622" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4910 'sext' 'sext_ln65_893' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4911 [1/1] (0.00ns)   --->   "%sext_ln65_894 = sext i9 %p_623" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4911 'sext' 'sext_ln65_894' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4912 [1/1] (0.86ns)   --->   "%sub_ln65_130 = sub i18 0, i18 %sext_ln65_540" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4912 'sub' 'sub_ln65_130' <Predicate = (!icmp_ln50)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4913 [1/1] (0.00ns)   --->   "%p_624 = partselect i6 @_ssdm_op_PartSelect.i6.i18.i32.i32, i18 %sub_ln65_130, i32 12, i32 17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4913 'partselect' 'p_624' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4914 [1/1] (0.00ns)   --->   "%sext_ln65_895 = sext i6 %p_624" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4914 'sext' 'sext_ln65_895' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_930 = add i10 %sext_ln65_895, i10 %sext_ln65_894" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4915 'add' 'add_ln66_930' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4916 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln66_931 = add i10 %add_ln66_930, i10 %sext_ln65_893" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4916 'add' 'add_ln66_931' <Predicate = (!icmp_ln50)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4917 [1/1] (0.00ns)   --->   "%sext_ln66_303 = sext i10 %add_ln66_931" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4917 'sext' 'sext_ln66_303' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4918 [1/1] (0.00ns)   --->   "%sext_ln66_305 = sext i10 %add_ln66_933" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4918 'sext' 'sext_ln66_305' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4919 [1/1] (0.78ns)   --->   "%add_ln66_934 = add i11 %sext_ln66_305, i11 %sext_ln66_303" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4919 'add' 'add_ln66_934' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4920 [1/1] (2.38ns)   --->   "%mul_ln65_464 = mul i28 %sext_ln65_268, i28 1868" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4920 'mul' 'mul_ln65_464' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4921 [1/1] (0.00ns)   --->   "%p_651 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_464, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4921 'partselect' 'p_651' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4922 [1/1] (0.00ns)   --->   "%trunc_ln66_132 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_464, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4922 'partselect' 'trunc_ln66_132' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_956 = add i16 %add_ln66_954, i16 %p_651" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4923 'add' 'add_ln66_956' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_962 = add i15 %add_ln66_955, i15 %trunc_ln66_132" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4924 'add' 'add_ln66_962' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4925 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_964 = add i16 %add_ln66_961, i16 %add_ln66_956" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4925 'add' 'add_ln66_964' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4926 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_975 = add i15 %add_ln66_963, i15 %add_ln66_962" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4926 'add' 'add_ln66_975' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4927 [1/1] (0.00ns)   --->   "%sext_ln65_935 = sext i15 %p_676" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4927 'sext' 'sext_ln65_935' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4928 [1/1] (0.00ns)   --->   "%shl_ln65_125 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %a_24, i11 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4928 'bitconcatenate' 'shl_ln65_125' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4929 [1/1] (0.00ns)   --->   "%sext_ln65_933 = sext i27 %shl_ln65_125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4929 'sext' 'sext_ln65_933' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4930 [1/1] (0.96ns)   --->   "%sub_ln65_137 = sub i28 %sext_ln65_260, i28 %sext_ln65_933" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4930 'sub' 'sub_ln65_137' <Predicate = (!icmp_ln50)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4931 [1/1] (0.00ns)   --->   "%p_677 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln65_137, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4931 'partselect' 'p_677' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4932 [1/1] (2.38ns)   --->   "%mul_ln65_486 = mul i28 %sext_ln65_268, i28 268431782" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4932 'mul' 'mul_ln65_486' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4933 [1/1] (0.00ns)   --->   "%p_678 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_486, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4933 'partselect' 'p_678' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4934 [1/1] (0.00ns)   --->   "%trunc_ln66_141 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %sub_ln65_137, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4934 'partselect' 'trunc_ln66_141' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4935 [1/1] (0.85ns)   --->   "%add_ln66_1005 = add i16 %p_677, i16 %sext_ln65_935" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4935 'add' 'add_ln66_1005' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4936 [1/1] (0.00ns)   --->   "%trunc_ln66_142 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_486, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4936 'partselect' 'trunc_ln66_142' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4937 [1/1] (0.84ns)   --->   "%add_ln66_1006 = add i15 %trunc_ln66_141, i15 %p_676" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4937 'add' 'add_ln66_1006' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4938 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1007 = add i16 %add_ln66_1005, i16 %p_678" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4938 'add' 'add_ln66_1007' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1013 = add i15 %add_ln66_1006, i15 %trunc_ln66_142" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4939 'add' 'add_ln66_1013' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4940 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1015 = add i16 %add_ln66_1012, i16 %add_ln66_1007" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4940 'add' 'add_ln66_1015' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4941 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1026 = add i15 %add_ln66_1014, i15 %add_ln66_1013" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4941 'add' 'add_ln66_1026' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4942 [1/1] (0.00ns)   --->   "%sext_ln65_956 = sext i12 %p_700" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4942 'sext' 'sext_ln65_956' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4943 [1/1] (2.38ns)   --->   "%mul_ln65_509 = mul i27 %sext_ln65_239, i27 134216857" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4943 'mul' 'mul_ln65_509' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4944 [1/1] (0.00ns)   --->   "%p_702 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_509, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4944 'partselect' 'p_702' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4945 [1/1] (0.00ns)   --->   "%sext_ln65_960 = sext i15 %p_702" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4945 'sext' 'sext_ln65_960' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4946 [1/1] (0.00ns)   --->   "%sext_ln66_339 = sext i12 %p_700" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4946 'sext' 'sext_ln66_339' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 4947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1055 = add i16 %sext_ln65_956, i16 %sext_ln65_960" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4947 'add' 'add_ln66_1055' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4948 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1057 = add i15 %sext_ln66_339, i15 %p_702" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4948 'add' 'add_ln66_1057' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4949 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1059 = add i16 %add_ln66_1056, i16 %add_ln66_1055" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4949 'add' 'add_ln66_1059' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4950 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1061 = add i15 %add_ln66_1058, i15 %add_ln66_1057" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4950 'add' 'add_ln66_1061' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 10.4>
ST_29 : Operation 4951 [1/1] (0.00ns)   --->   "%zext_ln63_78 = zext i11 %tmp_115" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4951 'zext' 'zext_ln63_78' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4952 [1/1] (0.00ns)   --->   "%zext_ln63_82_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln63_131" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4952 'bitconcatenate' 'zext_ln63_82_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4953 [1/1] (0.00ns)   --->   "%zext_ln63_121 = zext i53 %zext_ln63_82_cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4953 'zext' 'zext_ln63_121' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4954 [1/1] (1.10ns)   --->   "%sub_ln63_78 = sub i54 0, i54 %zext_ln63_121" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4954 'sub' 'sub_ln63_78' <Predicate = (!icmp_ln50 & tmp_114)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4955 [1/1] (0.40ns)   --->   "%select_ln63_104 = select i1 %tmp_114, i54 %sub_ln63_78, i54 %zext_ln63_121" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4955 'select' 'select_ln63_104' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4956 [1/1] (1.08ns)   --->   "%icmp_ln63_130 = icmp_eq  i63 %trunc_ln63_130, i63 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4956 'icmp' 'icmp_ln63_130' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4957 [1/1] (0.80ns)   --->   "%sub_ln63_79 = sub i12 1075, i12 %zext_ln63_78" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4957 'sub' 'sub_ln63_79' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4958 [1/1] (0.80ns)   --->   "%icmp_ln63_131 = icmp_sgt  i12 %sub_ln63_79, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4958 'icmp' 'icmp_ln63_131' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4959 [1/1] (0.80ns)   --->   "%add_ln63_26 = add i12 %sub_ln63_79, i12 4084" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4959 'add' 'add_ln63_26' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4960 [1/1] (0.80ns)   --->   "%sub_ln63_80 = sub i12 12, i12 %sub_ln63_79" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4960 'sub' 'sub_ln63_80' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4961 [1/1] (0.37ns)   --->   "%select_ln63_105 = select i1 %icmp_ln63_131, i12 %add_ln63_26, i12 %sub_ln63_80" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4961 'select' 'select_ln63_105' <Predicate = (!icmp_ln50)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4962 [1/1] (0.00ns)   --->   "%sext_ln63_52 = sext i12 %select_ln63_105" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4962 'sext' 'sext_ln63_52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4963 [1/1] (0.80ns)   --->   "%icmp_ln63_132 = icmp_eq  i12 %sub_ln63_79, i12 12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4963 'icmp' 'icmp_ln63_132' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4964 [1/1] (0.00ns)   --->   "%trunc_ln63_132 = trunc i54 %select_ln63_104" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4964 'trunc' 'trunc_ln63_132' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4965 [1/1] (0.80ns)   --->   "%icmp_ln63_133 = icmp_ult  i12 %select_ln63_105, i12 54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4965 'icmp' 'icmp_ln63_133' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4966 [1/1] (0.00ns)   --->   "%zext_ln63_122 = zext i32 %sext_ln63_52" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4966 'zext' 'zext_ln63_122' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4967 [1/1] (1.50ns)   --->   "%ashr_ln63_26 = ashr i54 %select_ln63_104, i54 %zext_ln63_122" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4967 'ashr' 'ashr_ln63_26' <Predicate = (!icmp_ln50)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4968 [1/1] (0.00ns) (grouped into LUT with out node a_26)   --->   "%trunc_ln63_133 = trunc i54 %ashr_ln63_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4968 'trunc' 'trunc_ln63_133' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4969 [1/1] (0.00ns) (grouped into LUT with out node a_26)   --->   "%bitcast_ln724_53 = bitcast i32 %padded_load_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4969 'bitcast' 'bitcast_ln724_53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4970 [1/1] (0.00ns) (grouped into LUT with out node a_26)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_53, i32 31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4970 'bitselect' 'tmp_116' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4971 [1/1] (0.00ns) (grouped into LUT with out node a_26)   --->   "%select_ln63_214 = select i1 %tmp_116, i16 65535, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4971 'select' 'select_ln63_214' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4972 [1/1] (0.00ns) (grouped into LUT with out node a_26)   --->   "%select_ln63_106 = select i1 %icmp_ln63_133, i16 %trunc_ln63_133, i16 %select_ln63_214" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4972 'select' 'select_ln63_106' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4973 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln63_105, i32 4, i32 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4973 'partselect' 'tmp_117' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4974 [1/1] (0.76ns)   --->   "%icmp_ln63_134 = icmp_eq  i8 %tmp_117, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4974 'icmp' 'icmp_ln63_134' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4975 [1/1] (0.00ns)   --->   "%sext_ln63_52cast = trunc i32 %sext_ln63_52" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4975 'trunc' 'sext_ln63_52cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4976 [1/1] (0.90ns)   --->   "%shl_ln63_26 = shl i16 %trunc_ln63_132, i16 %sext_ln63_52cast" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4976 'shl' 'shl_ln63_26' <Predicate = (!icmp_ln50)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4977 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_187)   --->   "%select_ln63_107 = select i1 %icmp_ln63_134, i16 %shl_ln63_26, i16 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4977 'select' 'select_ln63_107' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4978 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_187)   --->   "%select_ln63_186 = select i1 %icmp_ln63_130, i16 0, i16 %select_ln63_107" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4978 'select' 'select_ln63_186' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4979 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_187)   --->   "%xor_ln63_52 = xor i1 %icmp_ln63_130, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4979 'xor' 'xor_ln63_52' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4980 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_187)   --->   "%and_ln63_52 = and i1 %icmp_ln63_132, i1 %xor_ln63_52" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4980 'and' 'and_ln63_52' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4981 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln63_187 = select i1 %and_ln63_52, i16 %trunc_ln63_132, i16 %select_ln63_186" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4981 'select' 'select_ln63_187' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4982 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_53)   --->   "%or_ln63_26 = or i1 %icmp_ln63_130, i1 %icmp_ln63_132" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4982 'or' 'or_ln63_26' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4983 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_53)   --->   "%xor_ln63_53 = xor i1 %or_ln63_26, i1 1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4983 'xor' 'xor_ln63_53' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4984 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln63_53 = and i1 %icmp_ln63_131, i1 %xor_ln63_53" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4984 'and' 'and_ln63_53' <Predicate = (!icmp_ln50)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4985 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_26 = select i1 %and_ln63_53, i16 %select_ln63_106, i16 %select_ln63_187" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4985 'select' 'a_26' <Predicate = (!icmp_ln50)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4986 [1/1] (0.00ns)   --->   "%sext_ln65_272 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4986 'sext' 'sext_ln65_272' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4987 [1/1] (0.00ns)   --->   "%sext_ln65_273 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4987 'sext' 'sext_ln65_273' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4988 [1/1] (0.00ns)   --->   "%sext_ln65_274 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4988 'sext' 'sext_ln65_274' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4989 [1/1] (0.00ns)   --->   "%sext_ln65_275 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4989 'sext' 'sext_ln65_275' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4990 [1/1] (0.00ns)   --->   "%sext_ln65_276 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4990 'sext' 'sext_ln65_276' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4991 [1/1] (0.00ns)   --->   "%sext_ln65_277 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4991 'sext' 'sext_ln65_277' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4992 [1/1] (0.00ns)   --->   "%sext_ln65_278 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4992 'sext' 'sext_ln65_278' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4993 [1/1] (0.00ns)   --->   "%sext_ln65_279 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4993 'sext' 'sext_ln65_279' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4994 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_26, i6 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4994 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4995 [1/1] (0.00ns)   --->   "%sext_ln65_280 = sext i22 %tmp_64" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4995 'sext' 'sext_ln65_280' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4996 [1/1] (0.91ns)   --->   "%sub_ln65_152 = sub i23 %sext_ln65_279, i23 %sext_ln65_280" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4996 'sub' 'sub_ln65_152' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4997 [1/1] (0.00ns)   --->   "%p_26 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln65_152, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4997 'partselect' 'p_26' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4998 [1/1] (0.00ns)   --->   "%sext_ln65_281 = sext i11 %p_26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4998 'sext' 'sext_ln65_281' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 4999 [1/1] (0.00ns)   --->   "%sext_ln66_9 = sext i15 %add_ln66_12" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4999 'sext' 'sext_ln66_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5000 [1/1] (0.00ns)   --->   "%sext_ln66_14 = sext i13 %add_ln66_18" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5000 'sext' 'sext_ln66_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5001 [1/1] (0.00ns)   --->   "%sext_ln66_15 = sext i13 %add_ln66_20" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5001 'sext' 'sext_ln66_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5002 [1/1] (0.00ns)   --->   "%sext_ln66_16 = sext i12 %add_ln66_21" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5002 'sext' 'sext_ln66_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5003 [1/1] (0.79ns)   --->   "%add_ln66_22 = add i12 %sext_ln65_281, i12 4003" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5003 'add' 'add_ln66_22' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5004 [1/1] (0.00ns)   --->   "%sext_ln66_17 = sext i12 %add_ln66_22" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5004 'sext' 'sext_ln66_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5005 [1/1] (0.80ns)   --->   "%add_ln66_23 = add i13 %sext_ln66_17, i13 %sext_ln66_16" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5005 'add' 'add_ln66_23' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5006 [1/1] (0.00ns)   --->   "%sext_ln66_18 = sext i13 %add_ln66_23" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5006 'sext' 'sext_ln66_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5007 [1/1] (0.82ns)   --->   "%add_ln66_24 = add i14 %sext_ln66_18, i14 %sext_ln66_15" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5007 'add' 'add_ln66_24' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5008 [1/1] (0.00ns)   --->   "%sext_ln66_19 = sext i14 %add_ln66_24" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5008 'sext' 'sext_ln66_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5009 [1/1] (0.83ns)   --->   "%add_ln66_25 = add i15 %sext_ln66_19, i15 %sext_ln66_14" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5009 'add' 'add_ln66_25' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5010 [1/1] (0.00ns)   --->   "%sext_ln66_20 = sext i15 %add_ln66_25" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5010 'sext' 'sext_ln66_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5011 [1/1] (0.84ns)   --->   "%sum = add i16 %sext_ln66_20, i16 %sext_ln66_9" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5011 'add' 'sum' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5012 [1/1] (0.84ns)   --->   "%add_ln57 = add i15 %add_ln66_25, i15 %add_ln66_12" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5012 'add' 'add_ln57' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5013 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5013 'bitselect' 'tmp_118' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5014 [1/1] (0.85ns)   --->   "%icmp_ln78 = icmp_sgt  i16 %sum, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5014 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5015 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5015 'bitselect' 'tmp_119' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5016 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%select_ln76 = select i1 %tmp_119, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5016 'select' 'select_ln76' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5017 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%or_ln76 = or i1 %tmp_118, i1 %icmp_ln78" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5017 'or' 'or_ln76' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5018 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_1 = select i1 %or_ln76, i15 %select_ln76, i15 %add_ln57" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5018 'select' 'sum_1' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5019 [1/1] (0.00ns)   --->   "%sext_ln65_292 = sext i12 %p_34" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5019 'sext' 'sext_ln65_292' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5020 [1/1] (0.00ns)   --->   "%sext_ln65_295 = sext i14 %p_38" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5020 'sext' 'sext_ln65_295' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5021 [1/1] (0.00ns)   --->   "%shl_ln65_22 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_26, i3 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5021 'bitconcatenate' 'shl_ln65_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5022 [1/1] (0.00ns)   --->   "%sext_ln65_308 = sext i19 %shl_ln65_22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5022 'sext' 'sext_ln65_308' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5023 [1/1] (0.88ns)   --->   "%sub_ln65_23 = sub i20 0, i20 %sext_ln65_308" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5023 'sub' 'sub_ln65_23' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5024 [1/1] (0.89ns)   --->   "%sub_ln65_24 = sub i20 %sub_ln65_23, i20 %sext_ln65_278" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5024 'sub' 'sub_ln65_24' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5025 [1/1] (0.00ns)   --->   "%p_53 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_24, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5025 'partselect' 'p_53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5026 [1/1] (0.00ns)   --->   "%sext_ln65_309 = sext i8 %p_53" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5026 'sext' 'sext_ln65_309' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_51 = add i16 %add_ln66_48, i16 %add_ln66_37" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5027 'add' 'add_ln66_51' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5028 [1/1] (0.00ns)   --->   "%sext_ln66_26 = sext i15 %add_ln66_53" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5028 'sext' 'sext_ln66_26' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5029 [1/1] (0.00ns)   --->   "%sext_ln66_27 = sext i15 %add_ln66_54" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5029 'sext' 'sext_ln66_27' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5030 [1/1] (0.00ns)   --->   "%sext_ln66_28 = sext i15 %add_ln66_55" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5030 'sext' 'sext_ln66_28' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5031 [1/1] (0.84ns)   --->   "%add_ln66_56 = add i16 %sext_ln66_28, i16 %sext_ln66_27" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5031 'add' 'add_ln66_56' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5032 [1/1] (0.84ns)   --->   "%add_ln66_57 = add i15 %add_ln66_55, i15 %add_ln66_54" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5032 'add' 'add_ln66_57' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_58 = add i16 %add_ln66_56, i16 %sext_ln66_26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5033 'add' 'add_ln66_58' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5034 [1/1] (0.00ns)   --->   "%sext_ln66_29 = sext i12 %p_34" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5034 'sext' 'sext_ln66_29' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5035 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_61 = add i16 %add_ln66_59, i16 %sext_ln65_292" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5035 'add' 'add_ln66_61' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5036 [1/1] (0.00ns)   --->   "%sext_ln66_30 = sext i14 %p_38" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5036 'sext' 'sext_ln66_30' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_62 = add i16 %p_39, i16 %sext_ln65_295" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5037 'add' 'add_ln66_62' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5038 [1/1] (0.80ns)   --->   "%add_ln66_63 = add i12 %sext_ln65_309, i12 2233" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5038 'add' 'add_ln66_63' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5039 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i12 %add_ln66_63" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5039 'zext' 'zext_ln66' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_64 = add i15 %trunc_ln66_8, i15 %sext_ln66_30" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5040 'add' 'add_ln66_64' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5041 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i12 %add_ln66_63" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5041 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5042 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_65 = add i16 %zext_ln66, i16 %add_ln66_62" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5042 'add' 'add_ln66_65' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_66 = add i15 %add_ln66_60, i15 %sext_ln66_29" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5043 'add' 'add_ln66_66' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5044 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_67 = add i15 %zext_ln66_1, i15 %add_ln66_64" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5044 'add' 'add_ln66_67' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5045 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_68 = add i16 %add_ln66_65, i16 %add_ln66_61" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5045 'add' 'add_ln66_68' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_69 = add i15 %add_ln66_57, i15 %add_ln66_53" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5046 'add' 'add_ln66_69' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5047 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_70 = add i15 %add_ln66_67, i15 %add_ln66_66" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5047 'add' 'add_ln66_70' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5048 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_71 = add i16 %add_ln66_68, i16 %add_ln66_58" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5048 'add' 'add_ln66_71' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_72 = add i15 %add_ln66_50, i15 %add_ln66_49" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5049 'add' 'add_ln66_72' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5050 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_73 = add i15 %add_ln66_70, i15 %add_ln66_69" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5050 'add' 'add_ln66_73' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5051 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_2 = add i16 %add_ln66_71, i16 %add_ln66_51" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5051 'add' 'sum_2' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5052 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_1 = add i15 %add_ln66_73, i15 %add_ln66_72" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5052 'add' 'add_ln57_1' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5053 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5053 'bitselect' 'tmp_120' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5054 [1/1] (0.85ns)   --->   "%icmp_ln78_1 = icmp_sgt  i16 %sum_2, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5054 'icmp' 'icmp_ln78_1' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5055 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5055 'bitselect' 'tmp_121' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5056 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%select_ln76_2 = select i1 %tmp_121, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5056 'select' 'select_ln76_2' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5057 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%or_ln76_1 = or i1 %tmp_120, i1 %icmp_ln78_1" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5057 'or' 'or_ln76_1' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5058 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_3 = select i1 %or_ln76_1, i15 %select_ln76_2, i15 %add_ln57_1" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5058 'select' 'sum_3' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5059 [1/1] (0.00ns)   --->   "%sext_ln65_312 = sext i12 %p_56" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5059 'sext' 'sext_ln65_312' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5060 [1/1] (0.00ns)   --->   "%sext_ln65_317 = sext i13 %p_61" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5060 'sext' 'sext_ln65_317' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5061 [1/1] (0.00ns)   --->   "%sext_ln65_319 = sext i15 %p_65" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5061 'sext' 'sext_ln65_319' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5062 [1/1] (2.38ns)   --->   "%mul_ln65_63 = mul i27 %sext_ln65_277, i27 134217145" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5062 'mul' 'mul_ln65_63' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5063 [1/1] (0.00ns)   --->   "%p_80 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_63, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5063 'partselect' 'p_80' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5064 [1/1] (0.00ns)   --->   "%sext_ln65_322 = sext i15 %p_80" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5064 'sext' 'sext_ln65_322' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5065 [1/1] (0.00ns)   --->   "%sext_ln66_32 = sext i15 %add_ln66_100" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5065 'sext' 'sext_ln66_32' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5066 [1/1] (0.00ns)   --->   "%sext_ln66_33 = sext i12 %p_56" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5066 'sext' 'sext_ln66_33' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5067 [1/1] (0.84ns)   --->   "%add_ln66_101 = add i16 %sext_ln66_32, i16 %sext_ln65_312" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5067 'add' 'add_ln66_101' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5068 [1/1] (0.84ns)   --->   "%add_ln66_106 = add i15 %add_ln66_100, i15 %sext_ln66_33" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5068 'add' 'add_ln66_106' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_108 = add i16 %add_ln66_105, i16 %add_ln66_101" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5069 'add' 'add_ln66_108' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5070 [1/1] (0.00ns)   --->   "%sext_ln66_37 = sext i13 %p_61" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5070 'sext' 'sext_ln66_37' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_111 = add i16 %add_ln66_109, i16 %sext_ln65_317" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5071 'add' 'add_ln66_111' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5072 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_112 = add i16 %p_66, i16 %sext_ln65_319" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5072 'add' 'add_ln66_112' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5073 [1/1] (0.84ns)   --->   "%add_ln66_113 = add i16 %sext_ln65_322, i16 1477" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5073 'add' 'add_ln66_113' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_114 = add i15 %trunc_ln66_21, i15 %p_65" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5074 'add' 'add_ln66_114' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5075 [1/1] (0.84ns)   --->   "%add_ln66_115 = add i15 %p_80, i15 1477" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5075 'add' 'add_ln66_115' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5076 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_116 = add i16 %add_ln66_113, i16 %add_ln66_112" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5076 'add' 'add_ln66_116' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_117 = add i15 %add_ln66_110, i15 %sext_ln66_37" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5077 'add' 'add_ln66_117' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5078 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_118 = add i15 %add_ln66_115, i15 %add_ln66_114" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5078 'add' 'add_ln66_118' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5079 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_119 = add i16 %add_ln66_116, i16 %add_ln66_111" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5079 'add' 'add_ln66_119' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_120 = add i15 %add_ln66_107, i15 %add_ln66_106" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5080 'add' 'add_ln66_120' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5081 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_121 = add i15 %add_ln66_118, i15 %add_ln66_117" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5081 'add' 'add_ln66_121' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5082 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_122 = add i16 %add_ln66_119, i16 %add_ln66_108" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5082 'add' 'add_ln66_122' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5083 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_123 = add i15 %add_ln66_98, i15 %add_ln66_97" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5083 'add' 'add_ln66_123' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5084 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_124 = add i15 %add_ln66_121, i15 %add_ln66_120" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5084 'add' 'add_ln66_124' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5085 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_2 = add i15 %add_ln66_124, i15 %add_ln66_123" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5085 'add' 'add_ln57_2' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5086 [1/1] (0.00ns)   --->   "%sext_ln65_331 = sext i15 %p_88" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5086 'sext' 'sext_ln65_331' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5087 [1/1] (0.00ns)   --->   "%sext_ln65_335 = sext i14 %p_92" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5087 'sext' 'sext_ln65_335' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5088 [1/1] (2.38ns)   --->   "%mul_ln65_89 = mul i28 %sext_ln65_276, i28 268434197" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5088 'mul' 'mul_ln65_89' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5089 [1/1] (0.00ns)   --->   "%p_107 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_89, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5089 'partselect' 'p_107' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5090 [1/1] (0.00ns)   --->   "%sext_ln66_42 = sext i15 %add_ln66_151" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5090 'sext' 'sext_ln66_42' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_158 = add i16 %add_ln66_156, i16 %sext_ln66_42" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5091 'add' 'add_ln66_158' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5092 [1/1] (0.00ns)   --->   "%sext_ln66_45 = sext i15 %add_ln66_159" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5092 'sext' 'sext_ln66_45' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_160 = add i16 %sext_ln66_45, i16 %sext_ln65_331" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5093 'add' 'add_ln66_160' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5094 [1/1] (0.00ns)   --->   "%sext_ln66_46 = sext i14 %p_92" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5094 'sext' 'sext_ln66_46' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_161 = add i16 %p_93, i16 %sext_ln65_335" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5095 'add' 'add_ln66_161' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5096 [1/1] (0.00ns)   --->   "%trunc_ln66_30 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_89, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5096 'partselect' 'trunc_ln66_30' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5097 [1/1] (0.85ns)   --->   "%add_ln66_162 = add i16 %p_107, i16 1497" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5097 'add' 'add_ln66_162' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5098 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_163 = add i15 %trunc_ln66_29, i15 %sext_ln66_46" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5098 'add' 'add_ln66_163' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5099 [1/1] (0.84ns)   --->   "%add_ln66_164 = add i15 %trunc_ln66_30, i15 1497" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5099 'add' 'add_ln66_164' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5100 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_165 = add i16 %add_ln66_162, i16 %add_ln66_161" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5100 'add' 'add_ln66_165' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_166 = add i15 %add_ln66_159, i15 %p_88" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5101 'add' 'add_ln66_166' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5102 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_167 = add i15 %add_ln66_164, i15 %add_ln66_163" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5102 'add' 'add_ln66_167' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5103 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_168 = add i16 %add_ln66_165, i16 %add_ln66_160" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5103 'add' 'add_ln66_168' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_169 = add i15 %add_ln66_157, i15 %add_ln66_151" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5104 'add' 'add_ln66_169' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5105 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_170 = add i15 %add_ln66_167, i15 %add_ln66_166" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5105 'add' 'add_ln66_170' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5106 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_171 = add i16 %add_ln66_168, i16 %add_ln66_158" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5106 'add' 'add_ln66_171' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_172 = add i15 %add_ln66_148, i15 %add_ln66_147" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5107 'add' 'add_ln66_172' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5108 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_173 = add i15 %add_ln66_170, i15 %add_ln66_169" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5108 'add' 'add_ln66_173' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5109 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_3 = add i15 %add_ln66_173, i15 %add_ln66_172" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5109 'add' 'add_ln57_3' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5110 [1/1] (0.00ns)   --->   "%sext_ln65_358 = sext i9 %p_117" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5110 'sext' 'sext_ln65_358' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5111 [1/1] (2.38ns)   --->   "%mul_ln65_108 = mul i25 %sext_ln65_275, i25 33554258" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5111 'mul' 'mul_ln65_108' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5112 [1/1] (0.00ns)   --->   "%p_134 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_108, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5112 'partselect' 'p_134' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5113 [1/1] (0.00ns)   --->   "%sext_ln65_378 = sext i13 %p_134" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5113 'sext' 'sext_ln65_378' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5114 [1/1] (0.00ns)   --->   "%sext_ln66_51 = sext i15 %add_ln66_184" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5114 'sext' 'sext_ln66_51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5115 [1/1] (0.00ns)   --->   "%sext_ln66_53 = sext i13 %add_ln66_187" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5115 'sext' 'sext_ln66_53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5116 [1/1] (0.00ns)   --->   "%sext_ln66_54 = sext i13 %add_ln66_187" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5116 'sext' 'sext_ln66_54' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5117 [1/1] (0.84ns)   --->   "%add_ln66_188 = add i16 %sext_ln66_53, i16 %sext_ln66_51" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5117 'add' 'add_ln66_188' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5118 [1/1] (0.84ns)   --->   "%add_ln66_190 = add i15 %sext_ln66_54, i15 %add_ln66_184" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5118 'add' 'add_ln66_190' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_191 = add i16 %add_ln66_188, i16 %add_ln66_182" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5119 'add' 'add_ln66_191' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5120 [1/1] (0.00ns)   --->   "%sext_ln66_57 = sext i9 %p_117" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5120 'sext' 'sext_ln66_57' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5121 [1/1] (0.00ns)   --->   "%sext_ln66_60 = sext i15 %add_ln66_197" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5121 'sext' 'sext_ln66_60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5122 [1/1] (0.00ns)   --->   "%sext_ln66_61 = sext i15 %add_ln66_199" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5122 'sext' 'sext_ln66_61' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_200 = add i14 %sext_ln65_378, i14 5042" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5123 'add' 'add_ln66_200' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5124 [1/1] (0.00ns)   --->   "%sext_ln66_62 = sext i9 %add_ln66_201" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5124 'sext' 'sext_ln66_62' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5125 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln66_202 = add i14 %sext_ln66_62, i14 %add_ln66_200" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5125 'add' 'add_ln66_202' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5126 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i14 %add_ln66_202" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5126 'zext' 'zext_ln66_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5127 [1/1] (0.00ns)   --->   "%zext_ln66_3 = zext i14 %add_ln66_202" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5127 'zext' 'zext_ln66_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_203 = add i16 %zext_ln66_2, i16 %sext_ln66_61" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5128 'add' 'add_ln66_203' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_204 = add i15 %zext_ln66_3, i15 %add_ln66_199" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5129 'add' 'add_ln66_204' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5130 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_205 = add i16 %add_ln66_203, i16 %sext_ln66_60" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5130 'add' 'add_ln66_205' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_206 = add i15 %add_ln66_190, i15 %add_ln66_189" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5131 'add' 'add_ln66_206' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5132 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_207 = add i15 %add_ln66_204, i15 %add_ln66_197" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5132 'add' 'add_ln66_207' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5133 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_8 = add i16 %add_ln66_205, i16 %add_ln66_191" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5133 'add' 'sum_8' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5134 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_4 = add i15 %add_ln66_207, i15 %add_ln66_206" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5134 'add' 'add_ln57_4' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5135 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_8, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5135 'bitselect' 'tmp_126' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5136 [1/1] (0.85ns)   --->   "%icmp_ln78_4 = icmp_sgt  i16 %sum_8, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5136 'icmp' 'icmp_ln78_4' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5137 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_8, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5137 'bitselect' 'tmp_127' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5138 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%select_ln76_8 = select i1 %tmp_127, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5138 'select' 'select_ln76_8' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5139 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%or_ln76_4 = or i1 %tmp_126, i1 %icmp_ln78_4" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5139 'or' 'or_ln76_4' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5140 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_9 = select i1 %or_ln76_4, i15 %select_ln76_8, i15 %add_ln57_4" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5140 'select' 'sum_9' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5141 [1/1] (0.00ns)   --->   "%sext_ln65_388 = sext i9 %p_142" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5141 'sext' 'sext_ln65_388' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5142 [1/1] (0.00ns)   --->   "%sext_ln65_389 = sext i15 %p_144" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5142 'sext' 'sext_ln65_389' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5143 [1/1] (0.00ns)   --->   "%sext_ln65_390 = sext i13 %p_145" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5143 'sext' 'sext_ln65_390' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5144 [1/1] (0.00ns)   --->   "%sext_ln65_391 = sext i13 %p_146" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5144 'sext' 'sext_ln65_391' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5145 [1/1] (0.00ns)   --->   "%shl_ln65_34 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %a_26, i11 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5145 'bitconcatenate' 'shl_ln65_34' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5146 [1/1] (0.00ns)   --->   "%sext_ln65_397 = sext i27 %shl_ln65_34" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5146 'sext' 'sext_ln65_397' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_33 = sub i28 0, i28 %sext_ln65_397" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5147 'sub' 'sub_ln65_33' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5148 [1/1] (0.00ns)   --->   "%shl_ln65_35 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_26, i7 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5148 'bitconcatenate' 'shl_ln65_35' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5149 [1/1] (0.00ns)   --->   "%sext_ln65_398 = sext i23 %shl_ln65_35" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5149 'sext' 'sext_ln65_398' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5150 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%sub_ln65_34 = sub i28 %sub_ln65_33, i28 %sext_ln65_398" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5150 'sub' 'sub_ln65_34' <Predicate = (!icmp_ln50)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5151 [1/1] (0.00ns)   --->   "%p_161 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln65_34, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5151 'partselect' 'p_161' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_233 = add i16 %add_ln66_230, i16 %add_ln66_219" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5152 'add' 'add_ln66_233' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_244 = add i16 %add_ln66_241, i16 %add_ln66_236" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5153 'add' 'add_ln66_244' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5154 [1/1] (0.00ns)   --->   "%sext_ln66_66 = sext i13 %p_145" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5154 'sext' 'sext_ln66_66' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5155 [1/1] (0.84ns)   --->   "%add_ln66_245 = add i16 %sext_ln65_390, i16 %sext_ln65_389" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5155 'add' 'add_ln66_245' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5156 [1/1] (0.00ns)   --->   "%sext_ln66_67 = sext i9 %p_142" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5156 'sext' 'sext_ln66_67' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5157 [1/1] (0.84ns)   --->   "%add_ln66_246 = add i15 %sext_ln66_66, i15 %p_144" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5157 'add' 'add_ln66_246' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_247 = add i16 %add_ln66_245, i16 %sext_ln65_388" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5158 'add' 'add_ln66_247' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5159 [1/1] (0.00ns)   --->   "%sext_ln66_68 = sext i13 %p_146" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5159 'sext' 'sext_ln66_68' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_248 = add i16 %p_147, i16 %sext_ln65_391" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5160 'add' 'add_ln66_248' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5161 [1/1] (0.00ns)   --->   "%trunc_ln66_40 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %sub_ln65_34, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5161 'partselect' 'trunc_ln66_40' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5162 [1/1] (0.85ns)   --->   "%add_ln66_249 = add i16 %p_161, i16 2776" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5162 'add' 'add_ln66_249' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_250 = add i15 %trunc_ln66_39, i15 %sext_ln66_68" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5163 'add' 'add_ln66_250' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5164 [1/1] (0.84ns)   --->   "%add_ln66_251 = add i15 %trunc_ln66_40, i15 2776" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5164 'add' 'add_ln66_251' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5165 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_252 = add i16 %add_ln66_249, i16 %add_ln66_248" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5165 'add' 'add_ln66_252' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_253 = add i15 %add_ln66_246, i15 %sext_ln66_67" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5166 'add' 'add_ln66_253' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5167 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_254 = add i15 %add_ln66_251, i15 %add_ln66_250" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5167 'add' 'add_ln66_254' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5168 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_255 = add i16 %add_ln66_252, i16 %add_ln66_247" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5168 'add' 'add_ln66_255' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_256 = add i15 %add_ln66_243, i15 %add_ln66_242" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5169 'add' 'add_ln66_256' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5170 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_257 = add i15 %add_ln66_254, i15 %add_ln66_253" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5170 'add' 'add_ln66_257' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5171 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_258 = add i16 %add_ln66_255, i16 %add_ln66_244" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5171 'add' 'add_ln66_258' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_259 = add i15 %add_ln66_232, i15 %add_ln66_231" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5172 'add' 'add_ln66_259' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5173 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_260 = add i15 %add_ln66_257, i15 %add_ln66_256" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5173 'add' 'add_ln66_260' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5174 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_10 = add i16 %add_ln66_258, i16 %add_ln66_233" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5174 'add' 'sum_10' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5175 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_5 = add i15 %add_ln66_260, i15 %add_ln66_259" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5175 'add' 'add_ln57_5' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5176 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_10, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5176 'bitselect' 'tmp_128' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5177 [1/1] (0.85ns)   --->   "%icmp_ln78_5 = icmp_sgt  i16 %sum_10, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5177 'icmp' 'icmp_ln78_5' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5178 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_10, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5178 'bitselect' 'tmp_129' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5179 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%select_ln76_10 = select i1 %tmp_129, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5179 'select' 'select_ln76_10' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5180 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%or_ln76_5 = or i1 %tmp_128, i1 %icmp_ln78_5" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5180 'or' 'or_ln76_5' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5181 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_11 = select i1 %or_ln76_5, i15 %select_ln76_10, i15 %add_ln57_5" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5181 'select' 'sum_11' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5182 [1/1] (0.00ns)   --->   "%sext_ln65_415 = sext i15 %p_173" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5182 'sext' 'sext_ln65_415' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5183 [1/1] (0.00ns)   --->   "%sext_ln65_416 = sext i14 %p_174" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5183 'sext' 'sext_ln65_416' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5184 [1/1] (2.38ns)   --->   "%mul_ln65_156 = mul i24 %sext_ln65_274, i24 16777146" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5184 'mul' 'mul_ln65_156' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5185 [1/1] (0.00ns)   --->   "%p_188 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_156, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5185 'partselect' 'p_188' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5186 [1/1] (0.00ns)   --->   "%sext_ln65_429 = sext i12 %p_188" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5186 'sext' 'sext_ln65_429' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_282 = add i16 %add_ln66_279, i16 %add_ln66_270" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5187 'add' 'add_ln66_282' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5188 [1/1] (0.00ns)   --->   "%sext_ln66_79 = sext i15 %add_ln66_288" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5188 'sext' 'sext_ln66_79' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5189 [1/1] (0.00ns)   --->   "%sext_ln66_81 = sext i14 %p_174" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5189 'sext' 'sext_ln66_81' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_292 = add i16 %sext_ln65_416, i16 %sext_ln65_415" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5190 'add' 'add_ln66_292' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5191 [1/1] (0.80ns)   --->   "%add_ln66_293 = add i13 %sext_ln65_429, i13 1963" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5191 'add' 'add_ln66_293' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5192 [1/1] (0.00ns)   --->   "%sext_ln66_82 = sext i13 %add_ln66_293" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5192 'sext' 'sext_ln66_82' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_294 = add i15 %sext_ln66_81, i15 %p_173" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5193 'add' 'add_ln66_294' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5194 [1/1] (0.00ns)   --->   "%sext_ln66_83 = sext i13 %add_ln66_293" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5194 'sext' 'sext_ln66_83' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5195 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_295 = add i16 %sext_ln66_82, i16 %add_ln66_292" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5195 'add' 'add_ln66_295' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5196 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_297 = add i15 %sext_ln66_83, i15 %add_ln66_294" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5196 'add' 'add_ln66_297' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_298 = add i16 %add_ln66_295, i16 %add_ln66_291" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5197 'add' 'add_ln66_298' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_299 = add i15 %add_ln66_297, i15 %add_ln66_296" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5198 'add' 'add_ln66_299' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5199 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_300 = add i16 %add_ln66_298, i16 %sext_ln66_79" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5199 'add' 'add_ln66_300' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_301 = add i15 %add_ln66_281, i15 %add_ln66_280" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5200 'add' 'add_ln66_301' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5201 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_302 = add i15 %add_ln66_299, i15 %add_ln66_288" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5201 'add' 'add_ln66_302' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5202 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_12 = add i16 %add_ln66_300, i16 %add_ln66_282" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5202 'add' 'sum_12' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5203 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_6 = add i15 %add_ln66_302, i15 %add_ln66_301" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5203 'add' 'add_ln57_6' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5204 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_12, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5204 'bitselect' 'tmp_130' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5205 [1/1] (0.85ns)   --->   "%icmp_ln78_6 = icmp_sgt  i16 %sum_12, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5205 'icmp' 'icmp_ln78_6' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5206 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_12, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5206 'bitselect' 'tmp_131' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5207 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%select_ln76_12 = select i1 %tmp_131, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5207 'select' 'select_ln76_12' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5208 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%or_ln76_6 = or i1 %tmp_130, i1 %icmp_ln78_6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5208 'or' 'or_ln76_6' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5209 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_13 = select i1 %or_ln76_6, i15 %select_ln76_12, i15 %add_ln57_6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5209 'select' 'sum_13' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5210 [1/1] (0.00ns)   --->   "%sext_ln65_441 = sext i5 %p_200" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5210 'sext' 'sext_ln65_441' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5211 [1/1] (0.00ns)   --->   "%sext_ln65_444 = sext i13 %p_201" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5211 'sext' 'sext_ln65_444' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5212 [1/1] (2.38ns)   --->   "%mul_ln65_177 = mul i26 %sext_ln65_273, i26 346" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5212 'mul' 'mul_ln65_177' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5213 [1/1] (0.00ns)   --->   "%p_215 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_177, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5213 'partselect' 'p_215' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5214 [1/1] (0.00ns)   --->   "%sext_ln65_464 = sext i14 %p_215" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5214 'sext' 'sext_ln65_464' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_324 = add i16 %add_ln66_321, i16 %add_ln66_314" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5215 'add' 'add_ln66_324' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5216 [1/1] (0.00ns)   --->   "%sext_ln66_93 = sext i12 %add_ln66_326" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5216 'sext' 'sext_ln66_93' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5217 [1/1] (0.00ns)   --->   "%sext_ln66_94 = sext i14 %add_ln66_327" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5217 'sext' 'sext_ln66_94' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5218 [1/1] (0.00ns)   --->   "%sext_ln66_95 = sext i15 %add_ln66_328" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5218 'sext' 'sext_ln66_95' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5219 [1/1] (0.00ns)   --->   "%sext_ln66_96 = sext i14 %add_ln66_327" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5219 'sext' 'sext_ln66_96' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5220 [1/1] (0.84ns)   --->   "%add_ln66_329 = add i16 %sext_ln66_95, i16 %sext_ln66_94" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5220 'add' 'add_ln66_329' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5221 [1/1] (0.00ns)   --->   "%sext_ln66_97 = sext i12 %add_ln66_326" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5221 'sext' 'sext_ln66_97' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5222 [1/1] (0.84ns)   --->   "%add_ln66_330 = add i15 %add_ln66_328, i15 %sext_ln66_96" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5222 'add' 'add_ln66_330' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_331 = add i16 %add_ln66_329, i16 %sext_ln66_93" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5223 'add' 'add_ln66_331' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5224 [1/1] (0.00ns)   --->   "%sext_ln66_98 = sext i15 %add_ln66_333" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5224 'sext' 'sext_ln66_98' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_334 = add i15 %sext_ln65_444, i15 %sext_ln65_464" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5225 'add' 'add_ln66_334' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5226 [1/1] (0.77ns)   --->   "%add_ln66_335 = add i7 %sext_ln65_441, i7 85" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5226 'add' 'add_ln66_335' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5227 [1/1] (0.00ns)   --->   "%sext_ln66_99 = sext i7 %add_ln66_335" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5227 'sext' 'sext_ln66_99' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5228 [1/1] (0.00ns)   --->   "%zext_ln66_4 = zext i8 %sext_ln66_99" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5228 'zext' 'zext_ln66_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5229 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_336 = add i15 %zext_ln66_4, i15 %add_ln66_334" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5229 'add' 'add_ln66_336' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5230 [1/1] (0.00ns)   --->   "%sext_ln66_100 = sext i15 %add_ln66_336" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5230 'sext' 'sext_ln66_100' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5231 [1/1] (0.84ns)   --->   "%add_ln66_337 = add i16 %sext_ln66_100, i16 %sext_ln66_98" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5231 'add' 'add_ln66_337' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_338 = add i15 %add_ln66_330, i15 %sext_ln66_97" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5232 'add' 'add_ln66_338' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5233 [1/1] (0.84ns)   --->   "%add_ln66_339 = add i15 %add_ln66_336, i15 %add_ln66_333" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5233 'add' 'add_ln66_339' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5234 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_340 = add i16 %add_ln66_337, i16 %add_ln66_331" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5234 'add' 'add_ln66_340' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_341 = add i15 %add_ln66_323, i15 %add_ln66_322" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5235 'add' 'add_ln66_341' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5236 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_342 = add i15 %add_ln66_339, i15 %add_ln66_338" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5236 'add' 'add_ln66_342' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5237 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_14 = add i16 %add_ln66_340, i16 %add_ln66_324" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5237 'add' 'sum_14' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5238 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_7 = add i15 %add_ln66_342, i15 %add_ln66_341" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5238 'add' 'add_ln57_7' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5239 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_14, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5239 'bitselect' 'tmp_132' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5240 [1/1] (0.85ns)   --->   "%icmp_ln78_7 = icmp_sgt  i16 %sum_14, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5240 'icmp' 'icmp_ln78_7' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5241 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_14, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5241 'bitselect' 'tmp_133' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5242 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%select_ln76_14 = select i1 %tmp_133, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5242 'select' 'select_ln76_14' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5243 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%or_ln76_7 = or i1 %tmp_132, i1 %icmp_ln78_7" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5243 'or' 'or_ln76_7' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5244 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_15 = select i1 %or_ln76_7, i15 %select_ln76_14, i15 %add_ln57_7" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5244 'select' 'sum_15' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5245 [1/1] (0.00ns)   --->   "%sext_ln65_478 = sext i14 %p_223" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5245 'sext' 'sext_ln65_478' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5246 [1/1] (0.00ns)   --->   "%sext_ln65_483 = sext i13 %p_227" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5246 'sext' 'sext_ln65_483' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5247 [1/1] (2.38ns)   --->   "%mul_ln65_197 = mul i27 %sext_ln65_277, i27 134216962" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5247 'mul' 'mul_ln65_197' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5248 [1/1] (0.00ns)   --->   "%p_242 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_197, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5248 'partselect' 'p_242' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5249 [1/1] (0.00ns)   --->   "%sext_ln65_495 = sext i15 %p_242" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5249 'sext' 'sext_ln65_495' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_367 = add i16 %add_ln66_364, i16 %add_ln66_354" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5250 'add' 'add_ln66_367' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5251 [1/1] (0.00ns)   --->   "%sext_ln66_109 = sext i15 %add_ln66_373" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5251 'sext' 'sext_ln66_109' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5252 [1/1] (0.00ns)   --->   "%sext_ln66_110 = sext i15 %add_ln66_374" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5252 'sext' 'sext_ln66_110' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5253 [1/1] (0.00ns)   --->   "%sext_ln66_111 = sext i14 %p_223" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5253 'sext' 'sext_ln66_111' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5254 [1/1] (0.84ns)   --->   "%add_ln66_375 = add i16 %sext_ln66_110, i16 %sext_ln65_478" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5254 'add' 'add_ln66_375' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5255 [1/1] (0.00ns)   --->   "%sext_ln66_112 = sext i13 %p_227" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5255 'sext' 'sext_ln66_112' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_376 = add i16 %p_228, i16 %sext_ln65_483" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5256 'add' 'add_ln66_376' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5257 [1/1] (0.84ns)   --->   "%add_ln66_377 = add i16 %sext_ln65_495, i16 2446" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5257 'add' 'add_ln66_377' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_378 = add i15 %trunc_ln66_51, i15 %sext_ln66_112" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5258 'add' 'add_ln66_378' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5259 [1/1] (0.84ns)   --->   "%add_ln66_379 = add i15 %p_242, i15 2446" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5259 'add' 'add_ln66_379' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5260 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_380 = add i16 %add_ln66_377, i16 %add_ln66_376" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5260 'add' 'add_ln66_380' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5261 [1/1] (0.84ns)   --->   "%add_ln66_381 = add i15 %add_ln66_374, i15 %sext_ln66_111" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5261 'add' 'add_ln66_381' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5262 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_382 = add i15 %add_ln66_379, i15 %add_ln66_378" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5262 'add' 'add_ln66_382' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_383 = add i16 %add_ln66_380, i16 %add_ln66_375" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5263 'add' 'add_ln66_383' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_384 = add i15 %add_ln66_382, i15 %add_ln66_381" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5264 'add' 'add_ln66_384' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5265 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_385 = add i16 %add_ln66_383, i16 %sext_ln66_109" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5265 'add' 'add_ln66_385' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_386 = add i15 %add_ln66_366, i15 %add_ln66_365" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5266 'add' 'add_ln66_386' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5267 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_387 = add i15 %add_ln66_384, i15 %add_ln66_373" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5267 'add' 'add_ln66_387' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5268 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_16 = add i16 %add_ln66_385, i16 %add_ln66_367" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5268 'add' 'sum_16' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5269 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_8 = add i15 %add_ln66_387, i15 %add_ln66_386" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5269 'add' 'add_ln57_8' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5270 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_16, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5270 'bitselect' 'tmp_134' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5271 [1/1] (0.85ns)   --->   "%icmp_ln78_8 = icmp_sgt  i16 %sum_16, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5271 'icmp' 'icmp_ln78_8' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5272 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_16, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5272 'bitselect' 'tmp_135' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5273 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%select_ln76_16 = select i1 %tmp_135, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5273 'select' 'select_ln76_16' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5274 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%or_ln76_8 = or i1 %tmp_134, i1 %icmp_ln78_8" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5274 'or' 'or_ln76_8' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5275 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_17 = select i1 %or_ln76_8, i15 %select_ln76_16, i15 %add_ln57_8" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5275 'select' 'sum_17' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5276 [1/1] (0.00ns)   --->   "%sext_ln65_505 = sext i8 %p_250" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5276 'sext' 'sext_ln65_505' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5277 [1/1] (0.00ns)   --->   "%sext_ln65_536 = sext i9 %p_259" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5277 'sext' 'sext_ln65_536' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5278 [1/1] (0.88ns)   --->   "%sub_ln65_58 = sub i20 %sext_ln65_308, i20 %sext_ln65_278" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5278 'sub' 'sub_ln65_58' <Predicate = (!icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5279 [1/1] (0.00ns)   --->   "%p_268 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_58, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5279 'partselect' 'p_268' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5280 [1/1] (0.00ns)   --->   "%sext_ln65_548 = sext i8 %p_268" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5280 'sext' 'sext_ln65_548' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5281 [1/1] (0.00ns)   --->   "%sext_ln66_115 = sext i11 %add_ln66_393" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5281 'sext' 'sext_ln66_115' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5282 [1/1] (0.00ns)   --->   "%sext_ln66_121 = sext i12 %add_ln66_399" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5282 'sext' 'sext_ln66_121' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_400 = add i13 %sext_ln66_121, i13 %sext_ln66_115" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5283 'add' 'add_ln66_400' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5284 [1/1] (0.00ns)   --->   "%sext_ln66_123 = sext i10 %add_ln66_402" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5284 'sext' 'sext_ln66_123' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5285 [1/1] (0.77ns)   --->   "%add_ln66_403 = add i10 %sext_ln65_536, i10 %sext_ln65_548" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5285 'add' 'add_ln66_403' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5286 [1/1] (0.00ns)   --->   "%sext_ln66_124 = sext i10 %add_ln66_403" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5286 'sext' 'sext_ln66_124' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5287 [1/1] (0.76ns)   --->   "%add_ln66_404 = add i9 %sext_ln65_505, i9 421" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5287 'add' 'add_ln66_404' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5288 [1/1] (0.00ns)   --->   "%sext_ln66_125 = sext i9 %add_ln66_404" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5288 'sext' 'sext_ln66_125' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_405 = add i11 %sext_ln66_125, i11 %sext_ln66_124" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5289 'add' 'add_ln66_405' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5290 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln66_406 = add i11 %add_ln66_405, i11 %sext_ln66_123" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5290 'add' 'add_ln66_406' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5291 [1/1] (0.00ns)   --->   "%sext_ln66_126 = sext i11 %add_ln66_406" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5291 'sext' 'sext_ln66_126' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5292 [1/1] (0.00ns)   --->   "%sext_ln66_131 = sext i9 %add_ln66_412" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5292 'sext' 'sext_ln66_131' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5293 [1/1] (0.79ns)   --->   "%add_ln66_413 = add i12 %sext_ln66_131, i12 %sext_ln66_126" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5293 'add' 'add_ln66_413' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5294 [1/1] (0.00ns)   --->   "%sext_ln66_132 = sext i12 %add_ln66_413" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5294 'sext' 'sext_ln66_132' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5295 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%sum_18 = add i13 %sext_ln66_132, i13 %add_ln66_400" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5295 'add' 'sum_18' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5296 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%sext_ln57 = sext i13 %sum_18" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5296 'sext' 'sext_ln57' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_18, i32 12" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5297 'bitselect' 'tmp_136' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_18, i32 12" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5298 'bitselect' 'tmp_137' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%select_ln76_18 = select i1 %tmp_137, i14 0, i14 8192" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5299 'select' 'select_ln76_18' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5300 [1/1] (0.23ns) (out node of the LUT)   --->   "%sum_19 = select i1 %tmp_136, i14 %select_ln76_18, i14 %sext_ln57" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5300 'select' 'sum_19' <Predicate = (!icmp_ln50)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5301 [1/1] (2.38ns)   --->   "%mul_ln65_226 = mul i28 %sext_ln65_276, i28 268432118" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5301 'mul' 'mul_ln65_226' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5302 [1/1] (0.00ns)   --->   "%p_295 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_226, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5302 'partselect' 'p_295' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_450 = add i16 %add_ln66_447, i16 %add_ln66_442" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5303 'add' 'add_ln66_450' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_453 = add i16 %add_ln66_451, i16 %p_276" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5304 'add' 'add_ln66_453' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_454 = add i16 %p_281, i16 %p_280" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5305 'add' 'add_ln66_454' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5306 [1/1] (0.00ns)   --->   "%trunc_ln66_73 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_226, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5306 'partselect' 'trunc_ln66_73' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5307 [1/1] (0.85ns)   --->   "%add_ln66_455 = add i16 %p_295, i16 382" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5307 'add' 'add_ln66_455' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_456 = add i15 %trunc_ln66_72, i15 %trunc_ln66_71" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5308 'add' 'add_ln66_456' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5309 [1/1] (0.84ns)   --->   "%add_ln66_457 = add i15 %trunc_ln66_73, i15 382" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5309 'add' 'add_ln66_457' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5310 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_458 = add i16 %add_ln66_455, i16 %add_ln66_454" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5310 'add' 'add_ln66_458' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_459 = add i15 %add_ln66_452, i15 %trunc_ln66_70" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5311 'add' 'add_ln66_459' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5312 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_460 = add i15 %add_ln66_457, i15 %add_ln66_456" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5312 'add' 'add_ln66_460' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5313 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_461 = add i16 %add_ln66_458, i16 %add_ln66_453" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5313 'add' 'add_ln66_461' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_462 = add i15 %add_ln66_449, i15 %add_ln66_448" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5314 'add' 'add_ln66_462' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5315 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_463 = add i15 %add_ln66_460, i15 %add_ln66_459" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5315 'add' 'add_ln66_463' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5316 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_464 = add i16 %add_ln66_461, i16 %add_ln66_450" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5316 'add' 'add_ln66_464' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_465 = add i15 %add_ln66_438, i15 %add_ln66_437" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5317 'add' 'add_ln66_465' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5318 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_466 = add i15 %add_ln66_463, i15 %add_ln66_462" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5318 'add' 'add_ln66_466' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5319 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_9 = add i15 %add_ln66_466, i15 %add_ln66_465" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5319 'add' 'add_ln57_9' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5320 [1/1] (2.38ns)   --->   "%mul_ln65_243 = mul i25 %sext_ln65_275, i25 223" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5320 'mul' 'mul_ln65_243' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5321 [1/1] (0.00ns)   --->   "%p_322 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_243, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5321 'partselect' 'p_322' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5322 [1/1] (0.00ns)   --->   "%sext_ln65_594 = sext i13 %p_322" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5322 'sext' 'sext_ln65_594' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5323 [1/1] (0.00ns)   --->   "%sext_ln66_139 = sext i13 %add_ln66_478" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5323 'sext' 'sext_ln66_139' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5324 [1/1] (0.00ns)   --->   "%sext_ln66_142 = sext i15 %add_ln66_481" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5324 'sext' 'sext_ln66_142' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5325 [1/1] (0.00ns)   --->   "%sext_ln66_143 = sext i13 %add_ln66_478" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5325 'sext' 'sext_ln66_143' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5326 [1/1] (0.84ns)   --->   "%add_ln66_482 = add i16 %sext_ln66_142, i16 %sext_ln66_139" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5326 'add' 'add_ln66_482' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5327 [1/1] (0.84ns)   --->   "%add_ln66_484 = add i15 %add_ln66_481, i15 %sext_ln66_143" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5327 'add' 'add_ln66_484' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_485 = add i16 %add_ln66_482, i16 %add_ln66_476" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5328 'add' 'add_ln66_485' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5329 [1/1] (0.00ns)   --->   "%sext_ln66_148 = sext i14 %add_ln66_491" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5329 'sext' 'sext_ln66_148' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5330 [1/1] (0.00ns)   --->   "%sext_ln66_150 = sext i12 %add_ln66_493" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5330 'sext' 'sext_ln66_150' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5331 [1/1] (0.00ns)   --->   "%sext_ln66_151 = sext i14 %add_ln66_494" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5331 'sext' 'sext_ln66_151' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5332 [1/1] (0.82ns)   --->   "%add_ln66_495 = add i14 %sext_ln65_594, i14 3032" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5332 'add' 'add_ln66_495' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5333 [1/1] (0.00ns)   --->   "%sext_ln66_152 = sext i14 %add_ln66_495" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5333 'sext' 'sext_ln66_152' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_496 = add i15 %sext_ln66_152, i15 %sext_ln66_151" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5334 'add' 'add_ln66_496' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5335 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_497 = add i15 %add_ln66_496, i15 %sext_ln66_150" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5335 'add' 'add_ln66_497' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5336 [1/1] (0.00ns)   --->   "%sext_ln66_153 = sext i15 %add_ln66_497" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5336 'sext' 'sext_ln66_153' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5337 [1/1] (0.00ns)   --->   "%sext_ln66_154 = sext i14 %add_ln66_491" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5337 'sext' 'sext_ln66_154' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5338 [1/1] (0.84ns)   --->   "%add_ln66_498 = add i16 %sext_ln66_153, i16 %sext_ln66_148" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5338 'add' 'add_ln66_498' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_499 = add i15 %add_ln66_484, i15 %add_ln66_483" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5339 'add' 'add_ln66_499' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5340 [1/1] (0.84ns)   --->   "%add_ln66_500 = add i15 %add_ln66_497, i15 %sext_ln66_154" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5340 'add' 'add_ln66_500' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5341 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_22 = add i16 %add_ln66_498, i16 %add_ln66_485" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5341 'add' 'sum_22' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5342 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_10 = add i15 %add_ln66_500, i15 %add_ln66_499" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5342 'add' 'add_ln57_10' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5343 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_22, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5343 'bitselect' 'tmp_140' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5344 [1/1] (0.85ns)   --->   "%icmp_ln78_10 = icmp_sgt  i16 %sum_22, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5344 'icmp' 'icmp_ln78_10' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5345 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_22, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5345 'bitselect' 'tmp_141' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5346 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%select_ln76_22 = select i1 %tmp_141, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5346 'select' 'select_ln76_22' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5347 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%or_ln76_10 = or i1 %tmp_140, i1 %icmp_ln78_10" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5347 'or' 'or_ln76_10' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5348 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_23 = select i1 %or_ln76_10, i15 %select_ln76_22, i15 %add_ln57_10" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5348 'select' 'sum_23' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5349 [1/1] (0.00ns)   --->   "%sext_ln65_600 = sext i15 %p_334" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5349 'sext' 'sext_ln65_600' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5350 [1/1] (2.38ns)   --->   "%mul_ln65_268 = mul i25 %sext_ln65_275, i25 131" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5350 'mul' 'mul_ln65_268' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5351 [1/1] (0.00ns)   --->   "%p_349 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_268, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5351 'partselect' 'p_349' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5352 [1/1] (0.00ns)   --->   "%sext_ln65_615 = sext i13 %p_349" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5352 'sext' 'sext_ln65_615' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_534 = add i16 %add_ln66_531, i16 %add_ln66_527" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5353 'add' 'add_ln66_534' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_537 = add i16 %add_ln66_535, i16 %p_330" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5354 'add' 'add_ln66_537' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_538 = add i16 %p_335, i16 %sext_ln65_600" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5355 'add' 'add_ln66_538' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5356 [1/1] (0.82ns)   --->   "%add_ln66_539 = add i14 %sext_ln65_615, i14 1852" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5356 'add' 'add_ln66_539' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5357 [1/1] (0.00ns)   --->   "%sext_ln66_163 = sext i14 %add_ln66_539" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5357 'sext' 'sext_ln66_163' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_540 = add i15 %trunc_ln66_81, i15 %p_334" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5358 'add' 'add_ln66_540' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5359 [1/1] (0.00ns)   --->   "%sext_ln66_164 = sext i14 %add_ln66_539" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5359 'sext' 'sext_ln66_164' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5360 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_541 = add i16 %sext_ln66_163, i16 %add_ln66_538" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5360 'add' 'add_ln66_541' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_542 = add i15 %add_ln66_536, i15 %trunc_ln66_80" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5361 'add' 'add_ln66_542' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5362 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_543 = add i15 %sext_ln66_164, i15 %add_ln66_540" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5362 'add' 'add_ln66_543' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5363 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_544 = add i16 %add_ln66_541, i16 %add_ln66_537" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5363 'add' 'add_ln66_544' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_545 = add i15 %add_ln66_533, i15 %add_ln66_532" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5364 'add' 'add_ln66_545' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5365 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_546 = add i15 %add_ln66_543, i15 %add_ln66_542" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5365 'add' 'add_ln66_546' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5366 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_547 = add i16 %add_ln66_544, i16 %add_ln66_534" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5366 'add' 'add_ln66_547' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_548 = add i15 %add_ln66_523, i15 %add_ln66_522" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5367 'add' 'add_ln66_548' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5368 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_549 = add i15 %add_ln66_546, i15 %add_ln66_545" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5368 'add' 'add_ln66_549' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5369 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_11 = add i15 %add_ln66_549, i15 %add_ln66_548" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5369 'add' 'add_ln57_11' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5370 [1/1] (0.00ns)   --->   "%sext_ln65_624 = sext i15 %p_361" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5370 'sext' 'sext_ln65_624' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5371 [1/1] (0.00ns)   --->   "%sext_ln65_625 = sext i14 %p_362" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5371 'sext' 'sext_ln65_625' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5372 [1/1] (2.38ns)   --->   "%mul_ln65_294 = mul i25 %sext_ln65_275, i25 33554198" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5372 'mul' 'mul_ln65_294' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5373 [1/1] (0.00ns)   --->   "%p_376 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_294, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5373 'partselect' 'p_376' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5374 [1/1] (0.00ns)   --->   "%sext_ln65_645 = sext i13 %p_376" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5374 'sext' 'sext_ln65_645' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5375 [1/1] (0.00ns)   --->   "%sext_ln66_165 = sext i15 %add_ln66_552" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5375 'sext' 'sext_ln66_165' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5376 [1/1] (0.00ns)   --->   "%sext_ln66_167 = sext i15 %add_ln66_555" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5376 'sext' 'sext_ln66_167' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5377 [1/1] (0.84ns)   --->   "%add_ln66_556 = add i16 %sext_ln66_167, i16 %sext_ln66_165" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5377 'add' 'add_ln66_556' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5378 [1/1] (0.84ns)   --->   "%add_ln66_565 = add i15 %add_ln66_555, i15 %add_ln66_552" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5378 'add' 'add_ln66_565' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_567 = add i16 %add_ln66_564, i16 %add_ln66_556" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5379 'add' 'add_ln66_567' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_577 = add i16 %add_ln66_574, i16 %add_ln66_570" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5380 'add' 'add_ln66_577' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5381 [1/1] (0.00ns)   --->   "%sext_ln66_175 = sext i15 %add_ln66_579" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5381 'sext' 'sext_ln66_175' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5382 [1/1] (0.00ns)   --->   "%sext_ln66_176 = sext i14 %p_362" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5382 'sext' 'sext_ln66_176' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5383 [1/1] (0.84ns)   --->   "%add_ln66_580 = add i16 %sext_ln65_625, i16 %sext_ln65_624" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5383 'add' 'add_ln66_580' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5384 [1/1] (0.82ns)   --->   "%add_ln66_581 = add i14 %sext_ln65_645, i14 12609" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5384 'add' 'add_ln66_581' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5385 [1/1] (0.00ns)   --->   "%sext_ln66_177 = sext i14 %add_ln66_581" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5385 'sext' 'sext_ln66_177' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5386 [1/1] (0.84ns)   --->   "%add_ln66_582 = add i15 %sext_ln66_176, i15 %p_361" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5386 'add' 'add_ln66_582' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5387 [1/1] (0.00ns)   --->   "%sext_ln66_178 = sext i14 %add_ln66_581" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5387 'sext' 'sext_ln66_178' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_583 = add i16 %sext_ln66_177, i16 %add_ln66_580" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5388 'add' 'add_ln66_583' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_584 = add i15 %sext_ln66_178, i15 %add_ln66_582" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5389 'add' 'add_ln66_584' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5390 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_585 = add i16 %add_ln66_583, i16 %sext_ln66_175" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5390 'add' 'add_ln66_585' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_586 = add i15 %add_ln66_576, i15 %add_ln66_575" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5391 'add' 'add_ln66_586' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5392 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_587 = add i15 %add_ln66_584, i15 %add_ln66_579" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5392 'add' 'add_ln66_587' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5393 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_588 = add i16 %add_ln66_585, i16 %add_ln66_577" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5393 'add' 'add_ln66_588' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_589 = add i15 %add_ln66_566, i15 %add_ln66_565" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5394 'add' 'add_ln66_589' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5395 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_590 = add i15 %add_ln66_587, i15 %add_ln66_586" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5395 'add' 'add_ln66_590' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5396 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_26 = add i16 %add_ln66_588, i16 %add_ln66_567" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5396 'add' 'sum_26' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5397 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_12 = add i15 %add_ln66_590, i15 %add_ln66_589" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5397 'add' 'add_ln57_12' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5398 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_26, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5398 'bitselect' 'tmp_144' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5399 [1/1] (0.85ns)   --->   "%icmp_ln78_12 = icmp_sgt  i16 %sum_26, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5399 'icmp' 'icmp_ln78_12' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5400 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_26, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5400 'bitselect' 'tmp_145' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5401 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%select_ln76_26 = select i1 %tmp_145, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5401 'select' 'select_ln76_26' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5402 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%or_ln76_12 = or i1 %tmp_144, i1 %icmp_ln78_12" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5402 'or' 'or_ln76_12' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5403 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_27 = select i1 %or_ln76_12, i15 %select_ln76_26, i15 %add_ln57_12" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5403 'select' 'sum_27' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5404 [1/1] (0.00ns)   --->   "%sext_ln65_663 = sext i9 %p_387" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5404 'sext' 'sext_ln65_663' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5405 [1/1] (0.00ns)   --->   "%sext_ln65_664 = sext i7 %p_388" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5405 'sext' 'sext_ln65_664' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5406 [1/1] (0.00ns)   --->   "%shl_ln65_94 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_26, i4 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5406 'bitconcatenate' 'shl_ln65_94' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5407 [1/1] (0.00ns)   --->   "%sext_ln65_676 = sext i20 %shl_ln65_94" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5407 'sext' 'sext_ln65_676' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5408 [1/1] (0.89ns)   --->   "%sub_ln65_78 = sub i21 0, i21 %sext_ln65_676" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5408 'sub' 'sub_ln65_78' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5409 [1/1] (0.00ns)   --->   "%p_400 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln65_78, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5409 'partselect' 'p_400' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5410 [1/1] (0.00ns)   --->   "%sext_ln65_683 = sext i9 %p_400" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5410 'sext' 'sext_ln65_683' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5411 [1/1] (0.00ns)   --->   "%sext_ln66_188 = sext i13 %add_ln66_603" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5411 'sext' 'sext_ln66_188' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5412 [1/1] (0.00ns)   --->   "%sext_ln66_194 = sext i11 %add_ln66_609" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5412 'sext' 'sext_ln66_194' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5413 [1/1] (0.77ns)   --->   "%add_ln66_610 = add i10 %sext_ln65_683, i10 %sext_ln65_663" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5413 'add' 'add_ln66_610' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5414 [1/1] (0.00ns)   --->   "%sext_ln66_195 = sext i10 %add_ln66_610" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5414 'sext' 'sext_ln66_195' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_611 = add i11 %sext_ln66_195, i11 %sext_ln65_664" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5415 'add' 'add_ln66_611' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5416 [1/1] (0.00ns)   --->   "%sext_ln66_198 = sext i10 %add_ln66_614" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5416 'sext' 'sext_ln66_198' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5417 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln66_615 = add i11 %sext_ln66_198, i11 %add_ln66_611" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5417 'add' 'add_ln66_615' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5418 [1/1] (0.00ns)   --->   "%sext_ln66_199 = sext i11 %add_ln66_615" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5418 'sext' 'sext_ln66_199' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5419 [1/1] (0.79ns)   --->   "%add_ln66_616 = add i12 %sext_ln66_199, i12 %sext_ln66_194" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5419 'add' 'add_ln66_616' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5420 [1/1] (0.00ns)   --->   "%sext_ln66_200 = sext i12 %add_ln66_616" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5420 'sext' 'sext_ln66_200' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5421 [1/1] (0.82ns)   --->   "%sum_28 = add i14 %sext_ln66_200, i14 %sext_ln66_188" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5421 'add' 'sum_28' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5422 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_28, i32 13" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5422 'bitselect' 'tmp_146' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5423 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_28, i32 13" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5423 'bitselect' 'tmp_147' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5424 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%select_ln76_28 = select i1 %tmp_147, i14 0, i14 8192" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5424 'select' 'select_ln76_28' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5425 [1/1] (0.23ns) (out node of the LUT)   --->   "%sum_29 = select i1 %tmp_146, i14 %select_ln76_28, i14 %sum_28" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5425 'select' 'sum_29' <Predicate = (!icmp_ln50)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5426 [1/1] (0.00ns)   --->   "%sext_ln65_678 = sext i8 %p_401" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5426 'sext' 'sext_ln65_678' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5427 [1/1] (0.00ns)   --->   "%shl_ln65_99 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_26, i1 0" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5427 'bitconcatenate' 'shl_ln65_99' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5428 [1/1] (0.00ns)   --->   "%sext_ln65_708 = sext i17 %shl_ln65_99" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5428 'sext' 'sext_ln65_708' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5429 [1/1] (0.00ns)   --->   "%sext_ln65_709 = sext i17 %shl_ln65_99" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5429 'sext' 'sext_ln65_709' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5430 [1/1] (0.86ns)   --->   "%sub_ln65_92 = sub i18 0, i18 %sext_ln65_709" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5430 'sub' 'sub_ln65_92' <Predicate = (!icmp_ln50)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5431 [1/1] (0.00ns)   --->   "%p_425 = partselect i6 @_ssdm_op_PartSelect.i6.i18.i32.i32, i18 %sub_ln65_92, i32 12, i32 17" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5431 'partselect' 'p_425' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5432 [1/1] (0.00ns)   --->   "%sext_ln65_716 = sext i6 %p_425" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5432 'sext' 'sext_ln65_716' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5433 [1/1] (0.00ns)   --->   "%sext_ln65_717 = sext i6 %p_425" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5433 'sext' 'sext_ln65_717' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5434 [1/1] (0.00ns)   --->   "%sext_ln66_210 = sext i13 %add_ln66_629" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5434 'sext' 'sext_ln66_210' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5435 [1/1] (0.00ns)   --->   "%sext_ln66_214 = sext i12 %add_ln66_635" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5435 'sext' 'sext_ln66_214' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_636 = add i9 %sext_ln65_678, i9 465" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5436 'add' 'add_ln66_636' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5437 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln66_637 = add i9 %add_ln66_636, i9 %sext_ln65_717" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5437 'add' 'add_ln66_637' <Predicate = (!icmp_ln50)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5438 [1/1] (0.00ns)   --->   "%sext_ln66_215 = sext i9 %add_ln66_637" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5438 'sext' 'sext_ln66_215' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5439 [1/1] (0.00ns)   --->   "%sext_ln66_218 = sext i8 %add_ln66_640" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5439 'sext' 'sext_ln66_218' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5440 [1/1] (0.77ns)   --->   "%add_ln66_641 = add i10 %sext_ln66_218, i10 %sext_ln66_215" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5440 'add' 'add_ln66_641' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5441 [1/1] (0.00ns)   --->   "%sext_ln66_219 = sext i10 %add_ln66_641" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5441 'sext' 'sext_ln66_219' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5442 [1/1] (0.80ns)   --->   "%add_ln66_642 = add i13 %sext_ln66_219, i13 %sext_ln66_214" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5442 'add' 'add_ln66_642' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5443 [1/1] (0.00ns)   --->   "%sext_ln66_220 = sext i13 %add_ln66_642" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5443 'sext' 'sext_ln66_220' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5444 [1/1] (0.82ns)   --->   "%sum_30 = add i14 %sext_ln66_220, i14 %sext_ln66_210" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5444 'add' 'sum_30' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5445 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_30, i32 13" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5445 'bitselect' 'tmp_148' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5446 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_30, i32 13" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5446 'bitselect' 'tmp_149' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5447 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%select_ln76_30 = select i1 %tmp_149, i14 0, i14 8192" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5447 'select' 'select_ln76_30' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5448 [1/1] (0.23ns) (out node of the LUT)   --->   "%sum_31 = select i1 %tmp_148, i14 %select_ln76_30, i14 %sum_30" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5448 'select' 'sum_31' <Predicate = (!icmp_ln50)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5449 [1/1] (0.00ns)   --->   "%sext_ln65_734 = sext i7 %p_439" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5449 'sext' 'sext_ln65_734' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5450 [1/1] (2.38ns)   --->   "%mul_ln65_314 = mul i22 %sext_ln65_272, i22 4194283" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5450 'mul' 'mul_ln65_314' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5451 [1/1] (0.00ns)   --->   "%p_450 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln65_314, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5451 'partselect' 'p_450' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5452 [1/1] (0.00ns)   --->   "%sext_ln65_752 = sext i10 %p_450" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5452 'sext' 'sext_ln65_752' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5453 [1/1] (0.00ns)   --->   "%sext_ln66_229 = sext i13 %add_ln66_655" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5453 'sext' 'sext_ln66_229' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5454 [1/1] (0.00ns)   --->   "%sext_ln66_231 = sext i10 %add_ln66_657" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5454 'sext' 'sext_ln66_231' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_661 = add i13 %add_ln66_660, i13 %sext_ln66_231" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5455 'add' 'add_ln66_661' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5456 [1/1] (0.78ns)   --->   "%add_ln66_662 = add i11 %sext_ln65_752, i11 1813" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5456 'add' 'add_ln66_662' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_663 = add i11 %add_ln66_662, i11 %sext_ln65_734" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5457 'add' 'add_ln66_663' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5458 [1/1] (0.00ns)   --->   "%sext_ln66_235 = sext i8 %add_ln66_666" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5458 'sext' 'sext_ln66_235' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5459 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln66_667 = add i11 %sext_ln66_235, i11 %add_ln66_663" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5459 'add' 'add_ln66_667' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5460 [1/1] (0.00ns)   --->   "%sext_ln66_236 = sext i11 %add_ln66_667" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5460 'sext' 'sext_ln66_236' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5461 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln66_668 = add i13 %sext_ln66_236, i13 %add_ln66_661" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5461 'add' 'add_ln66_668' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5462 [1/1] (0.00ns)   --->   "%sext_ln66_237 = sext i13 %add_ln66_668" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5462 'sext' 'sext_ln66_237' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5463 [1/1] (0.82ns)   --->   "%sum_32 = add i14 %sext_ln66_237, i14 %sext_ln66_229" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5463 'add' 'sum_32' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5464 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_32, i32 13" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5464 'bitselect' 'tmp_150' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5465 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_32, i32 13" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5465 'bitselect' 'tmp_151' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5466 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%select_ln76_32 = select i1 %tmp_151, i14 0, i14 8192" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5466 'select' 'select_ln76_32' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5467 [1/1] (0.23ns) (out node of the LUT)   --->   "%sum_33 = select i1 %tmp_150, i14 %select_ln76_32, i14 %sum_32" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5467 'select' 'sum_33' <Predicate = (!icmp_ln50)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5468 [1/1] (0.00ns)   --->   "%sext_ln66_247 = sext i12 %add_ln66_680" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5468 'sext' 'sext_ln66_247' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5469 [1/1] (0.00ns)   --->   "%sext_ln66_248 = sext i10 %add_ln66_682" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5469 'sext' 'sext_ln66_248' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5470 [1/1] (0.00ns)   --->   "%sext_ln66_250 = sext i9 %add_ln66_684" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5470 'sext' 'sext_ln66_250' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_685 = add i11 %sext_ln66_250, i11 %sext_ln66_248" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5471 'add' 'add_ln66_685' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_686 = add i8 %sext_ln65_713, i8 213" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5472 'add' 'add_ln66_686' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5473 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln66_687 = add i8 %add_ln66_686, i8 %sext_ln65_716" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5473 'add' 'add_ln66_687' <Predicate = (!icmp_ln50)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5474 [1/1] (0.00ns)   --->   "%sext_ln66_251 = sext i8 %add_ln66_687" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5474 'sext' 'sext_ln66_251' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5475 [1/1] (0.00ns)   --->   "%sext_ln66_254 = sext i6 %add_ln66_690" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5475 'sext' 'sext_ln66_254' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5476 [1/1] (0.76ns)   --->   "%add_ln66_691 = add i9 %sext_ln66_254, i9 %sext_ln66_251" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5476 'add' 'add_ln66_691' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5477 [1/1] (0.00ns)   --->   "%sext_ln66_255 = sext i9 %add_ln66_691" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5477 'sext' 'sext_ln66_255' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5478 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln66_692 = add i11 %sext_ln66_255, i11 %add_ln66_685" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5478 'add' 'add_ln66_692' <Predicate = (!icmp_ln50)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5479 [1/1] (0.00ns)   --->   "%sext_ln66_256 = sext i11 %add_ln66_692" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5479 'sext' 'sext_ln66_256' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5480 [1/1] (0.80ns)   --->   "%sum_34 = add i13 %sext_ln66_256, i13 %sext_ln66_247" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5480 'add' 'sum_34' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5481 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%sext_ln57_5 = sext i13 %sum_34" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5481 'sext' 'sext_ln57_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5482 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_34, i32 12" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5482 'bitselect' 'tmp_152' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_34, i32 12" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5483 'bitselect' 'tmp_153' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%select_ln76_34 = select i1 %tmp_153, i14 0, i14 8192" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5484 'select' 'select_ln76_34' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5485 [1/1] (0.23ns) (out node of the LUT)   --->   "%sum_35 = select i1 %tmp_152, i14 %select_ln76_34, i14 %sext_ln57_5" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5485 'select' 'sum_35' <Predicate = (!icmp_ln50)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5486 [1/1] (2.38ns)   --->   "%mul_ln65_337 = mul i26 %sext_ln65_273, i26 375" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5486 'mul' 'mul_ln65_337' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5487 [1/1] (0.00ns)   --->   "%p_497 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_337, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5487 'partselect' 'p_497' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5488 [1/1] (0.00ns)   --->   "%sext_ln65_803 = sext i14 %p_497" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5488 'sext' 'sext_ln65_803' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5489 [1/1] (0.00ns)   --->   "%sext_ln66_264 = sext i15 %add_ln66_707" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5489 'sext' 'sext_ln66_264' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_709 = add i16 %sext_ln66_264, i16 %add_ln66_701" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5490 'add' 'add_ln66_709' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5491 [1/1] (0.00ns)   --->   "%sext_ln66_268 = sext i15 %add_ln66_715" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5491 'sext' 'sext_ln66_268' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5492 [1/1] (0.00ns)   --->   "%sext_ln66_270 = sext i15 %add_ln66_717" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5492 'sext' 'sext_ln66_270' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5493 [1/1] (0.00ns)   --->   "%sext_ln66_271 = sext i12 %add_ln66_718" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5493 'sext' 'sext_ln66_271' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_719 = add i15 %sext_ln65_803, i15 700" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5494 'add' 'add_ln66_719' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5495 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_720 = add i15 %add_ln66_719, i15 %sext_ln66_271" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5495 'add' 'add_ln66_720' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5496 [1/1] (0.00ns)   --->   "%sext_ln66_272 = sext i15 %add_ln66_720" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5496 'sext' 'sext_ln66_272' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_721 = add i16 %sext_ln66_272, i16 %sext_ln66_270" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5497 'add' 'add_ln66_721' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_722 = add i15 %add_ln66_720, i15 %add_ln66_717" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5498 'add' 'add_ln66_722' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5499 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_723 = add i16 %add_ln66_721, i16 %sext_ln66_268" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5499 'add' 'add_ln66_723' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_724 = add i15 %add_ln66_707, i15 %add_ln66_708" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5500 'add' 'add_ln66_724' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5501 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_725 = add i15 %add_ln66_722, i15 %add_ln66_715" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5501 'add' 'add_ln66_725' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5502 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_36 = add i16 %add_ln66_723, i16 %add_ln66_709" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5502 'add' 'sum_36' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5503 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_13 = add i15 %add_ln66_725, i15 %add_ln66_724" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5503 'add' 'add_ln57_13' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5504 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_36, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5504 'bitselect' 'tmp_154' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5505 [1/1] (0.85ns)   --->   "%icmp_ln78_13 = icmp_sgt  i16 %sum_36, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5505 'icmp' 'icmp_ln78_13' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5506 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_36, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5506 'bitselect' 'tmp_155' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5507 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%select_ln76_36 = select i1 %tmp_155, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5507 'select' 'select_ln76_36' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5508 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%or_ln76_13 = or i1 %tmp_154, i1 %icmp_ln78_13" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5508 'or' 'or_ln76_13' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5509 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_37 = select i1 %or_ln76_13, i15 %select_ln76_36, i15 %add_ln57_13" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5509 'select' 'sum_37' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5510 [1/1] (0.00ns)   --->   "%sext_ln65_809 = sext i15 %p_505" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5510 'sext' 'sext_ln65_809' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5511 [1/1] (0.00ns)   --->   "%sext_ln65_812 = sext i14 %p_509" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5511 'sext' 'sext_ln65_812' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5512 [1/1] (2.38ns)   --->   "%mul_ln65_363 = mul i28 %sext_ln65_276, i28 1729" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5512 'mul' 'mul_ln65_363' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5513 [1/1] (0.00ns)   --->   "%p_524 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_363, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5513 'partselect' 'p_524' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_762 = add i16 %add_ln66_759, i16 %add_ln66_754" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5514 'add' 'add_ln66_762' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_765 = add i16 %add_ln66_763, i16 %sext_ln65_809" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5515 'add' 'add_ln66_765' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5516 [1/1] (0.00ns)   --->   "%sext_ln66_278 = sext i14 %p_509" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5516 'sext' 'sext_ln66_278' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_766 = add i16 %p_510, i16 %sext_ln65_812" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5517 'add' 'add_ln66_766' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5518 [1/1] (0.00ns)   --->   "%trunc_ln66_95 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_363, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5518 'partselect' 'trunc_ln66_95' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5519 [1/1] (0.85ns)   --->   "%add_ln66_767 = add i16 %p_524, i16 372" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5519 'add' 'add_ln66_767' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_768 = add i15 %trunc_ln66_94, i15 %sext_ln66_278" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5520 'add' 'add_ln66_768' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5521 [1/1] (0.84ns)   --->   "%add_ln66_769 = add i15 %trunc_ln66_95, i15 372" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5521 'add' 'add_ln66_769' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5522 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_770 = add i16 %add_ln66_767, i16 %add_ln66_766" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5522 'add' 'add_ln66_770' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_771 = add i15 %add_ln66_764, i15 %p_505" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5523 'add' 'add_ln66_771' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5524 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_772 = add i15 %add_ln66_769, i15 %add_ln66_768" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5524 'add' 'add_ln66_772' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5525 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_773 = add i16 %add_ln66_770, i16 %add_ln66_765" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5525 'add' 'add_ln66_773' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_774 = add i15 %add_ln66_761, i15 %add_ln66_760" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5526 'add' 'add_ln66_774' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5527 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_775 = add i15 %add_ln66_772, i15 %add_ln66_771" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5527 'add' 'add_ln66_775' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5528 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_776 = add i16 %add_ln66_773, i16 %add_ln66_762" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5528 'add' 'add_ln66_776' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_777 = add i15 %add_ln66_750, i15 %add_ln66_749" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5529 'add' 'add_ln66_777' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5530 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_778 = add i15 %add_ln66_775, i15 %add_ln66_774" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5530 'add' 'add_ln66_778' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5531 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_14 = add i15 %add_ln66_778, i15 %add_ln66_777" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5531 'add' 'add_ln57_14' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5532 [1/1] (0.00ns)   --->   "%sext_ln65_825 = sext i15 %p_534" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5532 'sext' 'sext_ln65_825' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5533 [1/1] (0.00ns)   --->   "%sext_ln65_826 = sext i14 %p_535" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5533 'sext' 'sext_ln65_826' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5534 [1/1] (0.00ns)   --->   "%sext_ln65_828 = sext i15 %p_536" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5534 'sext' 'sext_ln65_828' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5535 [1/1] (0.00ns)   --->   "%sext_ln65_827 = sext i11 %p_539" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5535 'sext' 'sext_ln65_827' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5536 [1/1] (2.38ns)   --->   "%mul_ln65_385 = mul i25 %sext_ln65_275, i25 202" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5536 'mul' 'mul_ln65_385' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5537 [1/1] (0.00ns)   --->   "%p_550 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_385, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5537 'partselect' 'p_550' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5538 [1/1] (0.00ns)   --->   "%sext_ln65_847 = sext i13 %p_550" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5538 'sext' 'sext_ln65_847' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_802 = add i16 %add_ln66_799, i16 %add_ln66_788" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5539 'add' 'add_ln66_802' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_813 = add i16 %add_ln66_810, i16 %add_ln66_805" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5540 'add' 'add_ln66_813' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5541 [1/1] (0.84ns)   --->   "%add_ln66_814 = add i16 %sext_ln65_358, i16 %sext_ln65_828" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5541 'add' 'add_ln66_814' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5542 [1/1] (0.84ns)   --->   "%add_ln66_815 = add i15 %sext_ln66_57, i15 %p_536" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5542 'add' 'add_ln66_815' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_816 = add i16 %add_ln66_814, i16 %sext_ln65_825" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5543 'add' 'add_ln66_816' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_817 = add i15 %sext_ln65_826, i15 %sext_ln65_847" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5544 'add' 'add_ln66_817' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5545 [1/1] (0.80ns)   --->   "%add_ln66_818 = add i12 %sext_ln65_827, i12 1677" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5545 'add' 'add_ln66_818' <Predicate = (!icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5546 [1/1] (0.00ns)   --->   "%zext_ln66_5 = zext i12 %add_ln66_818" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5546 'zext' 'zext_ln66_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5547 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_819 = add i15 %zext_ln66_5, i15 %add_ln66_817" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5547 'add' 'add_ln66_819' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5548 [1/1] (0.00ns)   --->   "%sext_ln66_288 = sext i15 %add_ln66_819" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5548 'sext' 'sext_ln66_288' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_820 = add i15 %add_ln66_815, i15 %p_534" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5549 'add' 'add_ln66_820' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5550 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_821 = add i16 %sext_ln66_288, i16 %add_ln66_816" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5550 'add' 'add_ln66_821' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_822 = add i15 %add_ln66_812, i15 %add_ln66_811" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5551 'add' 'add_ln66_822' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5552 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_823 = add i15 %add_ln66_819, i15 %add_ln66_820" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5552 'add' 'add_ln66_823' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5553 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_824 = add i16 %add_ln66_821, i16 %add_ln66_813" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5553 'add' 'add_ln66_824' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_825 = add i15 %add_ln66_801, i15 %add_ln66_800" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5554 'add' 'add_ln66_825' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5555 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_826 = add i15 %add_ln66_823, i15 %add_ln66_822" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5555 'add' 'add_ln66_826' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5556 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_40 = add i16 %add_ln66_824, i16 %add_ln66_802" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5556 'add' 'sum_40' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5557 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_15 = add i15 %add_ln66_826, i15 %add_ln66_825" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5557 'add' 'add_ln57_15' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5558 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_40, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5558 'bitselect' 'tmp_158' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5559 [1/1] (0.85ns)   --->   "%icmp_ln78_15 = icmp_sgt  i16 %sum_40, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5559 'icmp' 'icmp_ln78_15' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5560 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_40, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5560 'bitselect' 'tmp_159' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5561 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%select_ln76_40 = select i1 %tmp_159, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5561 'select' 'select_ln76_40' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5562 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%or_ln76_15 = or i1 %tmp_158, i1 %icmp_ln78_15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5562 'or' 'or_ln76_15' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5563 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_41 = select i1 %or_ln76_15, i15 %select_ln76_40, i15 %add_ln57_15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5563 'select' 'sum_41' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5564 [1/1] (0.00ns)   --->   "%sext_ln65_850 = sext i14 %p_553" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5564 'sext' 'sext_ln65_850' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5565 [1/1] (0.00ns)   --->   "%sext_ln65_855 = sext i15 %p_562" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5565 'sext' 'sext_ln65_855' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5566 [1/1] (2.38ns)   --->   "%mul_ln65_409 = mul i26 %sext_ln65_273, i26 67108409" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5566 'mul' 'mul_ln65_409' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5567 [1/1] (0.00ns)   --->   "%p_577 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_409, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5567 'partselect' 'p_577' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5568 [1/1] (0.00ns)   --->   "%sext_ln65_872 = sext i14 %p_577" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5568 'sext' 'sext_ln65_872' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5569 [1/1] (0.00ns)   --->   "%sext_ln66_297 = sext i15 %add_ln66_851" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5569 'sext' 'sext_ln66_297' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5570 [1/1] (0.00ns)   --->   "%sext_ln66_298 = sext i14 %p_553" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5570 'sext' 'sext_ln66_298' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5571 [1/1] (0.84ns)   --->   "%add_ln66_852 = add i16 %sext_ln66_297, i16 %sext_ln65_850" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5571 'add' 'add_ln66_852' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5572 [1/1] (0.84ns)   --->   "%add_ln66_858 = add i15 %add_ln66_851, i15 %sext_ln66_298" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5572 'add' 'add_ln66_858' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_860 = add i16 %add_ln66_857, i16 %add_ln66_852" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5573 'add' 'add_ln66_860' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_863 = add i16 %add_ln66_861, i16 %p_558" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5574 'add' 'add_ln66_863' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_864 = add i16 %p_563, i16 %sext_ln65_855" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5575 'add' 'add_ln66_864' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5576 [1/1] (0.83ns)   --->   "%add_ln66_865 = add i15 %sext_ln65_872, i15 2974" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5576 'add' 'add_ln66_865' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5577 [1/1] (0.00ns)   --->   "%sext_ln66_301 = sext i15 %add_ln66_865" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5577 'sext' 'sext_ln66_301' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_866 = add i15 %trunc_ln66_105, i15 %p_562" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5578 'add' 'add_ln66_866' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5579 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_867 = add i16 %sext_ln66_301, i16 %add_ln66_864" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5579 'add' 'add_ln66_867' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_868 = add i15 %add_ln66_862, i15 %trunc_ln66_104" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5580 'add' 'add_ln66_868' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5581 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_869 = add i15 %add_ln66_865, i15 %add_ln66_866" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5581 'add' 'add_ln66_869' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5582 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_870 = add i16 %add_ln66_867, i16 %add_ln66_863" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5582 'add' 'add_ln66_870' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_871 = add i15 %add_ln66_859, i15 %add_ln66_858" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5583 'add' 'add_ln66_871' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5584 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_872 = add i15 %add_ln66_869, i15 %add_ln66_868" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5584 'add' 'add_ln66_872' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5585 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_873 = add i16 %add_ln66_870, i16 %add_ln66_860" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5585 'add' 'add_ln66_873' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_874 = add i15 %add_ln66_849, i15 %add_ln66_848" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5586 'add' 'add_ln66_874' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5587 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_875 = add i15 %add_ln66_872, i15 %add_ln66_871" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5587 'add' 'add_ln66_875' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5588 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_16 = add i15 %add_ln66_875, i15 %add_ln66_874" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5588 'add' 'add_ln57_16' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5589 [1/1] (2.38ns)   --->   "%mul_ln65_436 = mul i28 %sext_ln65_276, i28 2790" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5589 'mul' 'mul_ln65_436' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5590 [1/1] (0.00ns)   --->   "%p_604 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_436, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5590 'partselect' 'p_604' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_912 = add i16 %add_ln66_909, i16 %add_ln66_904" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5591 'add' 'add_ln66_912' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_915 = add i16 %add_ln66_913, i16 %p_585" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5592 'add' 'add_ln66_915' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_916 = add i16 %p_590, i16 %p_589" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5593 'add' 'add_ln66_916' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5594 [1/1] (0.00ns)   --->   "%trunc_ln66_130 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_436, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5594 'partselect' 'trunc_ln66_130' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5595 [1/1] (0.85ns)   --->   "%add_ln66_917 = add i16 %p_604, i16 65092" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5595 'add' 'add_ln66_917' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_918 = add i15 %trunc_ln66_129, i15 %trunc_ln66_128" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5596 'add' 'add_ln66_918' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5597 [1/1] (0.84ns)   --->   "%add_ln66_919 = add i15 %trunc_ln66_130, i15 32324" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5597 'add' 'add_ln66_919' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5598 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_920 = add i16 %add_ln66_917, i16 %add_ln66_916" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5598 'add' 'add_ln66_920' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_921 = add i15 %add_ln66_914, i15 %trunc_ln66_127" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5599 'add' 'add_ln66_921' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5600 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_922 = add i15 %add_ln66_919, i15 %add_ln66_918" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5600 'add' 'add_ln66_922' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5601 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_923 = add i16 %add_ln66_920, i16 %add_ln66_915" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5601 'add' 'add_ln66_923' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_924 = add i15 %add_ln66_911, i15 %add_ln66_910" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5602 'add' 'add_ln66_924' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5603 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_925 = add i15 %add_ln66_922, i15 %add_ln66_921" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5603 'add' 'add_ln66_925' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5604 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_926 = add i16 %add_ln66_923, i16 %add_ln66_912" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5604 'add' 'add_ln66_926' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_927 = add i15 %add_ln66_900, i15 %add_ln66_899" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5605 'add' 'add_ln66_927' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5606 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_928 = add i15 %add_ln66_925, i15 %add_ln66_924" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5606 'add' 'add_ln66_928' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5607 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_17 = add i15 %add_ln66_928, i15 %add_ln66_927" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5607 'add' 'add_ln57_17' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5608 [1/1] (0.00ns)   --->   "%sext_ln65_873 = sext i7 %p_607" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5608 'sext' 'sext_ln65_873' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5609 [1/1] (0.89ns)   --->   "%sub_ln65_131 = sub i20 %sub_ln65_23, i20 %sext_ln65_708" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5609 'sub' 'sub_ln65_131' <Predicate = (!icmp_ln50)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5610 [1/1] (0.00ns)   --->   "%p_625 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln65_131, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5610 'partselect' 'p_625' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5611 [1/1] (0.00ns)   --->   "%sext_ln65_896 = sext i8 %p_625" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5611 'sext' 'sext_ln65_896' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5612 [1/1] (0.00ns)   --->   "%sext_ln66_306 = sext i11 %add_ln66_934" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5612 'sext' 'sext_ln66_306' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5613 [1/1] (0.00ns)   --->   "%sext_ln66_310 = sext i11 %add_ln66_939" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5613 'sext' 'sext_ln66_310' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_940 = add i12 %sext_ln66_310, i12 %sext_ln66_306" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5614 'add' 'add_ln66_940' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5615 [1/1] (0.00ns)   --->   "%sext_ln66_311 = sext i9 %add_ln66_942" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5615 'sext' 'sext_ln66_311' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5616 [1/1] (0.76ns)   --->   "%add_ln66_943 = add i9 %sext_ln65_873, i9 423" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5616 'add' 'add_ln66_943' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5617 [1/1] (0.00ns)   --->   "%sext_ln66_312 = sext i9 %add_ln66_943" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5617 'sext' 'sext_ln66_312' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_944 = add i10 %sext_ln66_312, i10 %sext_ln65_896" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5618 'add' 'add_ln66_944' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5619 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln66_945 = add i10 %add_ln66_944, i10 %sext_ln66_311" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5619 'add' 'add_ln66_945' <Predicate = (!icmp_ln50)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5620 [1/1] (0.00ns)   --->   "%sext_ln66_313 = sext i10 %add_ln66_945" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5620 'sext' 'sext_ln66_313' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5621 [1/1] (0.00ns)   --->   "%sext_ln66_319 = sext i8 %add_ln66_951" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5621 'sext' 'sext_ln66_319' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5622 [1/1] (0.78ns)   --->   "%add_ln66_952 = add i11 %sext_ln66_319, i11 %sext_ln66_313" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5622 'add' 'add_ln66_952' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5623 [1/1] (0.00ns)   --->   "%sext_ln66_320 = sext i11 %add_ln66_952" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5623 'sext' 'sext_ln66_320' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5624 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%sum_46 = add i12 %sext_ln66_320, i12 %add_ln66_940" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5624 'add' 'sum_46' <Predicate = (!icmp_ln50)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5625 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%sext_ln57_7 = sext i12 %sum_46" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5625 'sext' 'sext_ln57_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5626 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sum_46, i32 11" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5626 'bitselect' 'tmp_164' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5627 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sum_46, i32 11" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5627 'bitselect' 'tmp_165' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5628 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%select_ln76_46 = select i1 %tmp_165, i14 0, i14 8192" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5628 'select' 'select_ln76_46' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5629 [1/1] (0.23ns) (out node of the LUT)   --->   "%sum_47 = select i1 %tmp_164, i14 %select_ln76_46, i14 %sext_ln57_7" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5629 'select' 'sum_47' <Predicate = (!icmp_ln50)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 5630 [1/1] (0.00ns)   --->   "%sext_ln65_901 = sext i13 %p_635" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5630 'sext' 'sext_ln65_901' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5631 [1/1] (0.00ns)   --->   "%sext_ln65_902 = sext i15 %p_636" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5631 'sext' 'sext_ln65_902' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5632 [1/1] (0.00ns)   --->   "%sext_ln65_903 = sext i13 %p_637" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5632 'sext' 'sext_ln65_903' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5633 [1/1] (0.00ns)   --->   "%sext_ln65_904 = sext i15 %p_638" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5633 'sext' 'sext_ln65_904' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5634 [1/1] (2.38ns)   --->   "%mul_ln65_465 = mul i26 %sext_ln65_273, i26 432" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5634 'mul' 'mul_ln65_465' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5635 [1/1] (0.00ns)   --->   "%p_652 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_465, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5635 'partselect' 'p_652' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5636 [1/1] (0.00ns)   --->   "%sext_ln65_914 = sext i14 %p_652" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5636 'sext' 'sext_ln65_914' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_988 = add i16 %add_ln66_985, i16 %add_ln66_980" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5637 'add' 'add_ln66_988' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5638 [1/1] (0.00ns)   --->   "%sext_ln66_326 = sext i13 %p_635" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5638 'sext' 'sext_ln66_326' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5639 [1/1] (0.84ns)   --->   "%add_ln66_989 = add i16 %sext_ln65_902, i16 %sext_ln65_901" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5639 'add' 'add_ln66_989' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5640 [1/1] (0.84ns)   --->   "%add_ln66_990 = add i15 %p_636, i15 %sext_ln66_326" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5640 'add' 'add_ln66_990' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_991 = add i16 %add_ln66_989, i16 %p_633" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5641 'add' 'add_ln66_991' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5642 [1/1] (0.00ns)   --->   "%sext_ln66_327 = sext i13 %p_637" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5642 'sext' 'sext_ln66_327' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_992 = add i16 %sext_ln65_904, i16 %sext_ln65_903" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5643 'add' 'add_ln66_992' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5644 [1/1] (0.83ns)   --->   "%add_ln66_993 = add i15 %sext_ln65_914, i15 1318" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5644 'add' 'add_ln66_993' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5645 [1/1] (0.00ns)   --->   "%sext_ln66_328 = sext i15 %add_ln66_993" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5645 'sext' 'sext_ln66_328' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_994 = add i15 %p_638, i15 %sext_ln66_327" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5646 'add' 'add_ln66_994' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5647 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_995 = add i16 %sext_ln66_328, i16 %add_ln66_992" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5647 'add' 'add_ln66_995' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_996 = add i15 %add_ln66_990, i15 %trunc_ln66_140" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5648 'add' 'add_ln66_996' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5649 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_997 = add i15 %add_ln66_993, i15 %add_ln66_994" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5649 'add' 'add_ln66_997' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5650 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_998 = add i16 %add_ln66_995, i16 %add_ln66_991" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5650 'add' 'add_ln66_998' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_999 = add i15 %add_ln66_987, i15 %add_ln66_986" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5651 'add' 'add_ln66_999' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5652 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1000 = add i15 %add_ln66_997, i15 %add_ln66_996" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5652 'add' 'add_ln66_1000' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5653 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1001 = add i16 %add_ln66_998, i16 %add_ln66_988" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5653 'add' 'add_ln66_1001' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1002 = add i15 %add_ln66_976, i15 %add_ln66_975" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5654 'add' 'add_ln66_1002' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5655 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1003 = add i15 %add_ln66_1000, i15 %add_ln66_999" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5655 'add' 'add_ln66_1003' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5656 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_18 = add i15 %add_ln66_1003, i15 %add_ln66_1002" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5656 'add' 'add_ln57_18' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5657 [1/1] (0.00ns)   --->   "%sext_ln65_924 = sext i12 %p_660" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5657 'sext' 'sext_ln65_924' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5658 [1/1] (0.00ns)   --->   "%sext_ln65_927 = sext i14 %p_662" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5658 'sext' 'sext_ln65_927' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5659 [1/1] (0.00ns)   --->   "%sext_ln65_928 = sext i15 %p_663" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5659 'sext' 'sext_ln65_928' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5660 [1/1] (0.00ns)   --->   "%sext_ln65_929 = sext i13 %p_664" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5660 'sext' 'sext_ln65_929' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5661 [1/1] (2.38ns)   --->   "%mul_ln65_487 = mul i27 %sext_ln65_277, i27 134216841" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5661 'mul' 'mul_ln65_487' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5662 [1/1] (0.00ns)   --->   "%p_679 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_487, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5662 'partselect' 'p_679' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5663 [1/1] (0.00ns)   --->   "%sext_ln65_936 = sext i15 %p_679" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5663 'sext' 'sext_ln65_936' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5664 [1/1] (0.00ns)   --->   "%sext_ln66_331 = sext i14 %add_ln66_1030" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5664 'sext' 'sext_ln66_331' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5665 [1/1] (0.00ns)   --->   "%sext_ln66_333 = sext i15 %add_ln66_1033" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5665 'sext' 'sext_ln66_333' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5666 [1/1] (0.00ns)   --->   "%sext_ln66_334 = sext i14 %add_ln66_1030" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5666 'sext' 'sext_ln66_334' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1034 = add i16 %sext_ln66_333, i16 %sext_ln66_331" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5667 'add' 'add_ln66_1034' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5668 [1/1] (0.00ns)   --->   "%sext_ln66_335 = sext i14 %p_662" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5668 'sext' 'sext_ln66_335' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5669 [1/1] (0.84ns)   --->   "%add_ln66_1035 = add i16 %sext_ln65_928, i16 %sext_ln65_927" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5669 'add' 'add_ln66_1035' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5670 [1/1] (0.00ns)   --->   "%sext_ln66_336 = sext i12 %p_660" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5670 'sext' 'sext_ln66_336' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5671 [1/1] (0.84ns)   --->   "%add_ln66_1036 = add i15 %p_663, i15 %sext_ln66_335" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5671 'add' 'add_ln66_1036' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1037 = add i16 %add_ln66_1035, i16 %sext_ln65_924" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5672 'add' 'add_ln66_1037' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5673 [1/1] (0.00ns)   --->   "%sext_ln66_337 = sext i13 %p_664" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5673 'sext' 'sext_ln66_337' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1038 = add i16 %p_665, i16 %sext_ln65_929" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5674 'add' 'add_ln66_1038' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5675 [1/1] (0.84ns)   --->   "%add_ln66_1039 = add i16 %sext_ln65_936, i16 2035" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5675 'add' 'add_ln66_1039' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1040 = add i15 %trunc_ln66_149, i15 %sext_ln66_337" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5676 'add' 'add_ln66_1040' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5677 [1/1] (0.84ns)   --->   "%add_ln66_1041 = add i15 %p_679, i15 2035" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5677 'add' 'add_ln66_1041' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5678 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1042 = add i16 %add_ln66_1039, i16 %add_ln66_1038" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5678 'add' 'add_ln66_1042' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1043 = add i15 %add_ln66_1036, i15 %sext_ln66_336" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5679 'add' 'add_ln66_1043' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5680 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1044 = add i15 %add_ln66_1041, i15 %add_ln66_1040" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5680 'add' 'add_ln66_1044' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5681 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1045 = add i16 %add_ln66_1042, i16 %add_ln66_1037" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5681 'add' 'add_ln66_1045' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1046 = add i15 %add_ln66_1033, i15 %sext_ln66_334" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5682 'add' 'add_ln66_1046' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5683 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1047 = add i15 %add_ln66_1044, i15 %add_ln66_1043" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5683 'add' 'add_ln66_1047' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5684 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1048 = add i16 %add_ln66_1045, i16 %add_ln66_1034" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5684 'add' 'add_ln66_1048' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1049 = add i15 %add_ln66_1027, i15 %add_ln66_1026" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5685 'add' 'add_ln66_1049' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5686 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1050 = add i15 %add_ln66_1047, i15 %add_ln66_1046" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5686 'add' 'add_ln66_1050' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5687 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_19 = add i15 %add_ln66_1050, i15 %add_ln66_1049" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5687 'add' 'add_ln57_19' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5688 [1/1] (2.38ns)   --->   "%mul_ln65_510 = mul i25 %sext_ln65_247, i25 202" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5688 'mul' 'mul_ln65_510' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5689 [1/1] (0.00ns)   --->   "%p_703 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_510, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5689 'partselect' 'p_703' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5690 [1/1] (0.00ns)   --->   "%sext_ln65_961 = sext i13 %p_703" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5690 'sext' 'sext_ln65_961' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5691 [1/1] (0.00ns)   --->   "%sext_ln65_962 = sext i15 %p_704" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5691 'sext' 'sext_ln65_962' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5692 [1/1] (2.38ns)   --->   "%mul_ln65_511 = mul i28 %sext_ln65_268, i28 268433531" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5692 'mul' 'mul_ln65_511' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5693 [1/1] (0.00ns)   --->   "%p_705 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_511, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5693 'partselect' 'p_705' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5694 [1/1] (0.00ns)   --->   "%sext_ln66_338 = sext i13 %p_703" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5694 'sext' 'sext_ln66_338' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5695 [1/1] (0.84ns)   --->   "%add_ln66_1052 = add i16 %sext_ln65_962, i16 %sext_ln65_961" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5695 'add' 'add_ln66_1052' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5696 [1/1] (0.00ns)   --->   "%trunc_ln66_150 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_511, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5696 'partselect' 'trunc_ln66_150' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_29 : Operation 5697 [1/1] (0.84ns)   --->   "%add_ln66_1053 = add i15 %p_704, i15 %sext_ln66_338" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5697 'add' 'add_ln66_1053' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1054 = add i16 %add_ln66_1052, i16 %p_705" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5698 'add' 'add_ln66_1054' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1060 = add i15 %add_ln66_1053, i15 %trunc_ln66_150" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5699 'add' 'add_ln66_1060' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5700 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1062 = add i16 %add_ln66_1059, i16 %add_ln66_1054" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5700 'add' 'add_ln66_1062' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5701 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1072 = add i15 %add_ln66_1061, i15 %add_ln66_1060" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5701 'add' 'add_ln66_1072' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 6485 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 6485 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 10.9>
ST_30 : Operation 5702 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i15 %sum_1" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5702 'zext' 'zext_ln57' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_99 = add i16 %add_ln66_96, i16 %add_ln66_85" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5703 'add' 'add_ln66_99' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5704 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_4 = add i16 %add_ln66_122, i16 %add_ln66_99" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5704 'add' 'sum_4' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5705 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_4, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5705 'bitselect' 'tmp_122' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5706 [1/1] (0.85ns)   --->   "%icmp_ln78_2 = icmp_sgt  i16 %sum_4, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5706 'icmp' 'icmp_ln78_2' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5707 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_4, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5707 'bitselect' 'tmp_123' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5708 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%select_ln76_4 = select i1 %tmp_123, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5708 'select' 'select_ln76_4' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5709 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%or_ln76_2 = or i1 %tmp_122, i1 %icmp_ln78_2" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5709 'or' 'or_ln76_2' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5710 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_5 = select i1 %or_ln76_2, i15 %select_ln76_4, i15 %add_ln57_2" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5710 'select' 'sum_5' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_149 = add i16 %add_ln66_146, i16 %add_ln66_136" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5711 'add' 'add_ln66_149' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5712 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_6 = add i16 %add_ln66_171, i16 %add_ln66_149" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5712 'add' 'sum_6' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5713 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_6, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5713 'bitselect' 'tmp_124' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5714 [1/1] (0.85ns)   --->   "%icmp_ln78_3 = icmp_sgt  i16 %sum_6, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5714 'icmp' 'icmp_ln78_3' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5715 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_6, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5715 'bitselect' 'tmp_125' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5716 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%select_ln76_6 = select i1 %tmp_125, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5716 'select' 'select_ln76_6' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5717 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%or_ln76_3 = or i1 %tmp_124, i1 %icmp_ln78_3" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5717 'or' 'or_ln76_3' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5718 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_7 = select i1 %or_ln76_3, i15 %select_ln76_6, i15 %add_ln57_3" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5718 'select' 'sum_7' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_439 = add i16 %add_ln66_436, i16 %add_ln66_425" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5719 'add' 'add_ln66_439' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5720 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_20 = add i16 %add_ln66_464, i16 %add_ln66_439" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5720 'add' 'sum_20' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5721 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_20, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5721 'bitselect' 'tmp_138' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5722 [1/1] (0.85ns)   --->   "%icmp_ln78_9 = icmp_sgt  i16 %sum_20, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5722 'icmp' 'icmp_ln78_9' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5723 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_20, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5723 'bitselect' 'tmp_139' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5724 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%select_ln76_20 = select i1 %tmp_139, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5724 'select' 'select_ln76_20' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5725 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%or_ln76_9 = or i1 %tmp_138, i1 %icmp_ln78_9" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5725 'or' 'or_ln76_9' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5726 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_21 = select i1 %or_ln76_9, i15 %select_ln76_20, i15 %add_ln57_9" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5726 'select' 'sum_21' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_524 = add i16 %add_ln66_521, i16 %add_ln66_510" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5727 'add' 'add_ln66_524' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5728 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_24 = add i16 %add_ln66_547, i16 %add_ln66_524" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5728 'add' 'sum_24' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5729 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_24, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5729 'bitselect' 'tmp_142' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5730 [1/1] (0.85ns)   --->   "%icmp_ln78_11 = icmp_sgt  i16 %sum_24, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5730 'icmp' 'icmp_ln78_11' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5731 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_24, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5731 'bitselect' 'tmp_143' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5732 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%select_ln76_24 = select i1 %tmp_143, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5732 'select' 'select_ln76_24' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5733 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%or_ln76_11 = or i1 %tmp_142, i1 %icmp_ln78_11" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5733 'or' 'or_ln76_11' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5734 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_25 = select i1 %or_ln76_11, i15 %select_ln76_24, i15 %add_ln57_11" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5734 'select' 'sum_25' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_751 = add i16 %add_ln66_748, i16 %add_ln66_737" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5735 'add' 'add_ln66_751' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5736 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_38 = add i16 %add_ln66_776, i16 %add_ln66_751" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5736 'add' 'sum_38' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5737 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_38, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5737 'bitselect' 'tmp_156' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5738 [1/1] (0.85ns)   --->   "%icmp_ln78_14 = icmp_sgt  i16 %sum_38, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5738 'icmp' 'icmp_ln78_14' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5739 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_38, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5739 'bitselect' 'tmp_157' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5740 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%select_ln76_38 = select i1 %tmp_157, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5740 'select' 'select_ln76_38' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5741 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%or_ln76_14 = or i1 %tmp_156, i1 %icmp_ln78_14" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5741 'or' 'or_ln76_14' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5742 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_39 = select i1 %or_ln76_14, i15 %select_ln76_38, i15 %add_ln57_14" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5742 'select' 'sum_39' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_850 = add i16 %add_ln66_847, i16 %add_ln66_837" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5743 'add' 'add_ln66_850' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5744 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_42 = add i16 %add_ln66_873, i16 %add_ln66_850" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5744 'add' 'sum_42' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5745 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_42, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5745 'bitselect' 'tmp_160' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5746 [1/1] (0.85ns)   --->   "%icmp_ln78_16 = icmp_sgt  i16 %sum_42, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5746 'icmp' 'icmp_ln78_16' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5747 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_42, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5747 'bitselect' 'tmp_161' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5748 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%select_ln76_42 = select i1 %tmp_161, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5748 'select' 'select_ln76_42' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5749 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%or_ln76_16 = or i1 %tmp_160, i1 %icmp_ln78_16" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5749 'or' 'or_ln76_16' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5750 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_43 = select i1 %or_ln76_16, i15 %select_ln76_42, i15 %add_ln57_16" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5750 'select' 'sum_43' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_901 = add i16 %add_ln66_898, i16 %add_ln66_887" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5751 'add' 'add_ln66_901' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5752 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_44 = add i16 %add_ln66_926, i16 %add_ln66_901" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5752 'add' 'sum_44' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5753 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_44, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5753 'bitselect' 'tmp_162' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5754 [1/1] (0.85ns)   --->   "%icmp_ln78_17 = icmp_sgt  i16 %sum_44, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5754 'icmp' 'icmp_ln78_17' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5755 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_44, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5755 'bitselect' 'tmp_163' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5756 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%select_ln76_44 = select i1 %tmp_163, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5756 'select' 'select_ln76_44' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5757 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%or_ln76_17 = or i1 %tmp_162, i1 %icmp_ln78_17" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5757 'or' 'or_ln76_17' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5758 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_45 = select i1 %or_ln76_17, i15 %select_ln76_44, i15 %add_ln57_17" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5758 'select' 'sum_45' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_977 = add i16 %add_ln66_974, i16 %add_ln66_964" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5759 'add' 'add_ln66_977' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5760 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_48 = add i16 %add_ln66_1001, i16 %add_ln66_977" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5760 'add' 'sum_48' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5761 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_48, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5761 'bitselect' 'tmp_166' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5762 [1/1] (0.85ns)   --->   "%icmp_ln78_18 = icmp_sgt  i16 %sum_48, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5762 'icmp' 'icmp_ln78_18' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5763 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_48, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5763 'bitselect' 'tmp_167' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5764 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%select_ln76_48 = select i1 %tmp_167, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5764 'select' 'select_ln76_48' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5765 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%or_ln76_18 = or i1 %tmp_166, i1 %icmp_ln78_18" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5765 'or' 'or_ln76_18' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5766 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_49 = select i1 %or_ln76_18, i15 %select_ln76_48, i15 %add_ln57_18" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5766 'select' 'sum_49' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1028 = add i16 %add_ln66_1025, i16 %add_ln66_1015" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5767 'add' 'add_ln66_1028' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5768 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_50 = add i16 %add_ln66_1048, i16 %add_ln66_1028" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5768 'add' 'sum_50' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5769 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_50, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5769 'bitselect' 'tmp_168' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5770 [1/1] (0.85ns)   --->   "%icmp_ln78_19 = icmp_sgt  i16 %sum_50, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5770 'icmp' 'icmp_ln78_19' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5771 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_50, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5771 'bitselect' 'tmp_169' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5772 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%select_ln76_50 = select i1 %tmp_169, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5772 'select' 'select_ln76_50' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5773 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%or_ln76_19 = or i1 %tmp_168, i1 %icmp_ln78_19" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5773 'or' 'or_ln76_19' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5774 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_51 = select i1 %or_ln76_19, i15 %select_ln76_50, i15 %add_ln57_19" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5774 'select' 'sum_51' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5775 [1/1] (0.00ns)   --->   "%sext_ln65_939 = sext i14 %p_682" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5775 'sext' 'sext_ln65_939' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5776 [1/1] (0.00ns)   --->   "%sext_ln65_944 = sext i13 %p_687" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5776 'sext' 'sext_ln65_944' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5777 [1/1] (0.00ns)   --->   "%sext_ln65_949 = sext i13 %p_691" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5777 'sext' 'sext_ln65_949' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5778 [1/1] (0.00ns)   --->   "%sext_ln65_950 = sext i15 %p_692" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5778 'sext' 'sext_ln65_950' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5779 [1/1] (2.38ns)   --->   "%mul_ln65_512 = mul i27 %sext_ln65_277, i27 134216951" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5779 'mul' 'mul_ln65_512' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5780 [1/1] (0.00ns)   --->   "%p_706 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_512, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5780 'partselect' 'p_706' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5781 [1/1] (0.00ns)   --->   "%sext_ln65_964 = sext i15 %p_706" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5781 'sext' 'sext_ln65_964' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1074 = add i16 %add_ln66_1071, i16 %add_ln66_1062" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5782 'add' 'add_ln66_1074' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5783 [1/1] (0.00ns)   --->   "%sext_ln66_345 = sext i15 %add_ln66_1075" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5783 'sext' 'sext_ln66_345' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5784 [1/1] (0.00ns)   --->   "%sext_ln66_346 = sext i14 %p_682" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5784 'sext' 'sext_ln66_346' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5785 [1/1] (0.84ns)   --->   "%add_ln66_1076 = add i16 %sext_ln66_345, i16 %sext_ln65_939" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5785 'add' 'add_ln66_1076' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5786 [1/1] (0.00ns)   --->   "%sext_ln66_347 = sext i15 %add_ln66_1077" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5786 'sext' 'sext_ln66_347' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5787 [1/1] (0.00ns)   --->   "%sext_ln66_348 = sext i15 %add_ln66_1078" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5787 'sext' 'sext_ln66_348' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5788 [1/1] (0.84ns)   --->   "%add_ln66_1079 = add i16 %sext_ln66_348, i16 %sext_ln66_347" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5788 'add' 'add_ln66_1079' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5789 [1/1] (0.84ns)   --->   "%add_ln66_1080 = add i15 %add_ln66_1075, i15 %sext_ln66_346" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5789 'add' 'add_ln66_1080' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5790 [1/1] (0.84ns)   --->   "%add_ln66_1081 = add i15 %add_ln66_1078, i15 %add_ln66_1077" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5790 'add' 'add_ln66_1081' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5791 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1082 = add i16 %add_ln66_1079, i16 %add_ln66_1076" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5791 'add' 'add_ln66_1082' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5792 [1/1] (0.00ns)   --->   "%sext_ln66_349 = sext i15 %add_ln66_1083" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5792 'sext' 'sext_ln66_349' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5793 [1/1] (0.00ns)   --->   "%sext_ln66_350 = sext i13 %p_687" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5793 'sext' 'sext_ln66_350' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1084 = add i16 %sext_ln66_349, i16 %sext_ln65_944" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5794 'add' 'add_ln66_1084' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5795 [1/1] (0.00ns)   --->   "%sext_ln66_351 = sext i13 %p_691" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5795 'sext' 'sext_ln66_351' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1085 = add i16 %sext_ln65_950, i16 %sext_ln65_949" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5796 'add' 'add_ln66_1085' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5797 [1/1] (0.84ns)   --->   "%add_ln66_1086 = add i16 %sext_ln65_964, i16 1367" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5797 'add' 'add_ln66_1086' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1087 = add i15 %p_692, i15 %sext_ln66_351" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5798 'add' 'add_ln66_1087' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5799 [1/1] (0.84ns)   --->   "%add_ln66_1088 = add i15 %p_706, i15 1367" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5799 'add' 'add_ln66_1088' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5800 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1089 = add i16 %add_ln66_1086, i16 %add_ln66_1085" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5800 'add' 'add_ln66_1089' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1090 = add i15 %add_ln66_1083, i15 %sext_ln66_350" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5801 'add' 'add_ln66_1090' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5802 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1091 = add i15 %add_ln66_1088, i15 %add_ln66_1087" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5802 'add' 'add_ln66_1091' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5803 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1092 = add i16 %add_ln66_1089, i16 %add_ln66_1084" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5803 'add' 'add_ln66_1092' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1093 = add i15 %add_ln66_1081, i15 %add_ln66_1080" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5804 'add' 'add_ln66_1093' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5805 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1094 = add i15 %add_ln66_1091, i15 %add_ln66_1090" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5805 'add' 'add_ln66_1094' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5806 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1095 = add i16 %add_ln66_1092, i16 %add_ln66_1082" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5806 'add' 'add_ln66_1095' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1096 = add i15 %add_ln66_1073, i15 %add_ln66_1072" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5807 'add' 'add_ln66_1096' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5808 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1097 = add i15 %add_ln66_1094, i15 %add_ln66_1093" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5808 'add' 'add_ln66_1097' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5809 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_52 = add i16 %add_ln66_1095, i16 %add_ln66_1074" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5809 'add' 'sum_52' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5810 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_20 = add i15 %add_ln66_1097, i15 %add_ln66_1096" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5810 'add' 'add_ln57_20' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5811 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_52, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5811 'bitselect' 'tmp_170' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5812 [1/1] (0.85ns)   --->   "%icmp_ln78_20 = icmp_sgt  i16 %sum_52, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5812 'icmp' 'icmp_ln78_20' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5813 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_52, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5813 'bitselect' 'tmp_171' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5814 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%select_ln76_52 = select i1 %tmp_171, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5814 'select' 'select_ln76_52' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5815 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%or_ln76_20 = or i1 %tmp_170, i1 %icmp_ln78_20" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5815 'or' 'or_ln76_20' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5816 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_53 = select i1 %or_ln76_20, i15 %select_ln76_52, i15 %add_ln57_20" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5816 'select' 'sum_53' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5817 [1/1] (0.00ns)   --->   "%sext_ln65_970 = sext i15 %p_718" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5817 'sext' 'sext_ln65_970' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5818 [1/1] (2.38ns)   --->   "%mul_ln65_524 = mul i27 %sext_ln65_133, i27 134216872" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5818 'mul' 'mul_ln65_524' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5819 [1/1] (0.00ns)   --->   "%p_719 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_524, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5819 'partselect' 'p_719' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5820 [1/1] (0.00ns)   --->   "%sext_ln65_971 = sext i15 %p_719" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5820 'sext' 'sext_ln65_971' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5821 [1/1] (2.38ns)   --->   "%mul_ln65_525 = mul i28 %sext_ln65_148, i28 268429992" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5821 'mul' 'mul_ln65_525' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5822 [1/1] (0.00ns)   --->   "%p_720 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_525, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5822 'partselect' 'p_720' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5823 [1/1] (2.38ns)   --->   "%mul_ln65_526 = mul i24 %sext_ln65_158, i24 94" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5823 'mul' 'mul_ln65_526' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5824 [1/1] (0.00ns)   --->   "%p_721 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_526, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5824 'partselect' 'p_721' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5825 [1/1] (0.00ns)   --->   "%sext_ln65_972 = sext i12 %p_721" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5825 'sext' 'sext_ln65_972' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5826 [1/1] (2.38ns)   --->   "%mul_ln65_527 = mul i28 %sext_ln65_160, i28 1112" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5826 'mul' 'mul_ln65_527' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5827 [1/1] (0.00ns)   --->   "%p_722 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_527, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5827 'partselect' 'p_722' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5828 [1/1] (2.38ns)   --->   "%mul_ln65_528 = mul i28 %sext_ln65_174, i28 268433505" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5828 'mul' 'mul_ln65_528' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5829 [1/1] (0.00ns)   --->   "%p_723 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_528, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5829 'partselect' 'p_723' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5830 [1/1] (2.38ns)   --->   "%mul_ln65_529 = mul i27 %sext_ln65_193, i27 881" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5830 'mul' 'mul_ln65_529' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5831 [1/1] (0.00ns)   --->   "%p_724 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_529, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5831 'partselect' 'p_724' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5832 [1/1] (0.00ns)   --->   "%sext_ln65_973 = sext i15 %p_724" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5832 'sext' 'sext_ln65_973' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5833 [1/1] (2.38ns)   --->   "%mul_ln65_531 = mul i28 %sext_ln65_204, i28 1698" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5833 'mul' 'mul_ln65_531' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5834 [1/1] (0.00ns)   --->   "%p_726 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_531, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5834 'partselect' 'p_726' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5835 [1/1] (2.38ns)   --->   "%mul_ln65_532 = mul i27 %sext_ln65_223, i27 1012" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5835 'mul' 'mul_ln65_532' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5836 [1/1] (0.00ns)   --->   "%p_727 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_532, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5836 'partselect' 'p_727' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5837 [1/1] (0.00ns)   --->   "%sext_ln65_974 = sext i15 %p_727" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5837 'sext' 'sext_ln65_974' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5838 [1/1] (2.38ns)   --->   "%mul_ln65_533 = mul i28 %sext_ln65_227, i28 1600" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5838 'mul' 'mul_ln65_533' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5839 [1/1] (0.00ns)   --->   "%p_728 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_533, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5839 'partselect' 'p_728' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5840 [1/1] (2.38ns)   --->   "%mul_ln65_534 = mul i28 %sext_ln65_238, i28 1122" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5840 'mul' 'mul_ln65_534' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5841 [1/1] (0.00ns)   --->   "%p_729 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_534, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5841 'partselect' 'p_729' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5842 [1/1] (2.38ns)   --->   "%mul_ln65_535 = mul i28 %sext_ln65_249, i28 1534" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5842 'mul' 'mul_ln65_535' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5843 [1/1] (0.00ns)   --->   "%p_730 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_535, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5843 'partselect' 'p_730' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5844 [1/1] (2.38ns)   --->   "%mul_ln65_536 = mul i26 %sext_ln65_254, i26 324" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5844 'mul' 'mul_ln65_536' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5845 [1/1] (0.00ns)   --->   "%p_731 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_536, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5845 'partselect' 'p_731' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5846 [1/1] (0.00ns)   --->   "%sext_ln65_975 = sext i14 %p_731" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5846 'sext' 'sext_ln65_975' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5847 [1/1] (2.38ns)   --->   "%mul_ln65_537 = mul i27 %sext_ln65_269, i27 134216904" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5847 'mul' 'mul_ln65_537' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5848 [1/1] (0.00ns)   --->   "%p_732 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_537, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5848 'partselect' 'p_732' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5849 [1/1] (0.00ns)   --->   "%sext_ln65_976 = sext i15 %p_732" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5849 'sext' 'sext_ln65_976' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5850 [1/1] (2.38ns)   --->   "%mul_ln65_538 = mul i26 %sext_ln65_273, i26 67108605" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5850 'mul' 'mul_ln65_538' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5851 [1/1] (0.00ns)   --->   "%p_733 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_538, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5851 'partselect' 'p_733' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5852 [1/1] (0.00ns)   --->   "%sext_ln65_977 = sext i14 %p_733" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5852 'sext' 'sext_ln65_977' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5853 [1/1] (0.00ns)   --->   "%trunc_ln66_153 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_535, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5853 'partselect' 'trunc_ln66_153' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5854 [1/1] (0.00ns)   --->   "%sext_ln66_352 = sext i14 %p_731" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5854 'sext' 'sext_ln66_352' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5855 [1/1] (0.85ns)   --->   "%add_ln66_1099 = add i16 %sext_ln65_975, i16 %p_730" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5855 'add' 'add_ln66_1099' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5856 [1/1] (0.84ns)   --->   "%add_ln66_1100 = add i15 %sext_ln66_352, i15 %trunc_ln66_153" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5856 'add' 'add_ln66_1100' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1101 = add i16 %add_ln66_1099, i16 %sext_ln65_976" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5857 'add' 'add_ln66_1101' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5858 [1/1] (0.00ns)   --->   "%trunc_ln66_154 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_534, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5858 'partselect' 'trunc_ln66_154' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1102 = add i16 %sext_ln65_974, i16 %p_729" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5859 'add' 'add_ln66_1102' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5860 [1/1] (0.00ns)   --->   "%trunc_ln66_155 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_525, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5860 'partselect' 'trunc_ln66_155' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5861 [1/1] (0.00ns)   --->   "%trunc_ln66_156 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_533, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5861 'partselect' 'trunc_ln66_156' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5862 [1/1] (0.85ns)   --->   "%add_ln66_1103 = add i16 %p_728, i16 %p_720" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5862 'add' 'add_ln66_1103' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1104 = add i15 %p_727, i15 %trunc_ln66_154" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5863 'add' 'add_ln66_1104' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5864 [1/1] (0.84ns)   --->   "%add_ln66_1105 = add i15 %trunc_ln66_156, i15 %trunc_ln66_155" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5864 'add' 'add_ln66_1105' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5865 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1106 = add i16 %add_ln66_1103, i16 %add_ln66_1102" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5865 'add' 'add_ln66_1106' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1107 = add i15 %add_ln66_1100, i15 %p_732" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5866 'add' 'add_ln66_1107' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5867 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1108 = add i15 %add_ln66_1105, i15 %add_ln66_1104" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5867 'add' 'add_ln66_1108' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5868 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1109 = add i16 %add_ln66_1106, i16 %add_ln66_1101" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5868 'add' 'add_ln66_1109' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5869 [1/1] (0.00ns)   --->   "%sext_ln66_353 = sext i12 %p_721" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5869 'sext' 'sext_ln66_353' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5870 [1/1] (0.84ns)   --->   "%add_ln66_1110 = add i16 %sext_ln65_972, i16 %sext_ln65_973" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5870 'add' 'add_ln66_1110' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5871 [1/1] (0.00ns)   --->   "%trunc_ln66_157 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_527, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5871 'partselect' 'trunc_ln66_157' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5872 [1/1] (0.84ns)   --->   "%add_ln66_1111 = add i15 %sext_ln66_353, i15 %p_724" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5872 'add' 'add_ln66_1111' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1112 = add i16 %add_ln66_1110, i16 %p_722" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5873 'add' 'add_ln66_1112' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5874 [1/1] (0.00ns)   --->   "%trunc_ln66_158 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_531, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5874 'partselect' 'trunc_ln66_158' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5875 [1/1] (0.00ns)   --->   "%trunc_ln66_159 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_528, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5875 'partselect' 'trunc_ln66_159' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1113 = add i16 %p_723, i16 %p_726" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5876 'add' 'add_ln66_1113' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1115 = add i15 %trunc_ln66_159, i15 %trunc_ln66_158" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5877 'add' 'add_ln66_1115' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5878 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1117 = add i16 %add_ln66_1114, i16 %add_ln66_1113" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5878 'add' 'add_ln66_1117' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1118 = add i15 %add_ln66_1111, i15 %trunc_ln66_157" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5879 'add' 'add_ln66_1118' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5880 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1119 = add i15 %add_ln66_1116, i15 %add_ln66_1115" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5880 'add' 'add_ln66_1119' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5881 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1120 = add i16 %add_ln66_1117, i16 %add_ln66_1112" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5881 'add' 'add_ln66_1120' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5882 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1121 = add i15 %add_ln66_1108, i15 %add_ln66_1107" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5882 'add' 'add_ln66_1121' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5883 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1122 = add i15 %add_ln66_1119, i15 %add_ln66_1118" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5883 'add' 'add_ln66_1122' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1123 = add i16 %add_ln66_1120, i16 %add_ln66_1109" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5884 'add' 'add_ln66_1123' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1133 = add i16 %add_ln66_1130, i16 %add_ln66_1126" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5885 'add' 'add_ln66_1133' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1136 = add i16 %add_ln66_1134, i16 %p_714" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5886 'add' 'add_ln66_1136' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1137 = add i16 %sext_ln65_971, i16 %sext_ln65_970" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5887 'add' 'add_ln66_1137' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5888 [1/1] (0.83ns)   --->   "%add_ln66_1138 = add i15 %sext_ln65_977, i15 4240" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5888 'add' 'add_ln66_1138' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5889 [1/1] (0.00ns)   --->   "%sext_ln66_357 = sext i15 %add_ln66_1138" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5889 'sext' 'sext_ln66_357' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1139 = add i15 %p_719, i15 %p_718" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5890 'add' 'add_ln66_1139' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5891 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1140 = add i16 %sext_ln66_357, i16 %add_ln66_1137" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5891 'add' 'add_ln66_1140' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1141 = add i15 %add_ln66_1135, i15 %trunc_ln66_166" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5892 'add' 'add_ln66_1141' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5893 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1142 = add i15 %add_ln66_1138, i15 %add_ln66_1139" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5893 'add' 'add_ln66_1142' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5894 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1143 = add i16 %add_ln66_1140, i16 %add_ln66_1136" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5894 'add' 'add_ln66_1143' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1144 = add i15 %add_ln66_1132, i15 %add_ln66_1131" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5895 'add' 'add_ln66_1144' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5896 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1145 = add i15 %add_ln66_1142, i15 %add_ln66_1141" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5896 'add' 'add_ln66_1145' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5897 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1146 = add i16 %add_ln66_1143, i16 %add_ln66_1133" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5897 'add' 'add_ln66_1146' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1147 = add i15 %add_ln66_1122, i15 %add_ln66_1121" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5898 'add' 'add_ln66_1147' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5899 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1148 = add i15 %add_ln66_1145, i15 %add_ln66_1144" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5899 'add' 'add_ln66_1148' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5900 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_54 = add i16 %add_ln66_1146, i16 %add_ln66_1123" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5900 'add' 'sum_54' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5901 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_21 = add i15 %add_ln66_1148, i15 %add_ln66_1147" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5901 'add' 'add_ln57_21' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5902 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_54, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5902 'bitselect' 'tmp_172' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5903 [1/1] (0.85ns)   --->   "%icmp_ln78_21 = icmp_sgt  i16 %sum_54, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 5903 'icmp' 'icmp_ln78_21' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5904 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_54, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5904 'bitselect' 'tmp_173' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5905 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%select_ln76_54 = select i1 %tmp_173, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5905 'select' 'select_ln76_54' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5906 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%or_ln76_21 = or i1 %tmp_172, i1 %icmp_ln78_21" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5906 'or' 'or_ln76_21' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5907 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_55 = select i1 %or_ln76_21, i15 %select_ln76_54, i15 %add_ln57_21" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5907 'select' 'sum_55' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5908 [1/1] (2.38ns)   --->   "%mul_ln65_551 = mul i27 %sext_ln65_133, i27 629" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5908 'mul' 'mul_ln65_551' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5909 [1/1] (0.00ns)   --->   "%p_746 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_551, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5909 'partselect' 'p_746' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5910 [1/1] (2.38ns)   --->   "%mul_ln65_552 = mul i26 %sext_ln65_149, i26 67108474" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5910 'mul' 'mul_ln65_552' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5911 [1/1] (0.00ns)   --->   "%p_747 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_552, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5911 'partselect' 'p_747' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5912 [1/1] (2.38ns)   --->   "%mul_ln65_553 = mul i28 %sext_ln65_152, i28 268433965" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5912 'mul' 'mul_ln65_553' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5913 [1/1] (0.00ns)   --->   "%p_748 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_553, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5913 'partselect' 'p_748' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5914 [1/1] (2.38ns)   --->   "%mul_ln65_554 = mul i28 %sext_ln65_160, i28 1072" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5914 'mul' 'mul_ln65_554' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5915 [1/1] (0.00ns)   --->   "%p_749 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_554, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5915 'partselect' 'p_749' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5916 [1/1] (2.38ns)   --->   "%mul_ln65_555 = mul i28 %sext_ln65_186, i28 268434003" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5916 'mul' 'mul_ln65_555' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5917 [1/1] (0.00ns)   --->   "%p_751 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_555, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5917 'partselect' 'p_751' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5918 [1/1] (0.00ns)   --->   "%trunc_ln66_169 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_555, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5918 'partselect' 'trunc_ln66_169' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5919 [1/1] (0.00ns)   --->   "%trunc_ln66_170 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_553, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5919 'partselect' 'trunc_ln66_170' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5920 [1/1] (0.85ns)   --->   "%add_ln66_1161 = add i16 %p_748, i16 %p_751" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5920 'add' 'add_ln66_1161' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5921 [1/1] (0.00ns)   --->   "%trunc_ln66_171 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_554, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5921 'partselect' 'trunc_ln66_171' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_30 : Operation 5922 [1/1] (0.84ns)   --->   "%add_ln66_1162 = add i15 %trunc_ln66_170, i15 %trunc_ln66_169" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5922 'add' 'add_ln66_1162' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5923 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5923 'write' 'write_ln81' <Predicate = (!icmp_ln50)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 10.9>
ST_31 : Operation 5924 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i15 %sum_3" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 5924 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5925 [1/1] (0.00ns)   --->   "%sext_ln65_980 = sext i15 %p_736" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5925 'sext' 'sext_ln65_980' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5926 [1/1] (0.00ns)   --->   "%sext_ln65_984 = sext i13 %p_741" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5926 'sext' 'sext_ln65_984' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5927 [1/1] (0.00ns)   --->   "%sext_ln65_986 = sext i15 %p_743" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5927 'sext' 'sext_ln65_986' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5928 [1/1] (0.00ns)   --->   "%sext_ln65_987 = sext i14 %p_744" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5928 'sext' 'sext_ln65_987' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5929 [1/1] (0.00ns)   --->   "%sext_ln65_988 = sext i15 %p_745" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5929 'sext' 'sext_ln65_988' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5930 [1/1] (0.00ns)   --->   "%sext_ln65_990 = sext i15 %p_746" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5930 'sext' 'sext_ln65_990' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5931 [1/1] (0.00ns)   --->   "%sext_ln65_991 = sext i14 %p_747" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5931 'sext' 'sext_ln65_991' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5932 [1/1] (0.00ns)   --->   "%sext_ln65_992 = sext i10 %p_750" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5932 'sext' 'sext_ln65_992' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5933 [1/1] (2.38ns)   --->   "%mul_ln65_557 = mul i27 %sext_ln65_207, i27 713" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5933 'mul' 'mul_ln65_557' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5934 [1/1] (0.00ns)   --->   "%p_753 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_557, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5934 'partselect' 'p_753' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5935 [1/1] (0.00ns)   --->   "%sext_ln65_994 = sext i15 %p_753" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5935 'sext' 'sext_ln65_994' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5936 [1/1] (2.38ns)   --->   "%mul_ln65_558 = mul i25 %sext_ln65_220, i25 33554228" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5936 'mul' 'mul_ln65_558' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5937 [1/1] (0.00ns)   --->   "%p_754 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_558, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5937 'partselect' 'p_754' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5938 [1/1] (0.00ns)   --->   "%sext_ln65_995 = sext i13 %p_754" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5938 'sext' 'sext_ln65_995' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5939 [1/1] (2.38ns)   --->   "%mul_ln65_559 = mul i28 %sext_ln65_227, i28 268434359" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5939 'mul' 'mul_ln65_559' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5940 [1/1] (0.00ns)   --->   "%p_755 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_559, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5940 'partselect' 'p_755' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5941 [1/1] (2.38ns)   --->   "%mul_ln65_560 = mul i27 %sext_ln65_239, i27 134216775" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5941 'mul' 'mul_ln65_560' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5942 [1/1] (0.00ns)   --->   "%p_756 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_560, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5942 'partselect' 'p_756' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5943 [1/1] (0.00ns)   --->   "%sext_ln65_996 = sext i15 %p_756" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5943 'sext' 'sext_ln65_996' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5944 [1/1] (2.38ns)   --->   "%mul_ln65_561 = mul i28 %sext_ln65_249, i28 268433640" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5944 'mul' 'mul_ln65_561' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5945 [1/1] (0.00ns)   --->   "%p_757 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_561, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5945 'partselect' 'p_757' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5946 [1/1] (2.38ns)   --->   "%mul_ln65_562 = mul i26 %sext_ln65_254, i26 67108555" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5946 'mul' 'mul_ln65_562' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5947 [1/1] (0.00ns)   --->   "%p_758 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_562, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5947 'partselect' 'p_758' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5948 [1/1] (0.00ns)   --->   "%sext_ln65_997 = sext i14 %p_758" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5948 'sext' 'sext_ln65_997' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5949 [1/1] (2.38ns)   --->   "%mul_ln65_563 = mul i27 %sext_ln65_269, i27 579" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5949 'mul' 'mul_ln65_563' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5950 [1/1] (0.00ns)   --->   "%p_759 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_563, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5950 'partselect' 'p_759' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5951 [1/1] (0.00ns)   --->   "%sext_ln65_998 = sext i15 %p_759" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5951 'sext' 'sext_ln65_998' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5952 [1/1] (2.38ns)   --->   "%mul_ln65_564 = mul i27 %sext_ln65_277, i27 134217205" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5952 'mul' 'mul_ln65_564' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5953 [1/1] (0.00ns)   --->   "%p_760 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_564, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5953 'partselect' 'p_760' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5954 [1/1] (0.00ns)   --->   "%sext_ln65_999 = sext i15 %p_760" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 5954 'sext' 'sext_ln65_999' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5955 [1/1] (0.00ns)   --->   "%trunc_ln66_167 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_561, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5955 'partselect' 'trunc_ln66_167' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5956 [1/1] (0.00ns)   --->   "%sext_ln66_358 = sext i14 %p_758" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5956 'sext' 'sext_ln66_358' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5957 [1/1] (0.85ns)   --->   "%add_ln66_1150 = add i16 %sext_ln65_997, i16 %p_757" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5957 'add' 'add_ln66_1150' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5958 [1/1] (0.84ns)   --->   "%add_ln66_1151 = add i15 %sext_ln66_358, i15 %trunc_ln66_167" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5958 'add' 'add_ln66_1151' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1152 = add i16 %add_ln66_1150, i16 %sext_ln65_998" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5959 'add' 'add_ln66_1152' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5960 [1/1] (0.00ns)   --->   "%sext_ln66_359 = sext i13 %p_754" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5960 'sext' 'sext_ln66_359' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1153 = add i16 %sext_ln65_995, i16 %sext_ln65_996" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5961 'add' 'add_ln66_1153' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5962 [1/1] (0.00ns)   --->   "%sext_ln66_360 = sext i14 %p_747" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5962 'sext' 'sext_ln66_360' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5963 [1/1] (0.00ns)   --->   "%trunc_ln66_168 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_559, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5963 'partselect' 'trunc_ln66_168' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5964 [1/1] (0.85ns)   --->   "%add_ln66_1154 = add i16 %p_755, i16 %sext_ln65_991" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5964 'add' 'add_ln66_1154' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1155 = add i15 %sext_ln66_359, i15 %p_756" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5965 'add' 'add_ln66_1155' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5966 [1/1] (0.84ns)   --->   "%add_ln66_1156 = add i15 %trunc_ln66_168, i15 %sext_ln66_360" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5966 'add' 'add_ln66_1156' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5967 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1157 = add i16 %add_ln66_1154, i16 %add_ln66_1153" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5967 'add' 'add_ln66_1157' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1158 = add i15 %add_ln66_1151, i15 %p_759" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5968 'add' 'add_ln66_1158' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5969 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1159 = add i15 %add_ln66_1156, i15 %add_ln66_1155" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5969 'add' 'add_ln66_1159' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5970 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1160 = add i16 %add_ln66_1157, i16 %add_ln66_1152" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5970 'add' 'add_ln66_1160' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1163 = add i16 %add_ln66_1161, i16 %p_749" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5971 'add' 'add_ln66_1163' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5972 [1/1] (0.00ns)   --->   "%sext_ln66_361 = sext i10 %p_750" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5972 'sext' 'sext_ln66_361' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1164 = add i16 %sext_ln65_992, i16 %sext_ln65_994" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5973 'add' 'add_ln66_1164' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5974 [1/1] (0.00ns)   --->   "%sext_ln66_362 = sext i15 %add_ln66_1165" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5974 'sext' 'sext_ln66_362' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5975 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1166 = add i15 %sext_ln66_361, i15 %p_753" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5975 'add' 'add_ln66_1166' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5976 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1167 = add i16 %sext_ln66_362, i16 %add_ln66_1164" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5976 'add' 'add_ln66_1167' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1168 = add i15 %add_ln66_1162, i15 %trunc_ln66_171" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5977 'add' 'add_ln66_1168' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5978 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1169 = add i15 %add_ln66_1165, i15 %add_ln66_1166" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5978 'add' 'add_ln66_1169' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5979 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1170 = add i16 %add_ln66_1167, i16 %add_ln66_1163" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5979 'add' 'add_ln66_1170' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5980 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1171 = add i15 %add_ln66_1159, i15 %add_ln66_1158" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5980 'add' 'add_ln66_1171' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5981 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1172 = add i15 %add_ln66_1169, i15 %add_ln66_1168" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5981 'add' 'add_ln66_1172' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1173 = add i16 %add_ln66_1170, i16 %add_ln66_1160" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5982 'add' 'add_ln66_1173' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5983 [1/1] (0.00ns)   --->   "%sext_ln66_363 = sext i15 %add_ln66_1174" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5983 'sext' 'sext_ln66_363' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5984 [1/1] (0.84ns)   --->   "%add_ln66_1175 = add i16 %sext_ln66_363, i16 %sext_ln65_980" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5984 'add' 'add_ln66_1175' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5985 [1/1] (0.84ns)   --->   "%add_ln66_1181 = add i15 %add_ln66_1174, i15 %p_736" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5985 'add' 'add_ln66_1181' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1183 = add i16 %add_ln66_1180, i16 %add_ln66_1175" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5986 'add' 'add_ln66_1183' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5987 [1/1] (0.00ns)   --->   "%sext_ln66_365 = sext i14 %p_744" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5987 'sext' 'sext_ln66_365' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5988 [1/1] (0.84ns)   --->   "%add_ln66_1184 = add i16 %sext_ln65_987, i16 %sext_ln65_986" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5988 'add' 'add_ln66_1184' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5989 [1/1] (0.00ns)   --->   "%sext_ln66_366 = sext i13 %p_741" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5989 'sext' 'sext_ln66_366' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 5990 [1/1] (0.84ns)   --->   "%add_ln66_1185 = add i15 %sext_ln66_365, i15 %p_743" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5990 'add' 'add_ln66_1185' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1186 = add i16 %add_ln66_1184, i16 %sext_ln65_984" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5991 'add' 'add_ln66_1186' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5992 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1187 = add i16 %sext_ln65_990, i16 %sext_ln65_988" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5992 'add' 'add_ln66_1187' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5993 [1/1] (0.84ns)   --->   "%add_ln66_1188 = add i16 %sext_ln65_999, i16 2145" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5993 'add' 'add_ln66_1188' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1189 = add i15 %p_746, i15 %p_745" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5994 'add' 'add_ln66_1189' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5995 [1/1] (0.84ns)   --->   "%add_ln66_1190 = add i15 %p_760, i15 2145" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5995 'add' 'add_ln66_1190' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5996 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1191 = add i16 %add_ln66_1188, i16 %add_ln66_1187" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5996 'add' 'add_ln66_1191' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1192 = add i15 %add_ln66_1185, i15 %sext_ln66_366" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5997 'add' 'add_ln66_1192' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5998 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1193 = add i15 %add_ln66_1190, i15 %add_ln66_1189" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5998 'add' 'add_ln66_1193' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5999 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1194 = add i16 %add_ln66_1191, i16 %add_ln66_1186" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 5999 'add' 'add_ln66_1194' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 6000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1195 = add i15 %add_ln66_1182, i15 %add_ln66_1181" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6000 'add' 'add_ln66_1195' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 6001 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1196 = add i15 %add_ln66_1193, i15 %add_ln66_1192" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6001 'add' 'add_ln66_1196' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 6002 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1197 = add i16 %add_ln66_1194, i16 %add_ln66_1183" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6002 'add' 'add_ln66_1197' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 6003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1198 = add i15 %add_ln66_1172, i15 %add_ln66_1171" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6003 'add' 'add_ln66_1198' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 6004 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1199 = add i15 %add_ln66_1196, i15 %add_ln66_1195" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6004 'add' 'add_ln66_1199' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 6005 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_56 = add i16 %add_ln66_1197, i16 %add_ln66_1173" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6005 'add' 'sum_56' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 6006 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_22 = add i15 %add_ln66_1199, i15 %add_ln66_1198" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6006 'add' 'add_ln57_22' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 6007 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_56, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6007 'bitselect' 'tmp_174' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6008 [1/1] (0.85ns)   --->   "%icmp_ln78_22 = icmp_sgt  i16 %sum_56, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 6008 'icmp' 'icmp_ln78_22' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6009 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_56, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6009 'bitselect' 'tmp_175' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6010 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%select_ln76_56 = select i1 %tmp_175, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6010 'select' 'select_ln76_56' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 6011 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%or_ln76_22 = or i1 %tmp_174, i1 %icmp_ln78_22" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6011 'or' 'or_ln76_22' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6012 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_57 = select i1 %or_ln76_22, i15 %select_ln76_56, i15 %add_ln57_22" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6012 'select' 'sum_57' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 6013 [1/1] (2.38ns)   --->   "%mul_ln65_568 = mul i26 %sext_ln65_57, i26 285" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6013 'mul' 'mul_ln65_568' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6014 [1/1] (0.00ns)   --->   "%p_765 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_568, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6014 'partselect' 'p_765' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6015 [1/1] (0.00ns)   --->   "%sext_ln65_1006 = sext i14 %p_765" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6015 'sext' 'sext_ln65_1006' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6016 [1/1] (2.38ns)   --->   "%mul_ln65_569 = mul i26 %sext_ln65_70, i26 294" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6016 'mul' 'mul_ln65_569' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6017 [1/1] (0.00ns)   --->   "%p_766 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_569, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6017 'partselect' 'p_766' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6018 [1/1] (0.00ns)   --->   "%sext_ln65_1007 = sext i14 %p_766" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6018 'sext' 'sext_ln65_1007' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6019 [1/1] (2.38ns)   --->   "%mul_ln65_570 = mul i26 %sext_ln65_81, i26 350" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6019 'mul' 'mul_ln65_570' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6020 [1/1] (0.00ns)   --->   "%p_767 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_570, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6020 'partselect' 'p_767' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6021 [1/1] (0.00ns)   --->   "%sext_ln65_1008 = sext i14 %p_767" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6021 'sext' 'sext_ln65_1008' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6022 [1/1] (2.38ns)   --->   "%mul_ln65_571 = mul i28 %sext_ln65_86, i28 1060" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6022 'mul' 'mul_ln65_571' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6023 [1/1] (0.00ns)   --->   "%p_768 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_571, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6023 'partselect' 'p_768' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6024 [1/1] (2.38ns)   --->   "%mul_ln65_572 = mul i28 %sext_ln65_97, i28 1439" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6024 'mul' 'mul_ln65_572' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6025 [1/1] (0.00ns)   --->   "%p_769 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_572, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6025 'partselect' 'p_769' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6026 [1/1] (2.38ns)   --->   "%mul_ln65_573 = mul i27 %sext_ln65_111, i27 575" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6026 'mul' 'mul_ln65_573' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6027 [1/1] (0.00ns)   --->   "%p_770 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_573, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6027 'partselect' 'p_770' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6028 [1/1] (2.38ns)   --->   "%mul_ln65_574 = mul i27 %sext_ln65_115, i27 624" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6028 'mul' 'mul_ln65_574' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6029 [1/1] (0.00ns)   --->   "%p_771 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_574, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6029 'partselect' 'p_771' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6030 [1/1] (2.38ns)   --->   "%mul_ln65_575 = mul i27 %sext_ln65_128, i27 991" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6030 'mul' 'mul_ln65_575' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6031 [1/1] (0.00ns)   --->   "%p_772 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_575, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6031 'partselect' 'p_772' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6032 [1/1] (2.38ns)   --->   "%mul_ln65_576 = mul i27 %sext_ln65_133, i27 134216853" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6032 'mul' 'mul_ln65_576' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6033 [1/1] (0.00ns)   --->   "%p_773 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_576, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6033 'partselect' 'p_773' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6034 [1/1] (2.38ns)   --->   "%mul_ln65_577 = mul i28 %sext_ln65_148, i28 268433662" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6034 'mul' 'mul_ln65_577' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6035 [1/1] (0.00ns)   --->   "%p_774 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_577, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6035 'partselect' 'p_774' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6036 [1/1] (2.38ns)   --->   "%mul_ln65_578 = mul i26 %sext_ln65_154, i26 67108425" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6036 'mul' 'mul_ln65_578' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6037 [1/1] (0.00ns)   --->   "%p_775 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_578, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6037 'partselect' 'p_775' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6038 [1/1] (0.00ns)   --->   "%sext_ln65_1014 = sext i14 %p_775" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6038 'sext' 'sext_ln65_1014' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6039 [1/1] (2.38ns)   --->   "%mul_ln65_579 = mul i28 %sext_ln65_160, i28 268434086" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6039 'mul' 'mul_ln65_579' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6040 [1/1] (0.00ns)   --->   "%p_776 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_579, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6040 'partselect' 'p_776' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6041 [1/1] (0.00ns)   --->   "%sext_ln65_1015 = sext i14 %p_778" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6041 'sext' 'sext_ln65_1015' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6042 [1/1] (0.00ns)   --->   "%trunc_ln66_178 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_577, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6042 'partselect' 'trunc_ln66_178' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6043 [1/1] (0.83ns)   --->   "%add_ln66_1212 = add i15 %sext_ln65_1014, i15 %sext_ln65_1015" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6043 'add' 'add_ln66_1212' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6044 [1/1] (0.00ns)   --->   "%trunc_ln66_179 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_579, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6044 'partselect' 'trunc_ln66_179' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6045 [1/1] (0.83ns)   --->   "%add_ln66_1228 = add i15 %sext_ln65_1007, i15 %sext_ln65_1006" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6045 'add' 'add_ln66_1228' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 6046 [1/1] (0.00ns)   --->   "%sext_ln66_371 = sext i15 %add_ln66_1228" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6046 'sext' 'sext_ln66_371' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6047 [1/1] (0.00ns)   --->   "%trunc_ln66_183 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_572, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6047 'partselect' 'trunc_ln66_183' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6048 [1/1] (0.00ns)   --->   "%sext_ln66_372 = sext i14 %p_767" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6048 'sext' 'sext_ln66_372' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1229 = add i16 %sext_ln65_1008, i16 %p_769" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6049 'add' 'add_ln66_1229' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 6050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1230 = add i15 %sext_ln66_372, i15 %trunc_ln66_183" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6050 'add' 'add_ln66_1230' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 6051 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1231 = add i16 %add_ln66_1229, i16 %sext_ln66_371" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6051 'add' 'add_ln66_1231' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 6052 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1233 = add i15 %add_ln66_1230, i15 %add_ln66_1228" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6052 'add' 'add_ln66_1233' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 6053 [1/1] (0.00ns)   --->   "%trunc_ln66_184 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_571, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6053 'partselect' 'trunc_ln66_184' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 6054 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_1, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6054 'write' 'write_ln81' <Predicate = (!icmp_ln50)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 10.9>
ST_32 : Operation 6055 [1/1] (0.00ns)   --->   "%sext_ln65_228 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6055 'sext' 'sext_ln65_228' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6056 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i15 %sum_5" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6056 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6057 [1/1] (0.00ns)   --->   "%sext_ln65_1000 = sext i14 %p_761" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6057 'sext' 'sext_ln65_1000' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6058 [1/1] (0.00ns)   --->   "%sext_ln65_1009 = sext i15 %p_770" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6058 'sext' 'sext_ln65_1009' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6059 [1/1] (0.00ns)   --->   "%sext_ln65_1010 = sext i15 %p_771" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6059 'sext' 'sext_ln65_1010' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6060 [1/1] (0.00ns)   --->   "%sext_ln65_1011 = sext i15 %p_772" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6060 'sext' 'sext_ln65_1011' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6061 [1/1] (0.00ns)   --->   "%sext_ln65_1013 = sext i15 %p_773" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6061 'sext' 'sext_ln65_1013' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6062 [1/1] (2.38ns)   --->   "%mul_ln65_580 = mul i28 %sext_ln65_174, i28 268433135" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6062 'mul' 'mul_ln65_580' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6063 [1/1] (0.00ns)   --->   "%p_777 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_580, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6063 'partselect' 'p_777' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6064 [1/1] (2.38ns)   --->   "%mul_ln65_581 = mul i28 %sext_ln65_201, i28 2231" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6064 'mul' 'mul_ln65_581' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6065 [1/1] (0.00ns)   --->   "%p_779 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_581, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6065 'partselect' 'p_779' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6066 [1/1] (2.38ns)   --->   "%mul_ln65_582 = mul i28 %sext_ln65_204, i28 2679" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6066 'mul' 'mul_ln65_582' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6067 [1/1] (0.00ns)   --->   "%p_780 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_582, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6067 'partselect' 'p_780' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6068 [1/1] (2.38ns)   --->   "%mul_ln65_583 = mul i28 %sext_ln65_216, i28 2474" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6068 'mul' 'mul_ln65_583' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6069 [1/1] (0.00ns)   --->   "%p_781 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_583, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6069 'partselect' 'p_781' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6070 [1/1] (2.38ns)   --->   "%mul_ln65_584 = mul i27 %sext_ln65_228, i27 134216977" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6070 'mul' 'mul_ln65_584' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6071 [1/1] (0.00ns)   --->   "%p_782 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_584, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6071 'partselect' 'p_782' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6072 [1/1] (0.00ns)   --->   "%sext_ln65_1016 = sext i15 %p_782" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6072 'sext' 'sext_ln65_1016' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6073 [1/1] (2.38ns)   --->   "%mul_ln65_585 = mul i28 %sext_ln65_238, i28 268434262" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6073 'mul' 'mul_ln65_585' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6074 [1/1] (0.00ns)   --->   "%p_783 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_585, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6074 'partselect' 'p_783' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6075 [1/1] (2.38ns)   --->   "%mul_ln65_586 = mul i28 %sext_ln65_249, i28 268434340" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6075 'mul' 'mul_ln65_586' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6076 [1/1] (0.00ns)   --->   "%p_784 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_586, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6076 'partselect' 'p_784' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6077 [1/1] (2.38ns)   --->   "%mul_ln65_587 = mul i28 %sext_ln65_252, i28 268432953" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6077 'mul' 'mul_ln65_587' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6078 [1/1] (0.00ns)   --->   "%p_785 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_587, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6078 'partselect' 'p_785' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6079 [1/1] (2.38ns)   --->   "%mul_ln65_588 = mul i28 %sext_ln65_268, i28 268432328" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6079 'mul' 'mul_ln65_588' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6080 [1/1] (0.00ns)   --->   "%p_786 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_588, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6080 'partselect' 'p_786' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6081 [1/1] (2.38ns)   --->   "%mul_ln65_589 = mul i28 %sext_ln65_276, i28 268432635" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6081 'mul' 'mul_ln65_589' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6082 [1/1] (0.00ns)   --->   "%p_787 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_589, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6082 'partselect' 'p_787' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6083 [1/1] (0.00ns)   --->   "%trunc_ln66_173 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_586, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6083 'partselect' 'trunc_ln66_173' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6084 [1/1] (0.00ns)   --->   "%trunc_ln66_174 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_587, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6084 'partselect' 'trunc_ln66_174' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6085 [1/1] (0.85ns)   --->   "%add_ln66_1201 = add i16 %p_785, i16 %p_784" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6085 'add' 'add_ln66_1201' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6086 [1/1] (0.00ns)   --->   "%trunc_ln66_175 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_588, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6086 'partselect' 'trunc_ln66_175' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6087 [1/1] (0.84ns)   --->   "%add_ln66_1202 = add i15 %trunc_ln66_174, i15 %trunc_ln66_173" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6087 'add' 'add_ln66_1202' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1203 = add i16 %add_ln66_1201, i16 %p_786" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6088 'add' 'add_ln66_1203' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6089 [1/1] (0.00ns)   --->   "%trunc_ln66_176 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_585, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6089 'partselect' 'trunc_ln66_176' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6090 [1/1] (0.00ns)   --->   "%trunc_ln66_177 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_583, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6090 'partselect' 'trunc_ln66_177' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1204 = add i16 %p_781, i16 %p_783" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6091 'add' 'add_ln66_1204' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6092 [1/1] (0.85ns)   --->   "%add_ln66_1205 = add i16 %sext_ln65_1016, i16 %p_774" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6092 'add' 'add_ln66_1205' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1206 = add i15 %trunc_ln66_177, i15 %trunc_ln66_176" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6093 'add' 'add_ln66_1206' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6094 [1/1] (0.84ns)   --->   "%add_ln66_1207 = add i15 %p_782, i15 %trunc_ln66_178" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6094 'add' 'add_ln66_1207' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6095 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1208 = add i16 %add_ln66_1205, i16 %add_ln66_1204" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6095 'add' 'add_ln66_1208' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1209 = add i15 %add_ln66_1202, i15 %trunc_ln66_175" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6096 'add' 'add_ln66_1209' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6097 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1210 = add i15 %add_ln66_1207, i15 %add_ln66_1206" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6097 'add' 'add_ln66_1210' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6098 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1211 = add i16 %add_ln66_1208, i16 %add_ln66_1203" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6098 'add' 'add_ln66_1211' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6099 [1/1] (0.00ns)   --->   "%sext_ln66_367 = sext i15 %add_ln66_1212" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6099 'sext' 'sext_ln66_367' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1213 = add i16 %sext_ln66_367, i16 %p_776" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6100 'add' 'add_ln66_1213' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6101 [1/1] (0.00ns)   --->   "%trunc_ln66_180 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_582, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6101 'partselect' 'trunc_ln66_180' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6102 [1/1] (0.00ns)   --->   "%trunc_ln66_181 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_580, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6102 'partselect' 'trunc_ln66_181' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1214 = add i16 %p_777, i16 %p_780" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6103 'add' 'add_ln66_1214' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6104 [1/1] (0.00ns)   --->   "%sext_ln66_368 = sext i14 %p_761" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6104 'sext' 'sext_ln66_368' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6105 [1/1] (0.00ns)   --->   "%trunc_ln66_182 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_581, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6105 'partselect' 'trunc_ln66_182' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6106 [1/1] (0.85ns)   --->   "%add_ln66_1215 = add i16 %p_779, i16 %sext_ln65_1000" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6106 'add' 'add_ln66_1215' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1216 = add i15 %trunc_ln66_181, i15 %trunc_ln66_180" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6107 'add' 'add_ln66_1216' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6108 [1/1] (0.84ns)   --->   "%add_ln66_1217 = add i15 %trunc_ln66_182, i15 %sext_ln66_368" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6108 'add' 'add_ln66_1217' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6109 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1218 = add i16 %add_ln66_1215, i16 %add_ln66_1214" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6109 'add' 'add_ln66_1218' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1219 = add i15 %add_ln66_1212, i15 %trunc_ln66_179" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6110 'add' 'add_ln66_1219' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6111 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1220 = add i15 %add_ln66_1217, i15 %add_ln66_1216" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6111 'add' 'add_ln66_1220' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6112 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1221 = add i16 %add_ln66_1218, i16 %add_ln66_1213" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6112 'add' 'add_ln66_1221' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6113 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1222 = add i15 %add_ln66_1210, i15 %add_ln66_1209" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6113 'add' 'add_ln66_1222' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6114 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1223 = add i15 %add_ln66_1220, i15 %add_ln66_1219" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6114 'add' 'add_ln66_1223' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1224 = add i16 %add_ln66_1221, i16 %add_ln66_1211" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6115 'add' 'add_ln66_1224' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1234 = add i16 %add_ln66_1231, i16 %add_ln66_1227" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6116 'add' 'add_ln66_1234' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6117 [1/1] (0.84ns)   --->   "%add_ln66_1235 = add i16 %sext_ln65_1010, i16 %sext_ln65_1009" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6117 'add' 'add_ln66_1235' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6118 [1/1] (0.84ns)   --->   "%add_ln66_1236 = add i15 %p_771, i15 %p_770" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6118 'add' 'add_ln66_1236' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1237 = add i16 %add_ln66_1235, i16 %p_768" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6119 'add' 'add_ln66_1237' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1238 = add i16 %sext_ln65_1013, i16 %sext_ln65_1011" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6120 'add' 'add_ln66_1238' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6121 [1/1] (0.00ns)   --->   "%trunc_ln66_185 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_589, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6121 'partselect' 'trunc_ln66_185' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6122 [1/1] (0.85ns)   --->   "%add_ln66_1239 = add i16 %p_787, i16 1701" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6122 'add' 'add_ln66_1239' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1240 = add i15 %p_773, i15 %p_772" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6123 'add' 'add_ln66_1240' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6124 [1/1] (0.84ns)   --->   "%add_ln66_1241 = add i15 %trunc_ln66_185, i15 1701" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6124 'add' 'add_ln66_1241' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6125 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1242 = add i16 %add_ln66_1239, i16 %add_ln66_1238" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6125 'add' 'add_ln66_1242' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1243 = add i15 %add_ln66_1236, i15 %trunc_ln66_184" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6126 'add' 'add_ln66_1243' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6127 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1244 = add i15 %add_ln66_1241, i15 %add_ln66_1240" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6127 'add' 'add_ln66_1244' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6128 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1245 = add i16 %add_ln66_1242, i16 %add_ln66_1237" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6128 'add' 'add_ln66_1245' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1246 = add i15 %add_ln66_1233, i15 %add_ln66_1232" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6129 'add' 'add_ln66_1246' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6130 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1247 = add i15 %add_ln66_1244, i15 %add_ln66_1243" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6130 'add' 'add_ln66_1247' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6131 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1248 = add i16 %add_ln66_1245, i16 %add_ln66_1234" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6131 'add' 'add_ln66_1248' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1249 = add i15 %add_ln66_1223, i15 %add_ln66_1222" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6132 'add' 'add_ln66_1249' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6133 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1250 = add i15 %add_ln66_1247, i15 %add_ln66_1246" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6133 'add' 'add_ln66_1250' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6134 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_58 = add i16 %add_ln66_1248, i16 %add_ln66_1224" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6134 'add' 'sum_58' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6135 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_23 = add i15 %add_ln66_1250, i15 %add_ln66_1249" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6135 'add' 'add_ln57_23' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6136 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_58, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6136 'bitselect' 'tmp_176' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6137 [1/1] (0.85ns)   --->   "%icmp_ln78_23 = icmp_sgt  i16 %sum_58, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 6137 'icmp' 'icmp_ln78_23' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6138 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_58, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6138 'bitselect' 'tmp_177' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6139 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%select_ln76_58 = select i1 %tmp_177, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6139 'select' 'select_ln76_58' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 6140 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%or_ln76_23 = or i1 %tmp_176, i1 %icmp_ln78_23" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6140 'or' 'or_ln76_23' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6141 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_59 = select i1 %or_ln76_23, i15 %select_ln76_58, i15 %add_ln57_23" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6141 'select' 'sum_59' <Predicate = (!icmp_ln50)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 6142 [1/1] (2.38ns)   --->   "%mul_ln65_590 = mul i28 %sext_ln65, i28 268432948" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6142 'mul' 'mul_ln65_590' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6143 [1/1] (0.00ns)   --->   "%p_788 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_590, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6143 'partselect' 'p_788' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6144 [1/1] (2.38ns)   --->   "%mul_ln65_591 = mul i25 %sext_ln65_11, i25 33554249" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6144 'mul' 'mul_ln65_591' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6145 [1/1] (0.00ns)   --->   "%p_789 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_591, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6145 'partselect' 'p_789' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6146 [1/1] (0.00ns)   --->   "%sext_ln65_1017 = sext i13 %p_789" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6146 'sext' 'sext_ln65_1017' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6147 [1/1] (2.38ns)   --->   "%mul_ln65_592 = mul i28 %sext_ln65_23, i28 2481" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6147 'mul' 'mul_ln65_592' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6148 [1/1] (0.00ns)   --->   "%p_790 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_592, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6148 'partselect' 'p_790' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6149 [1/1] (2.38ns)   --->   "%mul_ln65_593 = mul i26 %sext_ln65_44, i26 354" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6149 'mul' 'mul_ln65_593' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6150 [1/1] (0.00ns)   --->   "%p_791 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_593, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6150 'partselect' 'p_791' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6151 [1/1] (0.00ns)   --->   "%sext_ln65_1018 = sext i14 %p_791" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6151 'sext' 'sext_ln65_1018' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6152 [1/1] (2.38ns)   --->   "%mul_ln65_594 = mul i28 %sext_ln65_51, i28 268433995" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6152 'mul' 'mul_ln65_594' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6153 [1/1] (0.00ns)   --->   "%p_792 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_594, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6153 'partselect' 'p_792' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6154 [1/1] (2.38ns)   --->   "%mul_ln65_595 = mul i27 %sext_ln65_67, i27 838" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6154 'mul' 'mul_ln65_595' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6155 [1/1] (0.00ns)   --->   "%p_793 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_595, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6155 'partselect' 'p_793' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6156 [1/1] (0.00ns)   --->   "%sext_ln65_1019 = sext i15 %p_793" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6156 'sext' 'sext_ln65_1019' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6157 [1/1] (2.38ns)   --->   "%mul_ln65_596 = mul i28 %sext_ln65_78, i28 2967" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6157 'mul' 'mul_ln65_596' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6158 [1/1] (0.00ns)   --->   "%p_794 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_596, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6158 'partselect' 'p_794' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6159 [1/1] (2.38ns)   --->   "%mul_ln65_597 = mul i28 %sext_ln65_86, i28 268433834" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6159 'mul' 'mul_ln65_597' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6160 [1/1] (0.00ns)   --->   "%p_795 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_597, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6160 'partselect' 'p_795' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6161 [1/1] (2.38ns)   --->   "%mul_ln65_598 = mul i28 %sext_ln65_97, i28 268433929" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6161 'mul' 'mul_ln65_598' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6162 [1/1] (0.00ns)   --->   "%p_796 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_598, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6162 'partselect' 'p_796' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6163 [1/1] (2.38ns)   --->   "%mul_ln65_599 = mul i28 %sext_ln65_105, i28 2463" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6163 'mul' 'mul_ln65_599' <Predicate = (!icmp_ln50)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6164 [1/1] (0.00ns)   --->   "%p_797 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_599, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6164 'partselect' 'p_797' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6165 [1/1] (0.00ns)   --->   "%trunc_ln66_198 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_590, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6165 'partselect' 'trunc_ln66_198' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6166 [1/1] (0.83ns)   --->   "%add_ln66_1277 = add i15 %sext_ln65_1017, i15 %sext_ln65_1018" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6166 'add' 'add_ln66_1277' <Predicate = (!icmp_ln50)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6167 [1/1] (0.00ns)   --->   "%sext_ln66_373 = sext i15 %add_ln66_1277" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6167 'sext' 'sext_ln66_373' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6168 [1/1] (0.00ns)   --->   "%trunc_ln66_200 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_592, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6168 'partselect' 'trunc_ln66_200' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6169 [1/1] (0.85ns)   --->   "%add_ln66_1278 = add i16 %sext_ln66_373, i16 %p_790" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6169 'add' 'add_ln66_1278' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6170 [1/1] (0.00ns)   --->   "%trunc_ln66_201 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_594, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6170 'partselect' 'trunc_ln66_201' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1279 = add i16 %sext_ln65_1019, i16 %p_792" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6171 'add' 'add_ln66_1279' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6172 [1/1] (0.00ns)   --->   "%trunc_ln66_202 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_598, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6172 'partselect' 'trunc_ln66_202' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6173 [1/1] (0.00ns)   --->   "%trunc_ln66_203 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_596, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6173 'partselect' 'trunc_ln66_203' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6174 [1/1] (0.85ns)   --->   "%add_ln66_1280 = add i16 %p_794, i16 %p_796" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6174 'add' 'add_ln66_1280' <Predicate = (!icmp_ln50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1281 = add i15 %p_793, i15 %trunc_ln66_201" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6175 'add' 'add_ln66_1281' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6176 [1/1] (0.84ns)   --->   "%add_ln66_1282 = add i15 %trunc_ln66_203, i15 %trunc_ln66_202" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6176 'add' 'add_ln66_1282' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6177 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1283 = add i16 %add_ln66_1280, i16 %add_ln66_1279" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6177 'add' 'add_ln66_1283' <Predicate = (!icmp_ln50)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6178 [1/1] (0.84ns)   --->   "%add_ln66_1284 = add i15 %add_ln66_1277, i15 %trunc_ln66_200" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6178 'add' 'add_ln66_1284' <Predicate = (!icmp_ln50)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 6179 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1285 = add i15 %add_ln66_1282, i15 %add_ln66_1281" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6179 'add' 'add_ln66_1285' <Predicate = (!icmp_ln50)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 6180 [1/1] (0.00ns)   --->   "%trunc_ln66_204 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_599, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6180 'partselect' 'trunc_ln66_204' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6181 [1/1] (0.00ns)   --->   "%trunc_ln66_206 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_597, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6181 'partselect' 'trunc_ln66_206' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 6182 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_2, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6182 'write' 'write_ln81' <Predicate = (!icmp_ln50)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 10.9>
ST_33 : Operation 6183 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i15 %sum_7" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6183 'zext' 'zext_ln57_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6184 [1/1] (2.38ns)   --->   "%mul_ln65_600 = mul i28 %sext_ln65_114, i28 268433743" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6184 'mul' 'mul_ln65_600' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6185 [1/1] (0.00ns)   --->   "%p_798 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_600, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6185 'partselect' 'p_798' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6186 [1/1] (0.00ns)   --->   "%sext_ln65_1020 = sext i9 %p_799" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6186 'sext' 'sext_ln65_1020' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6187 [1/1] (2.38ns)   --->   "%mul_ln65_601 = mul i28 %sext_ln65_137, i28 6948" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6187 'mul' 'mul_ln65_601' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6188 [1/1] (0.00ns)   --->   "%p_800 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_601, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6188 'partselect' 'p_800' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6189 [1/1] (2.38ns)   --->   "%mul_ln65_602 = mul i28 %sext_ln65_148, i28 268432239" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6189 'mul' 'mul_ln65_602' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6190 [1/1] (0.00ns)   --->   "%p_801 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_602, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6190 'partselect' 'p_801' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6191 [1/1] (2.38ns)   --->   "%mul_ln65_603 = mul i28 %sext_ln65_152, i28 268433493" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6191 'mul' 'mul_ln65_603' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6192 [1/1] (0.00ns)   --->   "%p_802 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_603, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6192 'partselect' 'p_802' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6193 [1/1] (2.38ns)   --->   "%mul_ln65_604 = mul i28 %sext_ln65_160, i28 7306" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6193 'mul' 'mul_ln65_604' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6194 [1/1] (0.00ns)   --->   "%p_803 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_604, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6194 'partselect' 'p_803' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6195 [1/1] (2.38ns)   --->   "%mul_ln65_605 = mul i28 %sext_ln65_174, i28 268431628" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6195 'mul' 'mul_ln65_605' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6196 [1/1] (0.00ns)   --->   "%p_804 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_605, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6196 'partselect' 'p_804' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6197 [1/1] (2.38ns)   --->   "%mul_ln65_606 = mul i28 %sext_ln65_186, i28 268432853" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6197 'mul' 'mul_ln65_606' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6198 [1/1] (0.00ns)   --->   "%p_805 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_606, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6198 'partselect' 'p_805' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6199 [1/1] (2.38ns)   --->   "%mul_ln65_607 = mul i28 %sext_ln65_201, i28 3791" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6199 'mul' 'mul_ln65_607' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6200 [1/1] (0.00ns)   --->   "%p_806 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_607, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6200 'partselect' 'p_806' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6201 [1/1] (2.38ns)   --->   "%mul_ln65_608 = mul i28 %sext_ln65_204, i28 268433449" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6201 'mul' 'mul_ln65_608' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6202 [1/1] (0.00ns)   --->   "%p_807 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_608, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6202 'partselect' 'p_807' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6203 [1/1] (2.38ns)   --->   "%mul_ln65_609 = mul i28 %sext_ln65_216, i28 268433011" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6203 'mul' 'mul_ln65_609' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6204 [1/1] (0.00ns)   --->   "%p_808 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_609, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6204 'partselect' 'p_808' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6205 [1/1] (2.38ns)   --->   "%mul_ln65_610 = mul i28 %sext_ln65_227, i28 4937" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6205 'mul' 'mul_ln65_610' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6206 [1/1] (0.00ns)   --->   "%p_809 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_610, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6206 'partselect' 'p_809' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6207 [1/1] (2.38ns)   --->   "%mul_ln65_611 = mul i28 %sext_ln65_238, i28 268432098" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6207 'mul' 'mul_ln65_611' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6208 [1/1] (0.00ns)   --->   "%p_810 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_611, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6208 'partselect' 'p_810' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6209 [1/1] (2.38ns)   --->   "%mul_ln65_612 = mul i28 %sext_ln65_249, i28 268433385" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6209 'mul' 'mul_ln65_612' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6210 [1/1] (0.00ns)   --->   "%p_811 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_612, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6210 'partselect' 'p_811' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6211 [1/1] (2.38ns)   --->   "%mul_ln65_613 = mul i28 %sext_ln65_252, i28 1674" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6211 'mul' 'mul_ln65_613' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6212 [1/1] (0.00ns)   --->   "%p_812 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_613, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6212 'partselect' 'p_812' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6213 [1/1] (2.38ns)   --->   "%mul_ln65_614 = mul i28 %sext_ln65_268, i28 268432110" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6213 'mul' 'mul_ln65_614' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6214 [1/1] (0.00ns)   --->   "%p_813 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_614, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6214 'partselect' 'p_813' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6215 [1/1] (2.38ns)   --->   "%mul_ln65_615 = mul i28 %sext_ln65_276, i28 1133" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6215 'mul' 'mul_ln65_615' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6216 [1/1] (0.00ns)   --->   "%p_814 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln65_615, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6216 'partselect' 'p_814' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6217 [1/1] (0.00ns)   --->   "%trunc_ln66_186 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_612, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6217 'partselect' 'trunc_ln66_186' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6218 [1/1] (0.00ns)   --->   "%trunc_ln66_187 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_613, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6218 'partselect' 'trunc_ln66_187' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6219 [1/1] (0.85ns)   --->   "%add_ln66_1252 = add i16 %p_812, i16 %p_811" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6219 'add' 'add_ln66_1252' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6220 [1/1] (0.00ns)   --->   "%trunc_ln66_188 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_614, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6220 'partselect' 'trunc_ln66_188' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6221 [1/1] (0.84ns)   --->   "%add_ln66_1253 = add i15 %trunc_ln66_187, i15 %trunc_ln66_186" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6221 'add' 'add_ln66_1253' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1254 = add i16 %add_ln66_1252, i16 %p_813" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6222 'add' 'add_ln66_1254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6223 [1/1] (0.00ns)   --->   "%trunc_ln66_189 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_611, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6223 'partselect' 'trunc_ln66_189' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6224 [1/1] (0.00ns)   --->   "%trunc_ln66_190 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_609, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6224 'partselect' 'trunc_ln66_190' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1255 = add i16 %p_808, i16 %p_810" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6225 'add' 'add_ln66_1255' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6226 [1/1] (0.00ns)   --->   "%trunc_ln66_191 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_602, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6226 'partselect' 'trunc_ln66_191' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6227 [1/1] (0.00ns)   --->   "%trunc_ln66_192 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_610, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6227 'partselect' 'trunc_ln66_192' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6228 [1/1] (0.85ns)   --->   "%add_ln66_1256 = add i16 %p_809, i16 %p_801" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6228 'add' 'add_ln66_1256' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1257 = add i15 %trunc_ln66_190, i15 %trunc_ln66_189" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6229 'add' 'add_ln66_1257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6230 [1/1] (0.84ns)   --->   "%add_ln66_1258 = add i15 %trunc_ln66_192, i15 %trunc_ln66_191" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6230 'add' 'add_ln66_1258' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6231 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1259 = add i16 %add_ln66_1256, i16 %add_ln66_1255" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6231 'add' 'add_ln66_1259' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1260 = add i15 %add_ln66_1253, i15 %trunc_ln66_188" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6232 'add' 'add_ln66_1260' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6233 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1261 = add i15 %add_ln66_1258, i15 %add_ln66_1257" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6233 'add' 'add_ln66_1261' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6234 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1262 = add i16 %add_ln66_1259, i16 %add_ln66_1254" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6234 'add' 'add_ln66_1262' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6235 [1/1] (0.00ns)   --->   "%trunc_ln66_193 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_606, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6235 'partselect' 'trunc_ln66_193' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6236 [1/1] (0.00ns)   --->   "%trunc_ln66_194 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_603, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6236 'partselect' 'trunc_ln66_194' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6237 [1/1] (0.85ns)   --->   "%add_ln66_1263 = add i16 %p_802, i16 %p_805" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6237 'add' 'add_ln66_1263' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6238 [1/1] (0.00ns)   --->   "%trunc_ln66_195 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_604, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6238 'partselect' 'trunc_ln66_195' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6239 [1/1] (0.84ns)   --->   "%add_ln66_1264 = add i15 %trunc_ln66_194, i15 %trunc_ln66_193" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6239 'add' 'add_ln66_1264' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1265 = add i16 %add_ln66_1263, i16 %p_803" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6240 'add' 'add_ln66_1265' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6241 [1/1] (0.00ns)   --->   "%trunc_ln66_196 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_608, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6241 'partselect' 'trunc_ln66_196' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6242 [1/1] (0.00ns)   --->   "%trunc_ln66_197 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_605, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6242 'partselect' 'trunc_ln66_197' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1266 = add i16 %p_804, i16 %p_807" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6243 'add' 'add_ln66_1266' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6244 [1/1] (0.00ns)   --->   "%trunc_ln66_199 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_607, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6244 'partselect' 'trunc_ln66_199' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6245 [1/1] (0.85ns)   --->   "%add_ln66_1267 = add i16 %p_806, i16 %p_788" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6245 'add' 'add_ln66_1267' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1268 = add i15 %trunc_ln66_197, i15 %trunc_ln66_196" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6246 'add' 'add_ln66_1268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6247 [1/1] (0.84ns)   --->   "%add_ln66_1269 = add i15 %trunc_ln66_199, i15 %trunc_ln66_198" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6247 'add' 'add_ln66_1269' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6248 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1270 = add i16 %add_ln66_1267, i16 %add_ln66_1266" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6248 'add' 'add_ln66_1270' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1271 = add i15 %add_ln66_1264, i15 %trunc_ln66_195" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6249 'add' 'add_ln66_1271' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6250 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1272 = add i15 %add_ln66_1269, i15 %add_ln66_1268" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6250 'add' 'add_ln66_1272' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6251 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1273 = add i16 %add_ln66_1270, i16 %add_ln66_1265" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6251 'add' 'add_ln66_1273' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6252 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1274 = add i15 %add_ln66_1261, i15 %add_ln66_1260" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6252 'add' 'add_ln66_1274' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6253 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1275 = add i15 %add_ln66_1272, i15 %add_ln66_1271" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6253 'add' 'add_ln66_1275' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1276 = add i16 %add_ln66_1273, i16 %add_ln66_1262" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6254 'add' 'add_ln66_1276' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1286 = add i16 %add_ln66_1283, i16 %add_ln66_1278" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6255 'add' 'add_ln66_1286' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6256 [1/1] (0.00ns)   --->   "%trunc_ln66_205 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_600, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6256 'partselect' 'trunc_ln66_205' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6257 [1/1] (0.85ns)   --->   "%add_ln66_1287 = add i16 %p_798, i16 %p_797" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6257 'add' 'add_ln66_1287' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6258 [1/1] (0.84ns)   --->   "%add_ln66_1288 = add i15 %trunc_ln66_205, i15 %trunc_ln66_204" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6258 'add' 'add_ln66_1288' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1289 = add i16 %add_ln66_1287, i16 %p_795" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6259 'add' 'add_ln66_1289' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6260 [1/1] (0.00ns)   --->   "%sext_ln66_374 = sext i9 %p_799" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6260 'sext' 'sext_ln66_374' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6261 [1/1] (0.00ns)   --->   "%trunc_ln66_207 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_601, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6261 'partselect' 'trunc_ln66_207' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1290 = add i16 %p_800, i16 %sext_ln65_1020" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6262 'add' 'add_ln66_1290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6263 [1/1] (0.00ns)   --->   "%trunc_ln66_208 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln65_615, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6263 'partselect' 'trunc_ln66_208' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6264 [1/1] (0.85ns)   --->   "%add_ln66_1291 = add i16 %p_814, i16 2328" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6264 'add' 'add_ln66_1291' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1292 = add i15 %trunc_ln66_207, i15 %sext_ln66_374" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6265 'add' 'add_ln66_1292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6266 [1/1] (0.84ns)   --->   "%add_ln66_1293 = add i15 %trunc_ln66_208, i15 2328" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6266 'add' 'add_ln66_1293' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6267 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1294 = add i16 %add_ln66_1291, i16 %add_ln66_1290" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6267 'add' 'add_ln66_1294' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1295 = add i15 %add_ln66_1288, i15 %trunc_ln66_206" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6268 'add' 'add_ln66_1295' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6269 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1296 = add i15 %add_ln66_1293, i15 %add_ln66_1292" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6269 'add' 'add_ln66_1296' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6270 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1297 = add i16 %add_ln66_1294, i16 %add_ln66_1289" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6270 'add' 'add_ln66_1297' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1298 = add i15 %add_ln66_1285, i15 %add_ln66_1284" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6271 'add' 'add_ln66_1298' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6272 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1299 = add i15 %add_ln66_1296, i15 %add_ln66_1295" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6272 'add' 'add_ln66_1299' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6273 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1300 = add i16 %add_ln66_1297, i16 %add_ln66_1286" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6273 'add' 'add_ln66_1300' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1301 = add i15 %add_ln66_1275, i15 %add_ln66_1274" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6274 'add' 'add_ln66_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6275 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1302 = add i15 %add_ln66_1299, i15 %add_ln66_1298" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6275 'add' 'add_ln66_1302' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6276 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_60 = add i16 %add_ln66_1300, i16 %add_ln66_1276" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6276 'add' 'sum_60' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6277 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_24 = add i15 %add_ln66_1302, i15 %add_ln66_1301" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6277 'add' 'add_ln57_24' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6278 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_60, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6278 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6279 [1/1] (0.85ns)   --->   "%icmp_ln78_24 = icmp_sgt  i16 %sum_60, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 6279 'icmp' 'icmp_ln78_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6280 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_60, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6280 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6281 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%select_ln76_60 = select i1 %tmp_179, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6281 'select' 'select_ln76_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 6282 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%or_ln76_24 = or i1 %tmp_178, i1 %icmp_ln78_24" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6282 'or' 'or_ln76_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6283 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_61 = select i1 %or_ln76_24, i15 %select_ln76_60, i15 %add_ln57_24" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6283 'select' 'sum_61' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 6284 [1/1] (2.38ns)   --->   "%mul_ln65_616 = mul i23 %sext_ln65_3, i23 8388564" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6284 'mul' 'mul_ln65_616' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6285 [1/1] (0.00ns)   --->   "%p_815 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_616, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6285 'partselect' 'p_815' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6286 [1/1] (0.00ns)   --->   "%sext_ln65_1021 = sext i11 %p_815" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6286 'sext' 'sext_ln65_1021' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6287 [1/1] (0.00ns)   --->   "%sext_ln65_1043 = sext i12 %p_833" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6287 'sext' 'sext_ln65_1043' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 6288 [1/1] (0.80ns)   --->   "%add_ln66_1316 = add i13 %sext_ln65_1043, i13 %sext_ln65_1021" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6288 'add' 'add_ln66_1316' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6289 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_3, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6289 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 10.9>
ST_34 : Operation 6290 [1/1] (0.00ns)   --->   "%sext_ln65_64 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6290 'sext' 'sext_ln65_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6291 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i15 %sum_9" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6291 'zext' 'zext_ln57_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6292 [1/1] (2.38ns)   --->   "%mul_ln65_617 = mul i23 %sext_ln65_12, i23 39" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6292 'mul' 'mul_ln65_617' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6293 [1/1] (0.00ns)   --->   "%p_816 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln65_617, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6293 'partselect' 'p_816' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6294 [1/1] (0.00ns)   --->   "%sext_ln65_1022 = sext i11 %p_816" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6294 'sext' 'sext_ln65_1022' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6295 [1/1] (2.38ns)   --->   "%mul_ln65_618 = mul i25 %sext_ln65_28, i25 33554286" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6295 'mul' 'mul_ln65_618' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6296 [1/1] (0.00ns)   --->   "%p_817 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_618, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6296 'partselect' 'p_817' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6297 [1/1] (0.00ns)   --->   "%sext_ln65_1024 = sext i13 %p_817" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6297 'sext' 'sext_ln65_1024' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6298 [1/1] (0.00ns)   --->   "%sext_ln65_1025 = sext i10 %p_818" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6298 'sext' 'sext_ln65_1025' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6299 [1/1] (0.00ns)   --->   "%sext_ln65_1026 = sext i10 %p_819" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6299 'sext' 'sext_ln65_1026' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6300 [1/1] (2.38ns)   --->   "%mul_ln65_619 = mul i25 %sext_ln65_64, i25 33554183" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6300 'mul' 'mul_ln65_619' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6301 [1/1] (0.00ns)   --->   "%p_820 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_619, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6301 'partselect' 'p_820' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6302 [1/1] (0.00ns)   --->   "%sext_ln65_1027 = sext i13 %p_820" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6302 'sext' 'sext_ln65_1027' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6303 [1/1] (2.38ns)   --->   "%mul_ln65_620 = mul i24 %sext_ln65_76, i24 16777115" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6303 'mul' 'mul_ln65_620' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6304 [1/1] (0.00ns)   --->   "%p_821 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_620, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6304 'partselect' 'p_821' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6305 [1/1] (0.00ns)   --->   "%sext_ln65_1028 = sext i12 %p_821" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6305 'sext' 'sext_ln65_1028' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6306 [1/1] (2.38ns)   --->   "%mul_ln65_621 = mul i24 %sext_ln65_92, i24 16777135" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6306 'mul' 'mul_ln65_621' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6307 [1/1] (0.00ns)   --->   "%p_822 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_621, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6307 'partselect' 'p_822' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6308 [1/1] (0.00ns)   --->   "%sext_ln65_1029 = sext i12 %p_822" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6308 'sext' 'sext_ln65_1029' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6309 [1/1] (2.38ns)   --->   "%mul_ln65_622 = mul i27 %sext_ln65_98, i27 134217213" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6309 'mul' 'mul_ln65_622' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6310 [1/1] (0.00ns)   --->   "%p_823 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_622, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6310 'partselect' 'p_823' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6311 [1/1] (0.00ns)   --->   "%sext_ln65_1030 = sext i15 %p_823" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6311 'sext' 'sext_ln65_1030' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6312 [1/1] (2.38ns)   --->   "%mul_ln65_623 = mul i26 %sext_ln65_110, i26 67108516" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6312 'mul' 'mul_ln65_623' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6313 [1/1] (0.00ns)   --->   "%p_824 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_623, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6313 'partselect' 'p_824' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6314 [1/1] (0.00ns)   --->   "%sext_ln65_1032 = sext i14 %p_824" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6314 'sext' 'sext_ln65_1032' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6315 [1/1] (2.38ns)   --->   "%mul_ln65_624 = mul i24 %sext_ln65_116, i24 16777126" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6315 'mul' 'mul_ln65_624' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6316 [1/1] (0.00ns)   --->   "%p_825 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_624, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6316 'partselect' 'p_825' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6317 [1/1] (0.00ns)   --->   "%sext_ln65_1033 = sext i12 %p_825" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6317 'sext' 'sext_ln65_1033' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6318 [1/1] (2.38ns)   --->   "%mul_ln65_625 = mul i25 %sext_ln65_145, i25 187" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6318 'mul' 'mul_ln65_625' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6319 [1/1] (0.00ns)   --->   "%p_828 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_625, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6319 'partselect' 'p_828' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6320 [1/1] (0.00ns)   --->   "%sext_ln65_1036 = sext i13 %p_828" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6320 'sext' 'sext_ln65_1036' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6321 [1/1] (2.38ns)   --->   "%mul_ln65_626 = mul i24 %sext_ln65_158, i24 90" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6321 'mul' 'mul_ln65_626' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6322 [1/1] (0.00ns)   --->   "%p_829 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln65_626, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6322 'partselect' 'p_829' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6323 [1/1] (0.00ns)   --->   "%sext_ln65_1037 = sext i12 %p_829" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6323 'sext' 'sext_ln65_1037' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6324 [1/1] (2.38ns)   --->   "%mul_ln65_627 = mul i27 %sext_ln65_165, i27 525" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6324 'mul' 'mul_ln65_627' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6325 [1/1] (0.00ns)   --->   "%p_830 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_627, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6325 'partselect' 'p_830' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6326 [1/1] (0.00ns)   --->   "%sext_ln65_1038 = sext i15 %p_830" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6326 'sext' 'sext_ln65_1038' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6327 [1/1] (2.38ns)   --->   "%mul_ln65_628 = mul i27 %sext_ln65_180, i27 737" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6327 'mul' 'mul_ln65_628' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6328 [1/1] (0.00ns)   --->   "%p_831 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_628, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6328 'partselect' 'p_831' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6329 [1/1] (0.00ns)   --->   "%sext_ln65_1040 = sext i15 %p_831" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6329 'sext' 'sext_ln65_1040' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6330 [1/1] (0.00ns)   --->   "%sext_ln65_1042 = sext i13 %p_832" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6330 'sext' 'sext_ln65_1042' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6331 [1/1] (2.38ns)   --->   "%mul_ln65_629 = mul i25 %sext_ln65_205, i25 156" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6331 'mul' 'mul_ln65_629' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6332 [1/1] (0.00ns)   --->   "%p_834 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_629, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6332 'partselect' 'p_834' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6333 [1/1] (0.00ns)   --->   "%sext_ln65_1044 = sext i13 %p_834" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6333 'sext' 'sext_ln65_1044' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6334 [1/1] (2.38ns)   --->   "%mul_ln65_630 = mul i21 %sext_ln65_217, i21 2097139" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6334 'mul' 'mul_ln65_630' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6335 [1/1] (0.00ns)   --->   "%p_835 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln65_630, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6335 'partselect' 'p_835' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6336 [1/1] (0.00ns)   --->   "%sext_ln65_1045 = sext i9 %p_835" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6336 'sext' 'sext_ln65_1045' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6337 [1/1] (2.38ns)   --->   "%mul_ln65_631 = mul i25 %sext_ln65_232, i25 137" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6337 'mul' 'mul_ln65_631' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6338 [1/1] (0.00ns)   --->   "%p_836 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_631, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6338 'partselect' 'p_836' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6339 [1/1] (0.00ns)   --->   "%sext_ln65_1046 = sext i13 %p_836" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6339 'sext' 'sext_ln65_1046' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6340 [1/1] (2.38ns)   --->   "%mul_ln65_632 = mul i26 %sext_ln65_240, i26 328" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6340 'mul' 'mul_ln65_632' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6341 [1/1] (0.00ns)   --->   "%p_837 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_632, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6341 'partselect' 'p_837' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6342 [1/1] (0.00ns)   --->   "%sext_ln65_1047 = sext i14 %p_837" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6342 'sext' 'sext_ln65_1047' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6343 [1/1] (2.38ns)   --->   "%mul_ln65_633 = mul i25 %sext_ln65_247, i25 194" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6343 'mul' 'mul_ln65_633' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6344 [1/1] (0.00ns)   --->   "%p_838 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln65_633, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6344 'partselect' 'p_838' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6345 [1/1] (0.00ns)   --->   "%sext_ln65_1048 = sext i13 %p_838" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6345 'sext' 'sext_ln65_1048' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6346 [1/1] (2.38ns)   --->   "%mul_ln65_634 = mul i27 %sext_ln65_255, i27 771" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6346 'mul' 'mul_ln65_634' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6347 [1/1] (0.00ns)   --->   "%p_839 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_634, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6347 'partselect' 'p_839' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6348 [1/1] (0.00ns)   --->   "%sext_ln65_1049 = sext i15 %p_839" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6348 'sext' 'sext_ln65_1049' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6349 [1/1] (2.38ns)   --->   "%mul_ln65_635 = mul i27 %sext_ln65_269, i27 996" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6349 'mul' 'mul_ln65_635' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6350 [1/1] (0.00ns)   --->   "%p_840 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln65_635, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6350 'partselect' 'p_840' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6351 [1/1] (0.00ns)   --->   "%sext_ln65_1050 = sext i15 %p_840" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6351 'sext' 'sext_ln65_1050' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6352 [1/1] (2.38ns)   --->   "%mul_ln65_636 = mul i26 %sext_ln65_273, i26 421" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6352 'mul' 'mul_ln65_636' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6353 [1/1] (0.00ns)   --->   "%p_841 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln65_636, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6353 'partselect' 'p_841' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6354 [1/1] (0.00ns)   --->   "%sext_ln65_1051 = sext i14 %p_841" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 6354 'sext' 'sext_ln65_1051' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6355 [1/1] (0.00ns)   --->   "%sext_ln66_375 = sext i13 %p_838" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6355 'sext' 'sext_ln66_375' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6356 [1/1] (0.84ns)   --->   "%add_ln66_1304 = add i16 %sext_ln65_1049, i16 %sext_ln65_1048" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6356 'add' 'add_ln66_1304' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6357 [1/1] (0.84ns)   --->   "%add_ln66_1305 = add i15 %p_839, i15 %sext_ln66_375" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6357 'add' 'add_ln66_1305' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1306 = add i16 %add_ln66_1304, i16 %sext_ln65_1050" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6358 'add' 'add_ln66_1306' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6359 [1/1] (0.83ns)   --->   "%add_ln66_1307 = add i15 %sext_ln65_1045, i15 %sext_ln65_1047" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6359 'add' 'add_ln66_1307' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6360 [1/1] (0.00ns)   --->   "%sext_ln66_376 = sext i15 %add_ln66_1307" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6360 'sext' 'sext_ln66_376' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6361 [1/1] (0.82ns)   --->   "%add_ln66_1308 = add i14 %sext_ln65_1046, i14 %sext_ln65_1036" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6361 'add' 'add_ln66_1308' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6362 [1/1] (0.00ns)   --->   "%sext_ln66_377 = sext i14 %add_ln66_1308" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6362 'sext' 'sext_ln66_377' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6363 [1/1] (0.00ns)   --->   "%sext_ln66_378 = sext i14 %add_ln66_1308" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6363 'sext' 'sext_ln66_378' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6364 [1/1] (0.84ns)   --->   "%add_ln66_1309 = add i16 %sext_ln66_377, i16 %sext_ln66_376" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6364 'add' 'add_ln66_1309' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1310 = add i15 %add_ln66_1305, i15 %p_840" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6365 'add' 'add_ln66_1310' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6366 [1/1] (0.84ns)   --->   "%add_ln66_1311 = add i15 %sext_ln66_378, i15 %add_ln66_1307" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6366 'add' 'add_ln66_1311' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6367 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1312 = add i16 %add_ln66_1309, i16 %add_ln66_1306" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6367 'add' 'add_ln66_1312' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6368 [1/1] (0.82ns)   --->   "%add_ln66_1313 = add i14 %sext_ln65_1037, i14 %sext_ln65_1042" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6368 'add' 'add_ln66_1313' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6369 [1/1] (0.00ns)   --->   "%sext_ln66_379 = sext i14 %add_ln66_1313" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6369 'sext' 'sext_ln66_379' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6370 [1/1] (0.00ns)   --->   "%sext_ln66_380 = sext i14 %add_ln66_1313" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6370 'sext' 'sext_ln66_380' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1314 = add i16 %sext_ln66_379, i16 %sext_ln65_1038" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6371 'add' 'add_ln66_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6372 [1/1] (0.00ns)   --->   "%sext_ln66_381 = sext i13 %p_834" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6372 'sext' 'sext_ln66_381' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1315 = add i16 %sext_ln65_1040, i16 %sext_ln65_1044" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6373 'add' 'add_ln66_1315' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6374 [1/1] (0.00ns)   --->   "%sext_ln66_382 = sext i13 %add_ln66_1316" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6374 'sext' 'sext_ln66_382' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1317 = add i15 %p_831, i15 %sext_ln66_381" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6375 'add' 'add_ln66_1317' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6376 [1/1] (0.00ns)   --->   "%sext_ln66_383 = sext i13 %add_ln66_1316" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6376 'sext' 'sext_ln66_383' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6377 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1318 = add i16 %sext_ln66_382, i16 %add_ln66_1315" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6377 'add' 'add_ln66_1318' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1319 = add i15 %sext_ln66_380, i15 %p_830" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6378 'add' 'add_ln66_1319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6379 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1320 = add i15 %sext_ln66_383, i15 %add_ln66_1317" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6379 'add' 'add_ln66_1320' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6380 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1321 = add i16 %add_ln66_1318, i16 %add_ln66_1314" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6380 'add' 'add_ln66_1321' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6381 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1322 = add i15 %add_ln66_1311, i15 %add_ln66_1310" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6381 'add' 'add_ln66_1322' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6382 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1323 = add i15 %add_ln66_1320, i15 %add_ln66_1319" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6382 'add' 'add_ln66_1323' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1324 = add i16 %add_ln66_1321, i16 %add_ln66_1312" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6383 'add' 'add_ln66_1324' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6384 [1/1] (0.79ns)   --->   "%add_ln66_1325 = add i12 %sext_ln65_1022, i12 %sext_ln65_1025" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6384 'add' 'add_ln66_1325' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6385 [1/1] (0.00ns)   --->   "%sext_ln66_384 = sext i12 %add_ln66_1325" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6385 'sext' 'sext_ln66_384' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6386 [1/1] (0.82ns)   --->   "%add_ln66_1326 = add i14 %sext_ln66_384, i14 %sext_ln65_1024" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6386 'add' 'add_ln66_1326' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6387 [1/1] (0.00ns)   --->   "%sext_ln66_385 = sext i14 %add_ln66_1326" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6387 'sext' 'sext_ln66_385' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6388 [1/1] (0.82ns)   --->   "%add_ln66_1327 = add i14 %sext_ln65_1027, i14 %sext_ln65_1026" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6388 'add' 'add_ln66_1327' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6389 [1/1] (0.00ns)   --->   "%sext_ln66_386 = sext i14 %add_ln66_1327" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6389 'sext' 'sext_ln66_386' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6390 [1/1] (0.00ns)   --->   "%sext_ln66_387 = sext i12 %p_821" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6390 'sext' 'sext_ln66_387' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1328 = add i16 %sext_ln65_1028, i16 %sext_ln65_1030" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6391 'add' 'add_ln66_1328' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6392 [1/1] (0.00ns)   --->   "%sext_ln66_388 = sext i14 %add_ln66_1327" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6392 'sext' 'sext_ln66_388' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1329 = add i15 %sext_ln66_387, i15 %p_823" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6393 'add' 'add_ln66_1329' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6394 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1330 = add i16 %add_ln66_1328, i16 %sext_ln66_386" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6394 'add' 'add_ln66_1330' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6395 [1/1] (0.00ns)   --->   "%sext_ln66_389 = sext i14 %add_ln66_1326" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6395 'sext' 'sext_ln66_389' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6396 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1331 = add i15 %add_ln66_1329, i15 %sext_ln66_388" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6396 'add' 'add_ln66_1331' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1332 = add i16 %add_ln66_1330, i16 %sext_ln66_385" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6397 'add' 'add_ln66_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1333 = add i15 %sext_ln65_1033, i15 %sext_ln65_1032" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6398 'add' 'add_ln66_1333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6399 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1334 = add i15 %add_ln66_1333, i15 %sext_ln65_1029" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6399 'add' 'add_ln66_1334' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6400 [1/1] (0.00ns)   --->   "%sext_ln66_390 = sext i15 %add_ln66_1334" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6400 'sext' 'sext_ln66_390' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6401 [1/1] (0.00ns)   --->   "%sext_ln66_391 = sext i14 %add_ln66_1335" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6401 'sext' 'sext_ln66_391' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1336 = add i15 %sext_ln65_1051, i15 32688" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6402 'add' 'add_ln66_1336' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6403 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1337 = add i15 %add_ln66_1336, i15 %sext_ln66_391" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6403 'add' 'add_ln66_1337' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6404 [1/1] (0.00ns)   --->   "%sext_ln66_392 = sext i15 %add_ln66_1337" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6404 'sext' 'sext_ln66_392' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6405 [1/1] (0.84ns)   --->   "%add_ln66_1338 = add i16 %sext_ln66_392, i16 %sext_ln66_390" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6405 'add' 'add_ln66_1338' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1339 = add i15 %add_ln66_1331, i15 %sext_ln66_389" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6406 'add' 'add_ln66_1339' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6407 [1/1] (0.84ns)   --->   "%add_ln66_1340 = add i15 %add_ln66_1337, i15 %add_ln66_1334" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6407 'add' 'add_ln66_1340' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6408 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln66_1341 = add i16 %add_ln66_1338, i16 %add_ln66_1332" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6408 'add' 'add_ln66_1341' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1342 = add i15 %add_ln66_1323, i15 %add_ln66_1322" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6409 'add' 'add_ln66_1342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6410 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln66_1343 = add i15 %add_ln66_1340, i15 %add_ln66_1339" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6410 'add' 'add_ln66_1343' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6411 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_62 = add i16 %add_ln66_1341, i16 %add_ln66_1324" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 6411 'add' 'sum_62' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6412 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_25 = add i15 %add_ln66_1343, i15 %add_ln66_1342" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6412 'add' 'add_ln57_25' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6413 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_62, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6413 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6414 [1/1] (0.85ns)   --->   "%icmp_ln78_25 = icmp_sgt  i16 %sum_62, i16 24576" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 6414 'icmp' 'icmp_ln78_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6415 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_62, i32 15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6415 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 6416 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%select_ln76_62 = select i1 %tmp_181, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6416 'select' 'select_ln76_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 6417 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%or_ln76_25 = or i1 %tmp_180, i1 %icmp_ln78_25" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6417 'or' 'or_ln76_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6418 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_63 = select i1 %or_ln76_25, i15 %select_ln76_62, i15 %add_ln57_25" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 6418 'select' 'sum_63' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 6419 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_4, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6419 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 10.9>
ST_35 : Operation 6420 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i15 %sum_11" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6420 'zext' 'zext_ln57_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6421 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_5, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6421 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 10.9>
ST_36 : Operation 6422 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i15 %sum_13" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6422 'zext' 'zext_ln57_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6423 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_6, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6423 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 10.9>
ST_37 : Operation 6424 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i15 %sum_15" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6424 'zext' 'zext_ln57_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6425 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_7, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6425 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 10.9>
ST_38 : Operation 6426 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i15 %sum_17" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6426 'zext' 'zext_ln57_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6427 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_8, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6427 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 10.9>
ST_39 : Operation 6428 [1/1] (0.00ns)   --->   "%sext_ln57_1 = sext i14 %sum_19" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6428 'sext' 'sext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6429 [1/1] (0.00ns)   --->   "%zext_ln57_9 = zext i15 %sext_ln57_1" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6429 'zext' 'zext_ln57_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6430 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_9, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6430 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 10.9>
ST_40 : Operation 6431 [1/1] (0.00ns)   --->   "%zext_ln57_10 = zext i15 %sum_21" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6431 'zext' 'zext_ln57_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6432 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_10, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6432 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 10.9>
ST_41 : Operation 6433 [1/1] (0.00ns)   --->   "%zext_ln57_11 = zext i15 %sum_23" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6433 'zext' 'zext_ln57_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6434 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_11, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6434 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 10.9>
ST_42 : Operation 6435 [1/1] (0.00ns)   --->   "%zext_ln57_12 = zext i15 %sum_25" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6435 'zext' 'zext_ln57_12' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 6436 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_12, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6436 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 10.9>
ST_43 : Operation 6437 [1/1] (0.00ns)   --->   "%zext_ln57_13 = zext i15 %sum_27" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6437 'zext' 'zext_ln57_13' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 6438 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_13, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6438 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 10.9>
ST_44 : Operation 6439 [1/1] (0.00ns)   --->   "%sext_ln57_2 = sext i14 %sum_29" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6439 'sext' 'sext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 6440 [1/1] (0.00ns)   --->   "%zext_ln57_14 = zext i15 %sext_ln57_2" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6440 'zext' 'zext_ln57_14' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 6441 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_14, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6441 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 10.9>
ST_45 : Operation 6442 [1/1] (0.00ns)   --->   "%sext_ln57_3 = sext i14 %sum_31" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6442 'sext' 'sext_ln57_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 6443 [1/1] (0.00ns)   --->   "%zext_ln57_15 = zext i15 %sext_ln57_3" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6443 'zext' 'zext_ln57_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 6444 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_15, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6444 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 10.9>
ST_46 : Operation 6445 [1/1] (0.00ns)   --->   "%sext_ln57_4 = sext i14 %sum_33" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6445 'sext' 'sext_ln57_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 6446 [1/1] (0.00ns)   --->   "%zext_ln57_16 = zext i15 %sext_ln57_4" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6446 'zext' 'zext_ln57_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 6447 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_16, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6447 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 10.9>
ST_47 : Operation 6448 [1/1] (0.00ns)   --->   "%sext_ln57_6 = sext i14 %sum_35" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6448 'sext' 'sext_ln57_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6449 [1/1] (0.00ns)   --->   "%zext_ln57_17 = zext i15 %sext_ln57_6" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6449 'zext' 'zext_ln57_17' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 6450 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_17, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6450 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 10.9>
ST_48 : Operation 6451 [1/1] (0.00ns)   --->   "%zext_ln57_18 = zext i15 %sum_37" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6451 'zext' 'zext_ln57_18' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 6452 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_18, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6452 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 10.9>
ST_49 : Operation 6453 [1/1] (0.00ns)   --->   "%zext_ln57_19 = zext i15 %sum_39" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6453 'zext' 'zext_ln57_19' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 6454 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_19, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6454 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 10.9>
ST_50 : Operation 6455 [1/1] (0.00ns)   --->   "%zext_ln57_20 = zext i15 %sum_41" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6455 'zext' 'zext_ln57_20' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 6456 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_20, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6456 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 10.9>
ST_51 : Operation 6457 [1/1] (0.00ns)   --->   "%zext_ln57_21 = zext i15 %sum_43" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6457 'zext' 'zext_ln57_21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 6458 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_21, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6458 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 10.9>
ST_52 : Operation 6459 [1/1] (0.00ns)   --->   "%zext_ln57_22 = zext i15 %sum_45" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6459 'zext' 'zext_ln57_22' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6460 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_22, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6460 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 10.9>
ST_53 : Operation 6461 [1/1] (0.00ns)   --->   "%sext_ln57_8 = sext i14 %sum_47" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6461 'sext' 'sext_ln57_8' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6462 [1/1] (0.00ns)   --->   "%zext_ln57_23 = zext i15 %sext_ln57_8" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6462 'zext' 'zext_ln57_23' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6463 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_23, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6463 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 10.9>
ST_54 : Operation 6464 [1/1] (0.00ns)   --->   "%zext_ln57_24 = zext i15 %sum_49" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6464 'zext' 'zext_ln57_24' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6465 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_24, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6465 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 10.9>
ST_55 : Operation 6466 [1/1] (0.00ns)   --->   "%zext_ln57_25 = zext i15 %sum_51" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6466 'zext' 'zext_ln57_25' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6467 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_25, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6467 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 10.9>
ST_56 : Operation 6468 [1/1] (0.00ns)   --->   "%zext_ln57_26 = zext i15 %sum_53" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6468 'zext' 'zext_ln57_26' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6469 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_26, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6469 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 10.9>
ST_57 : Operation 6470 [1/1] (0.00ns)   --->   "%zext_ln57_27 = zext i15 %sum_55" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6470 'zext' 'zext_ln57_27' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6471 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_27, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6471 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 10.9>
ST_58 : Operation 6472 [1/1] (0.00ns)   --->   "%zext_ln57_28 = zext i15 %sum_57" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6472 'zext' 'zext_ln57_28' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6473 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_28, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6473 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 10.9>
ST_59 : Operation 6474 [1/1] (0.00ns)   --->   "%zext_ln57_29 = zext i15 %sum_59" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6474 'zext' 'zext_ln57_29' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6475 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_29, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6475 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 10.9>
ST_60 : Operation 6476 [1/1] (0.00ns)   --->   "%zext_ln57_30 = zext i15 %sum_61" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6476 'zext' 'zext_ln57_30' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 6477 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_30, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6477 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 10.9>
ST_61 : Operation 6478 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_50_4_VITIS_LOOP_51_5_str"   --->   Operation 6478 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6479 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544"   --->   Operation 6479 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6480 [1/1] (0.00ns)   --->   "%specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [lane_seg_hls/lane_seg_support.cpp:52]   --->   Operation 6480 'specpipeline' 'specpipeline_ln52' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6481 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 6481 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6482 [1/1] (0.00ns)   --->   "%zext_ln57_31 = zext i15 %sum_63" [lane_seg_hls/lane_seg_support.cpp:57]   --->   Operation 6482 'zext' 'zext_ln57_31' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 6483 [1/1] (10.9ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln57_31, i2 3" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 6483 'write' 'write_ln81' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 6484 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.body52" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 6484 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 4.050ns.

 <State 1>: 6.601ns
The critical path consists of the following:
	'alloca' operation ('ow') [4]  (0.000 ns)
	'load' operation ('ow_load', lane_seg_hls/lane_seg_support.cpp:51) on local variable 'ow' [21]  (0.000 ns)
	'icmp' operation ('icmp_ln51', lane_seg_hls/lane_seg_support.cpp:51) [26]  (0.773 ns)
	'select' operation ('select_ln50_1', lane_seg_hls/lane_seg_support.cpp:50) [28]  (0.360 ns)
	'add' operation ('add_ln50_1', lane_seg_hls/lane_seg_support.cpp:50) [35]  (0.765 ns)
	'mul' operation ('mul_ln63_2', lane_seg_hls/lane_seg_support.cpp:63) [37]  (1.740 ns)
	'add' operation ('add_ln63_31', lane_seg_hls/lane_seg_support.cpp:63) [66]  (0.853 ns)
	'sub' operation ('sub_ln63_83', lane_seg_hls/lane_seg_support.cpp:63) [69]  (0.873 ns)
	'getelementptr' operation ('padded_addr_12', lane_seg_hls/lane_seg_support.cpp:63) [71]  (0.000 ns)
	'load' operation ('padded_load_18', lane_seg_hls/lane_seg_support.cpp:63) on array 'padded' [1162]  (1.237 ns)

 <State 2>: 10.847ns
The critical path consists of the following:
	'load' operation ('padded_load', lane_seg_hls/lane_seg_support.cpp:63) on array 'padded' [78]  (1.237 ns)
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [79]  (8.677 ns)

 <State 3>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [1163]  (8.677 ns)

 <State 4>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [132]  (8.677 ns)

 <State 5>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [192]  (8.677 ns)

 <State 6>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [292]  (8.677 ns)

 <State 7>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [351]  (8.677 ns)

 <State 8>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [411]  (8.677 ns)

 <State 9>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [504]  (8.677 ns)

 <State 10>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [560]  (8.677 ns)

 <State 11>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [616]  (8.677 ns)

 <State 12>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [668]  (8.677 ns)

 <State 13>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [721]  (8.677 ns)

 <State 14>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [774]  (8.677 ns)

 <State 15>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [829]  (8.677 ns)

 <State 16>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [886]  (8.677 ns)

 <State 17>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [939]  (8.677 ns)

 <State 18>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [991]  (8.677 ns)

 <State 19>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [1051]  (8.677 ns)

 <State 20>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [1109]  (8.677 ns)

 <State 21>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [1215]  (8.677 ns)

 <State 22>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [1273]  (8.677 ns)

 <State 23>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [1328]  (8.677 ns)

 <State 24>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [1380]  (8.677 ns)

 <State 25>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [1432]  (8.677 ns)

 <State 26>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [1485]  (8.677 ns)

 <State 27>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [1543]  (8.677 ns)

 <State 28>: 9.610ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.933 ns)
'fpext' operation ('pf', lane_seg_hls/lane_seg_support.cpp:63) [1596]  (8.677 ns)

 <State 29>: 10.465ns
The critical path consists of the following:
	'sub' operation ('sub_ln63_79', lane_seg_hls/lane_seg_support.cpp:63) [1608]  (0.809 ns)
	'add' operation ('add_ln63_26', lane_seg_hls/lane_seg_support.cpp:63) [1610]  (0.809 ns)
	'select' operation ('select_ln63_105', lane_seg_hls/lane_seg_support.cpp:63) [1612]  (0.375 ns)
	'ashr' operation ('ashr_ln63_26', lane_seg_hls/lane_seg_support.cpp:63) [1618]  (1.506 ns)
	'select' operation ('select_ln63_106', lane_seg_hls/lane_seg_support.cpp:63) [1623]  (0.000 ns)
	'select' operation ('a', lane_seg_hls/lane_seg_support.cpp:63) [1636]  (0.357 ns)
	'mul' operation ('mul_ln65_243', lane_seg_hls/lane_seg_support.cpp:65) [3381]  (2.380 ns)
	'add' operation ('add_ln66_495', lane_seg_hls/lane_seg_support.cpp:66) [3428]  (0.820 ns)
	'add' operation ('add_ln66_496', lane_seg_hls/lane_seg_support.cpp:66) [3430]  (0.000 ns)
	'add' operation ('add_ln66_497', lane_seg_hls/lane_seg_support.cpp:66) [3431]  (0.733 ns)
	'add' operation ('add_ln66_498', lane_seg_hls/lane_seg_support.cpp:66) [3434]  (0.842 ns)
	'add' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [3437]  (0.687 ns)
	'icmp' operation ('icmp_ln78_10', lane_seg_hls/lane_seg_support.cpp:78) [3440]  (0.853 ns)
	'or' operation ('or_ln76_10', lane_seg_hls/lane_seg_support.cpp:76) [3443]  (0.000 ns)
	'select' operation ('sum', lane_seg_hls/lane_seg_support.cpp:76) [3444]  (0.294 ns)

 <State 30>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6363]  (10.950 ns)

 <State 31>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6364]  (10.950 ns)

 <State 32>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6365]  (10.950 ns)

 <State 33>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6366]  (10.950 ns)

 <State 34>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6367]  (10.950 ns)

 <State 35>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6368]  (10.950 ns)

 <State 36>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6369]  (10.950 ns)

 <State 37>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6370]  (10.950 ns)

 <State 38>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6371]  (10.950 ns)

 <State 39>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6372]  (10.950 ns)

 <State 40>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6373]  (10.950 ns)

 <State 41>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6374]  (10.950 ns)

 <State 42>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6375]  (10.950 ns)

 <State 43>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6376]  (10.950 ns)

 <State 44>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6377]  (10.950 ns)

 <State 45>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6378]  (10.950 ns)

 <State 46>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6379]  (10.950 ns)

 <State 47>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6380]  (10.950 ns)

 <State 48>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6381]  (10.950 ns)

 <State 49>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6382]  (10.950 ns)

 <State 50>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6383]  (10.950 ns)

 <State 51>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6384]  (10.950 ns)

 <State 52>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6385]  (10.950 ns)

 <State 53>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6386]  (10.950 ns)

 <State 54>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6387]  (10.950 ns)

 <State 55>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6388]  (10.950 ns)

 <State 56>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6389]  (10.950 ns)

 <State 57>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6390]  (10.950 ns)

 <State 58>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6391]  (10.950 ns)

 <State 59>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6392]  (10.950 ns)

 <State 60>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6393]  (10.950 ns)

 <State 61>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) [6394]  (10.950 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
