Record=SheetSymbol|SourceDocument=Edge_Detection.SchDoc|Designator=U_Edge_Detection_System|SchDesignator=U_Edge_Detection_System|FileName=Edge_Detection_System.OpenBus|SymbolType=Normal|RawFileName=Edge_Detection_System.OpenBus|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SubProject|ProjectPath=Embedded\Edge_Detection.PrjEmb
Record=TopLevelDocument|FileName=Edge_Detection.SchDoc
Record=NEXUS_CORE|ComponentDesignator=MCU|BaseComponentDesignator=MCU|DocumentName=Edge_Detection_System.OpenBus|LibraryReference=TSK3000A|NexusDeviceId=TSK3000A|SubProjectPath=Embedded\Edge_Detection.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=QESHFCQA|Description=OpenBus Component|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment= |Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=22|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0111 Using the TSK3000 Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0109 TSK3000 Embedded Tools Reference.pdf|ConfigurationParameters={}Version[1.0]{}Option_Processor[0]{}Option_Memory[5]{}Option_MDU[0]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|ExportedInterrupts=00000000000FFC0C,FFFFFFFF,FFFFFFFF|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf|LastRevisionNo=1.00.00|Library Name= |Library Reference=TSK3000A|Memory_Configuration=Record[AUTOIMPORT]{}AutoImport_Memory[True]{}AutoImport_Peripherals[True]{n}Record[NEXUS_CORE]{}ComponentDesignator[MCU]{}Memory_Depth[32768]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[SRAM]{}Memory_Depth[0x100000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_MCU]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[SHARED_MEM]{}Memory_Depth[0x100000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x2000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_MCU]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PHYSICAL_MEMORY]{}ComponentDesignator[MCU]{}Memory_Depth[32768]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PHYSICAL_MEMORY]{}ComponentDesignator[SRAM]{}Memory_Depth[0x100000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_MCU]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PHYSICAL_MEMORY]{}ComponentDesignator[SHARED_MEM]{}Memory_Depth[0x100000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x2000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_MCU]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[1]{n}Record[PERIPHERAL]{}ComponentDesignator[VGA]{}Memory_Depth[0x1000]{}Memory_UsageType[peripheral]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[ASP]{}Memory_Depth[0x0010]{}Memory_UsageType[asp]{}ProgramDownloadAddress[0xFF010000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[I2C]{}Memory_Depth[0x0008]{}Memory_UsageType[peripheral]{}ProgramDownloadAddress[0xFF020000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[GPIO]{}Memory_Depth[0x0002]{}Memory_UsageType[peripheral]{}ProgramDownloadAddress[0xFF030000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[JPEG]{}Memory_Depth[0x0010]{}Memory_UsageType[peripheral]{}ProgramDownloadAddress[0xFF040000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[VIDEO]{}Memory_Depth[0x0008]{}Memory_UsageType[peripheral]{}ProgramDownloadAddress[0xFF050000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[E2,E3]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= |AspComponentDesignator=ASP
Record=ASP_COMPONENT|BaseComponentDesignator=ASP|DocumentName=Edge_Detection_System.OpenBus|LibraryReference=WB_ASP|SubProjectPath= |Configuration= |Description=OpenBus Component|SubPartUniqueId1=GSGSACBS|SubPartDocPath1=Edge_Detection_System.OpenBus|Version=1.0|Option_ProcessorDesignator=MCU|Option_Offset=10|Option_ParameterSize=4|Option_GenerateHardware=True
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=MCU|DocumentName=Edge_Detection_System.OpenBus|LibraryReference=TSK3000A|SubProjectPath=Embedded\Edge_Detection.PrjEmb|Configuration= |Description=OpenBus Component|SubPartUniqueId1=QESHFCQA|SubPartDocPath1=Edge_Detection_System.OpenBus|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=*|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=22|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0111 Using the TSK3000 Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0109 TSK3000 Embedded Tools Reference.pdf|ConfigurationParameters={}Version[1.0]{}Option_Processor[0]{}Option_Memory[5]{}Option_MDU[0]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|ExportedInterrupts=00000000000FFC0C,FFFFFFFF,FFFFFFFF|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf|LastRevisionNo=1.00.00|Library Name= |Library Reference=TSK3000A|Memory_Configuration=Record[AUTOIMPORT]{}AutoImport_Memory[True]{}AutoImport_Peripherals[True]{n}Record[NEXUS_CORE]{}ComponentDesignator[MCU]{}Memory_Depth[32768]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[SRAM]{}Memory_Depth[0x100000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_MCU]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[SHARED_MEM]{}Memory_Depth[0x100000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x2000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_MCU]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PHYSICAL_MEMORY]{}ComponentDesignator[MCU]{}Memory_Depth[32768]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PHYSICAL_MEMORY]{}ComponentDesignator[SRAM]{}Memory_Depth[0x100000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_MCU]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PHYSICAL_MEMORY]{}ComponentDesignator[SHARED_MEM]{}Memory_Depth[0x100000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x2000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_MCU]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[1]{n}Record[PERIPHERAL]{}ComponentDesignator[VGA]{}Memory_Depth[0x1000]{}Memory_UsageType[peripheral]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[ASP]{}Memory_Depth[0x0010]{}Memory_UsageType[asp]{}ProgramDownloadAddress[0xFF010000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[I2C]{}Memory_Depth[0x0008]{}Memory_UsageType[peripheral]{}ProgramDownloadAddress[0xFF020000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[GPIO]{}Memory_Depth[0x0002]{}Memory_UsageType[peripheral]{}ProgramDownloadAddress[0xFF030000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[JPEG]{}Memory_Depth[0x0010]{}Memory_UsageType[peripheral]{}ProgramDownloadAddress[0xFF040000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[VIDEO]{}Memory_Depth[0x0008]{}Memory_UsageType[peripheral]{}ProgramDownloadAddress[0xFF050000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_IncludeDependencies[False]{}Memory_ByLoadAddress[False]{}Memory_Interrupts[E2,E3]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=Configuration|Name=NB2DSK01_08_DB30_06|DeviceName=XC3S1500-4FG676C
