<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: sequence event test
rc: 10 (means success: 0)
should_fail: 0
tags: 9.4.2.4
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-9
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../tests/chapter-9/9.4.2.4--event_sequence.sv.html" target="file-frame">tests/chapter-9/9.4.2.4--event_sequence.sv</a>
defines: 
time_elapsed: 1.184s
ram usage: 35672 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmppd1l8eeb/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_seq_tb --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-9 <a href="../../../tests/chapter-9/9.4.2.4--event_sequence.sv.html" target="file-frame">tests/chapter-9/9.4.2.4--event_sequence.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-9/9.4.2.4--event_sequence.sv.html#l-7" target="file-frame">tests/chapter-9/9.4.2.4--event_sequence.sv:7</a>: No timescale set for &#34;seq_tb&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-9/9.4.2.4--event_sequence.sv.html#l-7" target="file-frame">tests/chapter-9/9.4.2.4--event_sequence.sv:7</a>: Compile module &#34;work@seq_tb&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-9/9.4.2.4--event_sequence.sv.html#l-7" target="file-frame">tests/chapter-9/9.4.2.4--event_sequence.sv:7</a>: Top level module &#34;work@seq_tb&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_seq_tb --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@seq_tb), id:60
|vpiName:work@seq_tb
|uhdmallPackages:
\_package: builtin, id:61, parent:work@seq_tb
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:62
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:63
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:64
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:65
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@seq_tb, id:66, file:<a href="../../../tests/chapter-9/9.4.2.4--event_sequence.sv.html" target="file-frame">tests/chapter-9/9.4.2.4--event_sequence.sv</a>, line:7, parent:work@seq_tb
  |vpiDefName:work@seq_tb
  |vpiFullName:work@seq_tb
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_begin: , id:1, line:18
      |vpiFullName:work@seq_tb
      |vpiStmt:
      \_fork_stmt: , id:2, line:19
        |vpiFullName:work@seq_tb
        |vpiStmt:
        \_begin: , id:3, line:20
          |vpiFullName:work@seq_tb
          |vpiStmt:
          \_event_control: , id:4, line:21
            |vpiCondition:
            \_ref_obj: (seq), id:5, line:21
              |vpiName:seq
              |vpiFullName:work@seq_tb.seq
            |vpiStmt:
            \_assignment: , id:8, line:21
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (y), id:6, line:21
                |vpiName:y
                |vpiFullName:work@seq_tb.y
              |vpiRhs:
              \_constant: , id:7, line:21
                |vpiConstType:7
                |vpiSize:32
                |INT:1
          |vpiStmt:
          \_sys_func_call: ($display), id:9, line:22
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:10, line:22
              |vpiConstType:6
              |vpiSize:16
              |STRING:&#34;:assert:(True)&#34;
        |vpiStmt:
        \_begin: , id:11, line:24
          |vpiFullName:work@seq_tb
          |vpiStmt:
          \_assignment: , id:14, line:25
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (a), id:12, line:25
              |vpiName:a
              |vpiFullName:work@seq_tb.a
            |vpiRhs:
            \_constant: , id:13, line:25
              |vpiConstType:7
              |vpiSize:32
              |INT:1
          |vpiStmt:
          \_delay_control: , id:15, line:26
            |#10
            |vpiStmt:
            \_assignment: , id:18, line:26
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (clk), id:16, line:26
                |vpiName:clk
                |vpiFullName:work@seq_tb.clk
              |vpiRhs:
              \_constant: , id:17, line:26
                |vpiConstType:7
                |vpiSize:32
                |INT:1
          |vpiStmt:
          \_delay_control: , id:19, line:27
            |#10
            |vpiStmt:
            \_assignment: , id:22, line:27
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (clk), id:20, line:27
                |vpiName:clk
                |vpiFullName:work@seq_tb.clk
              |vpiRhs:
              \_constant: , id:21, line:27
                |vpiConstType:7
                |vpiSize:32
                |INT:0
          |vpiStmt:
          \_assignment: , id:25, line:28
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (b), id:23, line:28
              |vpiName:b
              |vpiFullName:work@seq_tb.b
            |vpiRhs:
            \_constant: , id:24, line:28
              |vpiConstType:7
              |vpiSize:32
              |INT:1
          |vpiStmt:
          \_delay_control: , id:26, line:29
            |#10
            |vpiStmt:
            \_assignment: , id:29, line:29
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (clk), id:27, line:29
                |vpiName:clk
                |vpiFullName:work@seq_tb.clk
              |vpiRhs:
              \_constant: , id:28, line:29
                |vpiConstType:7
                |vpiSize:32
                |INT:1
          |vpiStmt:
          \_delay_control: , id:30, line:30
            |#10
            |vpiStmt:
            \_assignment: , id:33, line:30
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (clk), id:31, line:30
                |vpiName:clk
                |vpiFullName:work@seq_tb.clk
              |vpiRhs:
              \_constant: , id:32, line:30
                |vpiConstType:7
                |vpiSize:32
                |INT:0
          |vpiStmt:
          \_assignment: , id:36, line:31
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (c), id:34, line:31
              |vpiName:c
              |vpiFullName:work@seq_tb.c
            |vpiRhs:
            \_constant: , id:35, line:31
              |vpiConstType:7
              |vpiSize:32
              |INT:1
          |vpiStmt:
          \_delay_control: , id:37, line:32
            |#10
            |vpiStmt:
            \_assignment: , id:40, line:32
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (clk), id:38, line:32
                |vpiName:clk
                |vpiFullName:work@seq_tb.clk
              |vpiRhs:
              \_constant: , id:39, line:32
                |vpiConstType:7
                |vpiSize:32
                |INT:1
          |vpiStmt:
          \_delay_control: , id:41, line:33
            |#10
            |vpiStmt:
            \_assignment: , id:44, line:33
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (clk), id:42, line:33
                |vpiName:clk
                |vpiFullName:work@seq_tb.clk
              |vpiRhs:
              \_constant: , id:43, line:33
                |vpiConstType:7
                |vpiSize:32
                |INT:0
  |vpiNet:
  \_logic_net: (a), id:67, line:8
    |vpiName:a
    |vpiFullName:work@seq_tb.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (b), id:68, line:9
    |vpiName:b
    |vpiFullName:work@seq_tb.b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (c), id:69, line:10
    |vpiName:c
    |vpiFullName:work@seq_tb.c
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (y), id:70, line:11
    |vpiName:y
    |vpiFullName:work@seq_tb.y
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (clk), id:71, line:12
    |vpiName:clk
    |vpiFullName:work@seq_tb.clk
    |vpiNetType:1
|uhdmtopModules:
\_module: work@seq_tb (work@seq_tb), id:72, file:<a href="../../../tests/chapter-9/9.4.2.4--event_sequence.sv.html" target="file-frame">tests/chapter-9/9.4.2.4--event_sequence.sv</a>, line:7
  |vpiDefName:work@seq_tb
  |vpiName:work@seq_tb
  |vpiRegArray:
  \_array_var: , id:45
    |vpiReg:
    \_logic_var: (a), id:46, line:8
      |vpiName:a
      |vpiExpr:
      \_constant: , id:47, line:8
        |vpiConstType:7
        |vpiSize:32
        |INT:0
  |vpiRegArray:
  \_array_var: , id:48
    |vpiReg:
    \_logic_var: (b), id:49, line:9
      |vpiName:b
      |vpiExpr:
      \_constant: , id:50, line:9
        |vpiConstType:7
        |vpiSize:32
        |INT:0
  |vpiRegArray:
  \_array_var: , id:51
    |vpiReg:
    \_logic_var: (c), id:52, line:10
      |vpiName:c
      |vpiExpr:
      \_constant: , id:53, line:10
        |vpiConstType:7
        |vpiSize:32
        |INT:0
  |vpiRegArray:
  \_array_var: , id:54
    |vpiReg:
    \_logic_var: (y), id:55, line:11
      |vpiName:y
      |vpiExpr:
      \_constant: , id:56, line:11
        |vpiConstType:7
        |vpiSize:32
        |INT:0
  |vpiRegArray:
  \_array_var: , id:57
    |vpiReg:
    \_logic_var: (clk), id:58, line:12
      |vpiName:clk
      |vpiExpr:
      \_constant: , id:59, line:12
        |vpiConstType:7
        |vpiSize:32
        |INT:0

Object: work_seq_tb of type 32 @ 7
Object:  of type 24 @ 0
Object: work_seq_tb of type 4 @ 18
Object: work_seq_tb of type 18 @ 19
%Error: 	! Unhandled type: 18
Object: builtin of type 600 @ 0
Object: work_seq_tb of type 32 @ 7
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_seq_tb --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>