#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan 13 17:15:00 2022
# Process ID: 16838
# Current directory: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow
# Command line: vivado
# Log file: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/vivado.log
# Journal file: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/vivado.jou
#-----------------------------------------------------------
start_gui
open_checkpoint /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/Synth/cnn_layer_accel/cnn_layer_accel_synth.dcp
Command: open_checkpoint /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/Synth/cnn_layer_accel/cnn_layer_accel_synth.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.18 . Memory (MB): peak = 6453.863 ; gain = 0.000 ; free physical = 53333 ; free virtual = 111060
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/vivado-2019.1/Vivado/2019.1/data/ip'.
INFO: [Device 21-403] Loading part xc7vx690tffg1157-2
CRITICAL WARNING: [Netlist 29-181] Cell 'RAMB36E2' defined in file 'pixel_sequence_data_bram.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  8 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/SOC_IT/cnn_layer_accel/hardware/ip/xcku115/pixel_sequence_data_bram/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'trans_eg_meta_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  30 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'trans_in_meta_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  30 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'RAMB36E2' defined in file 'krnl1x1_bram.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  228 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1_bram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'conv1x1_dwc_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  32 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'convMap_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  15 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'job_fetch_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  15 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'krnl1x1Bias_dwc_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  16 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'outbuf_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  15 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/outbuf_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'partMap_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  15 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/partMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'FIFO36E2' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 168 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'FIFO36E2_HD1234' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 2 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'FIFO36E2_HD1309' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 2 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'FIFO36E2_HD1384' instantiated as 'nolabel_line194/i0_res_dwc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'FIFO36E2_HD1385' instantiated as 'nolabel_line194/i0_resdMap_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'FIFO36E2_HD1386' instantiated as 'nolabel_line194/i0_prevMap_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'RAMB36E2' instantiated as 'genblk1[0].nolabel_line244/QUAD[0].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram'. 236 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/SOC_IT/cnn_layer_accel/hardware/ip/xcku115/pixel_sequence_data_bram/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'RAMB36E2_HD1387' instantiated as 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__RAMB36E2' instantiated as 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram'. 29 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__FIFO36E2' instantiated as 'nolabel_line194/i0_prevMap_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 14 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__FIFO36E2' instantiated as 'nolabel_line194/i0_res_dwc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 14 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__FIFO36E2' instantiated as 'nolabel_line194/i0_resdMap_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 14 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__FIFO36E2' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 28 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__FIFO36E2' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 28 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7912.586 ; gain = 0.000 ; free physical = 51943 ; free virtual = 109671
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:01:51 ; elapsed = 00:01:40 . Memory (MB): peak = 8291.879 ; gain = 1845.508 ; free physical = 51682 ; free virtual = 109409
report_power -name {power_1}
Command: report_power -name power_1
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...
WARNING: [Timing 38-493] Port clk_FAS has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-493] Port clk_intf has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk_FAS" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk_intf" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Finished Running Vector-less Activity Propagation
0 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 8291.879 ; gain = 0.000 ; free physical = 51651 ; free virtual = 109378
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:28:24 2022...
