<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1956' ll='1958' type='void llvm::TargetLoweringBase::setHasMultipleConditionRegisters(bool hasManyRegs = true)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1951'>/// Tells the code generator that the target has multiple (allocatable)
  /// condition registers that can be used to store the results of comparisons
  /// for use by selects and conditional branches. With multiple condition
  /// registers, the code generator will not aggressively sink comparisons into
  /// the blocks of their users.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='524' u='c' c='_ZN4llvm20AMDGPUTargetLoweringC1ERKNS_13TargetMachineERKNS_15AMDGPUSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1166' u='c' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
