<profile>

<section name = "Vitis HLS Report for 'Threshold_0_0_1080_1920_1_1_1_s'" level="0">
<item name = "Date">Wed Mar  1 23:20:51 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">threshold_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 3.080 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2079001, 2079001, 13.861 ms, 13.861 ms, 2079001, 2079001, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop_fu_82">Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop, 1923, 1923, 12.821 us, 12.821 us, 1923, 1923, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- rowLoop">2079000, 2079000, 1925, -, -, 1080, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 35, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 29, 113, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 92, -</column>
<column name="Register">-, -, 66, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop_fu_82">Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop, 0, 0, 29, 113, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_2_fu_118_p2">+, 0, 0, 20, 13, 1</column>
<column name="icmp_ln1027_fu_113_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="i_V_fu_54">9, 2, 13, 26</column>
<column name="in_mat_data1_read">9, 2, 1, 2</column>
<column name="maxval_blk_n">9, 2, 1, 2</column>
<column name="out_mat_data2_write">9, 2, 1, 2</column>
<column name="p_src_mat_cols_blk_n">9, 2, 1, 2</column>
<column name="p_src_mat_rows_blk_n">9, 2, 1, 2</column>
<column name="thresh_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop_fu_82_ap_start_reg">1, 0, 1, 0</column>
<column name="height_reg_151">16, 0, 16, 0</column>
<column name="i_V_fu_54">13, 0, 13, 0</column>
<column name="maxval_read_reg_136">8, 0, 8, 0</column>
<column name="thresh_V_reg_141">8, 0, 8, 0</column>
<column name="width_reg_146">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Threshold&lt;0, 0, 1080, 1920, 1, 1, 1&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Threshold&lt;0, 0, 1080, 1920, 1, 1, 1&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Threshold&lt;0, 0, 1080, 1920, 1, 1, 1&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Threshold&lt;0, 0, 1080, 1920, 1, 1, 1&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Threshold&lt;0, 0, 1080, 1920, 1, 1, 1&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Threshold&lt;0, 0, 1080, 1920, 1, 1, 1&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Threshold&lt;0, 0, 1080, 1920, 1, 1, 1&gt;, return value</column>
<column name="p_src_mat_rows_dout">in, 32, ap_fifo, p_src_mat_rows, pointer</column>
<column name="p_src_mat_rows_num_data_valid">in, 2, ap_fifo, p_src_mat_rows, pointer</column>
<column name="p_src_mat_rows_fifo_cap">in, 2, ap_fifo, p_src_mat_rows, pointer</column>
<column name="p_src_mat_rows_empty_n">in, 1, ap_fifo, p_src_mat_rows, pointer</column>
<column name="p_src_mat_rows_read">out, 1, ap_fifo, p_src_mat_rows, pointer</column>
<column name="p_src_mat_cols_dout">in, 32, ap_fifo, p_src_mat_cols, pointer</column>
<column name="p_src_mat_cols_num_data_valid">in, 2, ap_fifo, p_src_mat_cols, pointer</column>
<column name="p_src_mat_cols_fifo_cap">in, 2, ap_fifo, p_src_mat_cols, pointer</column>
<column name="p_src_mat_cols_empty_n">in, 1, ap_fifo, p_src_mat_cols, pointer</column>
<column name="p_src_mat_cols_read">out, 1, ap_fifo, p_src_mat_cols, pointer</column>
<column name="in_mat_data1_dout">in, 8, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_num_data_valid">in, 2, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_fifo_cap">in, 2, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_empty_n">in, 1, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_read">out, 1, ap_fifo, in_mat_data1, pointer</column>
<column name="out_mat_data2_din">out, 8, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_num_data_valid">in, 2, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_fifo_cap">in, 2, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_full_n">in, 1, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_write">out, 1, ap_fifo, out_mat_data2, pointer</column>
<column name="thresh_dout">in, 8, ap_fifo, thresh, pointer</column>
<column name="thresh_num_data_valid">in, 3, ap_fifo, thresh, pointer</column>
<column name="thresh_fifo_cap">in, 3, ap_fifo, thresh, pointer</column>
<column name="thresh_empty_n">in, 1, ap_fifo, thresh, pointer</column>
<column name="thresh_read">out, 1, ap_fifo, thresh, pointer</column>
<column name="maxval_dout">in, 8, ap_fifo, maxval, pointer</column>
<column name="maxval_num_data_valid">in, 3, ap_fifo, maxval, pointer</column>
<column name="maxval_fifo_cap">in, 3, ap_fifo, maxval, pointer</column>
<column name="maxval_empty_n">in, 1, ap_fifo, maxval, pointer</column>
<column name="maxval_read">out, 1, ap_fifo, maxval, pointer</column>
</table>
</item>
</section>
</profile>
