============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:43:50 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         265  8095.511 486877.416 494972.927 
  TOP                        265  8095.511 469573.357 477668.868 
    stoch2bin                 94  3704.863 190422.094 194126.957 
      inc_add_23_27_1         18   853.753  12873.430  13727.183 
    genblk1[2].genblk1.sng    57  1466.314  83278.842  84745.156 
      ctr                     33  1305.033  71663.821  72968.855 
    genblk1[0].genblk1.sng    56  1446.561  93137.621  94584.181 
      ctr                     32  1285.280  81408.080  82693.360 
    genblk1[1].genblk1.sng    56  1446.561  95916.623  97363.184 
      ctr                     32  1285.280  84053.465  85338.745 

