// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SimTop(
  input          clock,
  input          reset,
  output [63:0]  difftest_exit,
  output [63:0]  difftest_step,
  input          difftest_perfCtrl_clean,
  input          difftest_perfCtrl_dump,
  input  [63:0]  difftest_logCtrl_begin,
  input  [63:0]  difftest_logCtrl_end,
  input  [63:0]  difftest_logCtrl_level,
  output         difftest_uart_out_valid,
  output [7:0]   difftest_uart_out_ch,
  output         difftest_uart_in_valid,
  input  [7:0]   difftest_uart_in_ch,
  input          difftest_ref_clock,
  input          difftest_pcie_clock,
  input          difftest_to_host_axis_ready,
  output         difftest_to_host_axis_valid,
  output [511:0] difftest_to_host_axis_bits_data,
  output         difftest_to_host_axis_bits_last,
  output         difftest_clock_enable,
  input          nmi_0_0,
  input          nmi_0_1,
  output         dma_awready,
  input          dma_awvalid,
  input  [13:0]  dma_awid,
  input  [47:0]  dma_awaddr,
  input  [7:0]   dma_awlen,
  input  [2:0]   dma_awsize,
  input  [1:0]   dma_awburst,
  input          dma_awlock,
  input  [3:0]   dma_awcache,
  input  [2:0]   dma_awprot,
  input  [3:0]   dma_awqos,
  output         dma_wready,
  input          dma_wvalid,
  input  [255:0] dma_wdata,
  input  [31:0]  dma_wstrb,
  input          dma_wlast,
  input          dma_bready,
  output         dma_bvalid,
  output [13:0]  dma_bid,
  output [1:0]   dma_bresp,
  output         dma_arready,
  input          dma_arvalid,
  input  [13:0]  dma_arid,
  input  [47:0]  dma_araddr,
  input  [7:0]   dma_arlen,
  input  [2:0]   dma_arsize,
  input  [1:0]   dma_arburst,
  input          dma_arlock,
  input  [3:0]   dma_arcache,
  input  [2:0]   dma_arprot,
  input  [3:0]   dma_arqos,
  input          dma_rready,
  output         dma_rvalid,
  output [13:0]  dma_rid,
  output [255:0] dma_rdata,
  output [1:0]   dma_rresp,
  output         dma_rlast,
  input          peripheral_awready,
  output         peripheral_awvalid,
  output [1:0]   peripheral_awid,
  output [30:0]  peripheral_awaddr,
  output [7:0]   peripheral_awlen,
  output [2:0]   peripheral_awsize,
  output [1:0]   peripheral_awburst,
  output         peripheral_awlock,
  output [3:0]   peripheral_awcache,
  output [2:0]   peripheral_awprot,
  output [3:0]   peripheral_awqos,
  input          peripheral_wready,
  output         peripheral_wvalid,
  output [63:0]  peripheral_wdata,
  output [7:0]   peripheral_wstrb,
  output         peripheral_wlast,
  output         peripheral_bready,
  input          peripheral_bvalid,
  input  [1:0]   peripheral_bid,
  input  [1:0]   peripheral_bresp,
  input          peripheral_arready,
  output         peripheral_arvalid,
  output [1:0]   peripheral_arid,
  output [30:0]  peripheral_araddr,
  output [7:0]   peripheral_arlen,
  output [2:0]   peripheral_arsize,
  output [1:0]   peripheral_arburst,
  output         peripheral_arlock,
  output [3:0]   peripheral_arcache,
  output [2:0]   peripheral_arprot,
  output [3:0]   peripheral_arqos,
  output         peripheral_rready,
  input          peripheral_rvalid,
  input  [1:0]   peripheral_rid,
  input  [63:0]  peripheral_rdata,
  input  [1:0]   peripheral_rresp,
  input          peripheral_rlast,
  input          memory_awready,
  output         memory_awvalid,
  output [13:0]  memory_awid,
  output [47:0]  memory_awaddr,
  output [7:0]   memory_awlen,
  output [2:0]   memory_awsize,
  output [1:0]   memory_awburst,
  output         memory_awlock,
  output [3:0]   memory_awcache,
  output [2:0]   memory_awprot,
  output [3:0]   memory_awqos,
  input          memory_wready,
  output         memory_wvalid,
  output [255:0] memory_wdata,
  output [31:0]  memory_wstrb,
  output         memory_wlast,
  output         memory_bready,
  input          memory_bvalid,
  input  [13:0]  memory_bid,
  input  [1:0]   memory_bresp,
  input          memory_arready,
  output         memory_arvalid,
  output [13:0]  memory_arid,
  output [47:0]  memory_araddr,
  output [7:0]   memory_arlen,
  output [2:0]   memory_arsize,
  output [1:0]   memory_arburst,
  output         memory_arlock,
  output [3:0]   memory_arcache,
  output [2:0]   memory_arprot,
  output [3:0]   memory_arqos,
  output         memory_rready,
  input          memory_rvalid,
  input  [13:0]  memory_rid,
  input  [255:0] memory_rdata,
  input  [1:0]   memory_rresp,
  input          memory_rlast,
  input          io_traceCoreInterface_0_fromEncoder_enable,
  input          io_traceCoreInterface_0_fromEncoder_stall,
  output [63:0]  io_traceCoreInterface_0_toEncoder_cause,
  output [49:0]  io_traceCoreInterface_0_toEncoder_tval,
  output [2:0]   io_traceCoreInterface_0_toEncoder_priv,
  output [63:0]  io_traceCoreInterface_0_toEncoder_mstatus,
  output [2:0]   io_traceCoreInterface_0_toEncoder_valid,
  output [149:0] io_traceCoreInterface_0_toEncoder_iaddr,
  output [11:0]  io_traceCoreInterface_0_toEncoder_itype,
  output [20:0]  io_traceCoreInterface_0_toEncoder_iretire,
  output [2:0]   io_traceCoreInterface_0_toEncoder_ilastsize,
  input  [47:0]  io_riscv_rst_vec_0,
  output         io_riscv_critical_error_0,
  output         io_riscv_halt_0,
  input          io_cacheable_check_req_0_valid,
  input  [47:0]  io_cacheable_check_req_0_bits_addr,
  input  [1:0]   io_cacheable_check_req_0_bits_size,
  input  [2:0]   io_cacheable_check_req_0_bits_cmd,
  input          io_cacheable_check_req_1_valid,
  input  [47:0]  io_cacheable_check_req_1_bits_addr,
  input  [1:0]   io_cacheable_check_req_1_bits_size,
  input  [2:0]   io_cacheable_check_req_1_bits_cmd,
  output         io_cacheable_check_resp_0_ld,
  output         io_cacheable_check_resp_0_st,
  output         io_cacheable_check_resp_0_instr,
  output         io_cacheable_check_resp_0_mmio,
  output         io_cacheable_check_resp_0_atomic,
  output         io_cacheable_check_resp_1_ld,
  output         io_cacheable_check_resp_1_st,
  output         io_cacheable_check_resp_1_instr,
  output         io_cacheable_check_resp_1_mmio,
  output         io_cacheable_check_resp_1_atomic,
  input          io_rtc_clock,
  output         io_debug_reset,
  input          io_systemjtag_jtag_TCK,
  input          io_systemjtag_jtag_TMS,
  input          io_systemjtag_jtag_TDI,
  output         io_systemjtag_jtag_TDO_data,
  output         io_systemjtag_jtag_TDO_driven,
  input          io_systemjtag_reset,
  input  [10:0]  io_systemjtag_mfr_id,
  input  [15:0]  io_systemjtag_part_number,
  input  [3:0]   io_systemjtag_version,
  output [31:0]  io_pll0_ctrl_0,
  output [31:0]  io_pll0_ctrl_1,
  output [31:0]  io_pll0_ctrl_2,
  output [31:0]  io_pll0_ctrl_3,
  output [31:0]  io_pll0_ctrl_4,
  output [31:0]  io_pll0_ctrl_5,
  input          io_pll0_lock,
  input  [63:0]  io_extIntrs,
  input  [15:0]  io_sram_config
);

  wire           _difftest_host_io_difftest_ready;
  wire [6:0]     _endpoint_step;
  wire           _endpoint_fpgaIO_valid;
  wire [15999:0] _endpoint_fpgaIO_bits;
  wire [321:0]   _soc_gatewayIn_packed_0_bore;
  wire [321:0]   _soc_gatewayIn_packed_1_bore;
  wire [321:0]   _soc_gatewayIn_packed_2_bore;
  wire [321:0]   _soc_gatewayIn_packed_3_bore;
  wire [321:0]   _soc_gatewayIn_packed_4_bore;
  wire [321:0]   _soc_gatewayIn_packed_5_bore;
  wire [321:0]   _soc_gatewayIn_packed_6_bore;
  wire [321:0]   _soc_gatewayIn_packed_7_bore;
  wire [265:0]   _soc_gatewayIn_packed_8_bore;
  wire [263:0]   _soc_gatewayIn_packed_9_bore;
  wire [263:0]   _soc_gatewayIn_packed_10_bore;
  wire [14343:0] _soc_gatewayIn_packed_11_bore;
  wire [12295:0] _soc_gatewayIn_packed_12_bore;
  wire [172:0]   _soc_gatewayIn_packed_13_bore;
  wire [9:0]     _soc_gatewayIn_packed_14_bore;
  wire [1159:0]  _soc_gatewayIn_packed_15_bore;
  wire [264:0]   _soc_gatewayIn_packed_16_bore;
  wire [199:0]   _soc_gatewayIn_packed_17_bore;
  wire [71:0]    _soc_gatewayIn_packed_18_bore;
  wire [1095:0]  _soc_gatewayIn_packed_19_bore;
  wire [18:0]    _soc_gatewayIn_packed_20_bore;
  wire [72:0]    _soc_gatewayIn_packed_21_bore;
  wire [264:0]   _soc_gatewayIn_packed_22_bore;
  wire [9:0]     _soc_gatewayIn_packed_23_bore;
  wire [9:0]     _soc_gatewayIn_packed_24_bore;
  reg  [63:0]    difftest_timer;
  wire           difftest_log_enable =
    difftest_timer >= difftest_logCtrl_begin & difftest_timer < difftest_logCtrl_end;
  always @(posedge clock) begin
    if (reset)
      difftest_timer <= 64'h0;
    else
      difftest_timer <= 64'(difftest_timer + 64'h1);
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        difftest_timer = {_RANDOM[1'h0], _RANDOM[1'h1]};
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  XSTop soc (
    .nmi_0_0                                     (nmi_0_0),
    .nmi_0_1                                     (nmi_0_1),
    .dma_awready                                 (dma_awready),
    .dma_awvalid                                 (dma_awvalid),
    .dma_awid                                    (dma_awid),
    .dma_awaddr                                  (dma_awaddr),
    .dma_awlen                                   (dma_awlen),
    .dma_awsize                                  (dma_awsize),
    .dma_awburst                                 (dma_awburst),
    .dma_awlock                                  (dma_awlock),
    .dma_awcache                                 (dma_awcache),
    .dma_awprot                                  (dma_awprot),
    .dma_awqos                                   (dma_awqos),
    .dma_wready                                  (dma_wready),
    .dma_wvalid                                  (dma_wvalid),
    .dma_wdata                                   (dma_wdata),
    .dma_wstrb                                   (dma_wstrb),
    .dma_wlast                                   (dma_wlast),
    .dma_bready                                  (dma_bready),
    .dma_bvalid                                  (dma_bvalid),
    .dma_bid                                     (dma_bid),
    .dma_bresp                                   (dma_bresp),
    .dma_arready                                 (dma_arready),
    .dma_arvalid                                 (dma_arvalid),
    .dma_arid                                    (dma_arid),
    .dma_araddr                                  (dma_araddr),
    .dma_arlen                                   (dma_arlen),
    .dma_arsize                                  (dma_arsize),
    .dma_arburst                                 (dma_arburst),
    .dma_arlock                                  (dma_arlock),
    .dma_arcache                                 (dma_arcache),
    .dma_arprot                                  (dma_arprot),
    .dma_arqos                                   (dma_arqos),
    .dma_rready                                  (dma_rready),
    .dma_rvalid                                  (dma_rvalid),
    .dma_rid                                     (dma_rid),
    .dma_rdata                                   (dma_rdata),
    .dma_rresp                                   (dma_rresp),
    .dma_rlast                                   (dma_rlast),
    .peripheral_awready                          (peripheral_awready),
    .peripheral_awvalid                          (peripheral_awvalid),
    .peripheral_awid                             (peripheral_awid),
    .peripheral_awaddr                           (peripheral_awaddr),
    .peripheral_awlen                            (peripheral_awlen),
    .peripheral_awsize                           (peripheral_awsize),
    .peripheral_awburst                          (peripheral_awburst),
    .peripheral_awlock                           (peripheral_awlock),
    .peripheral_awcache                          (peripheral_awcache),
    .peripheral_awprot                           (peripheral_awprot),
    .peripheral_awqos                            (peripheral_awqos),
    .peripheral_wready                           (peripheral_wready),
    .peripheral_wvalid                           (peripheral_wvalid),
    .peripheral_wdata                            (peripheral_wdata),
    .peripheral_wstrb                            (peripheral_wstrb),
    .peripheral_wlast                            (peripheral_wlast),
    .peripheral_bready                           (peripheral_bready),
    .peripheral_bvalid                           (peripheral_bvalid),
    .peripheral_bid                              (peripheral_bid),
    .peripheral_bresp                            (peripheral_bresp),
    .peripheral_arready                          (peripheral_arready),
    .peripheral_arvalid                          (peripheral_arvalid),
    .peripheral_arid                             (peripheral_arid),
    .peripheral_araddr                           (peripheral_araddr),
    .peripheral_arlen                            (peripheral_arlen),
    .peripheral_arsize                           (peripheral_arsize),
    .peripheral_arburst                          (peripheral_arburst),
    .peripheral_arlock                           (peripheral_arlock),
    .peripheral_arcache                          (peripheral_arcache),
    .peripheral_arprot                           (peripheral_arprot),
    .peripheral_arqos                            (peripheral_arqos),
    .peripheral_rready                           (peripheral_rready),
    .peripheral_rvalid                           (peripheral_rvalid),
    .peripheral_rid                              (peripheral_rid),
    .peripheral_rdata                            (peripheral_rdata),
    .peripheral_rresp                            (peripheral_rresp),
    .peripheral_rlast                            (peripheral_rlast),
    .memory_awready                              (memory_awready),
    .memory_awvalid                              (memory_awvalid),
    .memory_awid                                 (memory_awid),
    .memory_awaddr                               (memory_awaddr),
    .memory_awlen                                (memory_awlen),
    .memory_awsize                               (memory_awsize),
    .memory_awburst                              (memory_awburst),
    .memory_awlock                               (memory_awlock),
    .memory_awcache                              (memory_awcache),
    .memory_awprot                               (memory_awprot),
    .memory_awqos                                (memory_awqos),
    .memory_wready                               (memory_wready),
    .memory_wvalid                               (memory_wvalid),
    .memory_wdata                                (memory_wdata),
    .memory_wstrb                                (memory_wstrb),
    .memory_wlast                                (memory_wlast),
    .memory_bready                               (memory_bready),
    .memory_bvalid                               (memory_bvalid),
    .memory_bid                                  (memory_bid),
    .memory_bresp                                (memory_bresp),
    .memory_arready                              (memory_arready),
    .memory_arvalid                              (memory_arvalid),
    .memory_arid                                 (memory_arid),
    .memory_araddr                               (memory_araddr),
    .memory_arlen                                (memory_arlen),
    .memory_arsize                               (memory_arsize),
    .memory_arburst                              (memory_arburst),
    .memory_arlock                               (memory_arlock),
    .memory_arcache                              (memory_arcache),
    .memory_arprot                               (memory_arprot),
    .memory_arqos                                (memory_arqos),
    .memory_rready                               (memory_rready),
    .memory_rvalid                               (memory_rvalid),
    .memory_rid                                  (memory_rid),
    .memory_rdata                                (memory_rdata),
    .memory_rresp                                (memory_rresp),
    .memory_rlast                                (memory_rlast),
    .io_clock                                    (clock),
    .io_reset                                    (reset),
    .io_sram_config                              (io_sram_config),
    .io_extIntrs                                 (io_extIntrs),
    .io_pll0_lock                                (io_pll0_lock),
    .io_pll0_ctrl_0                              (io_pll0_ctrl_0),
    .io_pll0_ctrl_1                              (io_pll0_ctrl_1),
    .io_pll0_ctrl_2                              (io_pll0_ctrl_2),
    .io_pll0_ctrl_3                              (io_pll0_ctrl_3),
    .io_pll0_ctrl_4                              (io_pll0_ctrl_4),
    .io_pll0_ctrl_5                              (io_pll0_ctrl_5),
    .io_systemjtag_jtag_TCK                      (io_systemjtag_jtag_TCK),
    .io_systemjtag_jtag_TMS                      (io_systemjtag_jtag_TMS),
    .io_systemjtag_jtag_TDI                      (io_systemjtag_jtag_TDI),
    .io_systemjtag_jtag_TDO_data                 (io_systemjtag_jtag_TDO_data),
    .io_systemjtag_jtag_TDO_driven               (io_systemjtag_jtag_TDO_driven),
    .io_systemjtag_reset                         (io_systemjtag_reset),
    .io_systemjtag_mfr_id                        (io_systemjtag_mfr_id),
    .io_systemjtag_part_number                   (io_systemjtag_part_number),
    .io_systemjtag_version                       (io_systemjtag_version),
    .io_debug_reset                              (io_debug_reset),
    .io_rtc_clock                                (io_rtc_clock),
    .io_cacheable_check_req_0_valid              (io_cacheable_check_req_0_valid),
    .io_cacheable_check_req_0_bits_addr          (io_cacheable_check_req_0_bits_addr),
    .io_cacheable_check_req_0_bits_size          (io_cacheable_check_req_0_bits_size),
    .io_cacheable_check_req_0_bits_cmd           (io_cacheable_check_req_0_bits_cmd),
    .io_cacheable_check_req_1_valid              (io_cacheable_check_req_1_valid),
    .io_cacheable_check_req_1_bits_addr          (io_cacheable_check_req_1_bits_addr),
    .io_cacheable_check_req_1_bits_size          (io_cacheable_check_req_1_bits_size),
    .io_cacheable_check_req_1_bits_cmd           (io_cacheable_check_req_1_bits_cmd),
    .io_cacheable_check_resp_0_ld                (io_cacheable_check_resp_0_ld),
    .io_cacheable_check_resp_0_st                (io_cacheable_check_resp_0_st),
    .io_cacheable_check_resp_0_instr             (io_cacheable_check_resp_0_instr),
    .io_cacheable_check_resp_0_mmio              (io_cacheable_check_resp_0_mmio),
    .io_cacheable_check_resp_0_atomic            (io_cacheable_check_resp_0_atomic),
    .io_cacheable_check_resp_1_ld                (io_cacheable_check_resp_1_ld),
    .io_cacheable_check_resp_1_st                (io_cacheable_check_resp_1_st),
    .io_cacheable_check_resp_1_instr             (io_cacheable_check_resp_1_instr),
    .io_cacheable_check_resp_1_mmio              (io_cacheable_check_resp_1_mmio),
    .io_cacheable_check_resp_1_atomic            (io_cacheable_check_resp_1_atomic),
    .io_riscv_halt_0                             (io_riscv_halt_0),
    .io_riscv_critical_error_0                   (io_riscv_critical_error_0),
    .io_riscv_rst_vec_0                          (io_riscv_rst_vec_0),
    .io_traceCoreInterface_0_fromEncoder_enable
      (io_traceCoreInterface_0_fromEncoder_enable),
    .io_traceCoreInterface_0_fromEncoder_stall
      (io_traceCoreInterface_0_fromEncoder_stall),
    .io_traceCoreInterface_0_toEncoder_cause
      (io_traceCoreInterface_0_toEncoder_cause),
    .io_traceCoreInterface_0_toEncoder_tval      (io_traceCoreInterface_0_toEncoder_tval),
    .io_traceCoreInterface_0_toEncoder_priv      (io_traceCoreInterface_0_toEncoder_priv),
    .io_traceCoreInterface_0_toEncoder_mstatus
      (io_traceCoreInterface_0_toEncoder_mstatus),
    .io_traceCoreInterface_0_toEncoder_valid
      (io_traceCoreInterface_0_toEncoder_valid),
    .io_traceCoreInterface_0_toEncoder_iaddr
      (io_traceCoreInterface_0_toEncoder_iaddr),
    .io_traceCoreInterface_0_toEncoder_itype
      (io_traceCoreInterface_0_toEncoder_itype),
    .io_traceCoreInterface_0_toEncoder_iretire
      (io_traceCoreInterface_0_toEncoder_iretire),
    .io_traceCoreInterface_0_toEncoder_ilastsize
      (io_traceCoreInterface_0_toEncoder_ilastsize),
    .gatewayIn_packed_0_bore                     (_soc_gatewayIn_packed_0_bore),
    .gatewayIn_packed_1_bore                     (_soc_gatewayIn_packed_1_bore),
    .gatewayIn_packed_2_bore                     (_soc_gatewayIn_packed_2_bore),
    .gatewayIn_packed_3_bore                     (_soc_gatewayIn_packed_3_bore),
    .gatewayIn_packed_4_bore                     (_soc_gatewayIn_packed_4_bore),
    .gatewayIn_packed_5_bore                     (_soc_gatewayIn_packed_5_bore),
    .gatewayIn_packed_6_bore                     (_soc_gatewayIn_packed_6_bore),
    .gatewayIn_packed_7_bore                     (_soc_gatewayIn_packed_7_bore),
    .gatewayIn_packed_8_bore                     (_soc_gatewayIn_packed_8_bore),
    .gatewayIn_packed_9_bore                     (_soc_gatewayIn_packed_9_bore),
    .gatewayIn_packed_10_bore                    (_soc_gatewayIn_packed_10_bore),
    .gatewayIn_packed_11_bore                    (_soc_gatewayIn_packed_11_bore),
    .gatewayIn_packed_12_bore                    (_soc_gatewayIn_packed_12_bore),
    .gatewayIn_packed_13_bore                    (_soc_gatewayIn_packed_13_bore),
    .gatewayIn_packed_14_bore                    (_soc_gatewayIn_packed_14_bore),
    .gatewayIn_packed_15_bore                    (_soc_gatewayIn_packed_15_bore),
    .gatewayIn_packed_16_bore                    (_soc_gatewayIn_packed_16_bore),
    .gatewayIn_packed_17_bore                    (_soc_gatewayIn_packed_17_bore),
    .gatewayIn_packed_18_bore                    (_soc_gatewayIn_packed_18_bore),
    .gatewayIn_packed_19_bore                    (_soc_gatewayIn_packed_19_bore),
    .gatewayIn_packed_20_bore                    (_soc_gatewayIn_packed_20_bore),
    .gatewayIn_packed_21_bore                    (_soc_gatewayIn_packed_21_bore),
    .gatewayIn_packed_22_bore                    (_soc_gatewayIn_packed_22_bore),
    .gatewayIn_packed_23_bore                    (_soc_gatewayIn_packed_23_bore),
    .gatewayIn_packed_24_bore                    (_soc_gatewayIn_packed_24_bore)
  );
  GatewayEndpoint endpoint (
    .clock        (difftest_ref_clock),
    .reset        (reset),
    .in
      ({_soc_gatewayIn_packed_24_bore,
        _soc_gatewayIn_packed_23_bore,
        _soc_gatewayIn_packed_22_bore,
        _soc_gatewayIn_packed_21_bore,
        _soc_gatewayIn_packed_20_bore,
        _soc_gatewayIn_packed_19_bore,
        _soc_gatewayIn_packed_18_bore,
        _soc_gatewayIn_packed_17_bore,
        _soc_gatewayIn_packed_16_bore,
        _soc_gatewayIn_packed_15_bore,
        _soc_gatewayIn_packed_14_bore,
        _soc_gatewayIn_packed_13_bore,
        _soc_gatewayIn_packed_12_bore,
        _soc_gatewayIn_packed_11_bore,
        _soc_gatewayIn_packed_10_bore,
        _soc_gatewayIn_packed_9_bore,
        _soc_gatewayIn_packed_8_bore,
        _soc_gatewayIn_packed_7_bore,
        _soc_gatewayIn_packed_6_bore,
        _soc_gatewayIn_packed_5_bore,
        _soc_gatewayIn_packed_4_bore,
        _soc_gatewayIn_packed_3_bore,
        _soc_gatewayIn_packed_2_bore,
        _soc_gatewayIn_packed_1_bore,
        _soc_gatewayIn_packed_0_bore}),
    .clockEnable  (difftest_clock_enable),
    .step         (_endpoint_step),
    .fpgaIO_ready (_difftest_host_io_difftest_ready),
    .fpgaIO_valid (_endpoint_fpgaIO_valid),
    .fpgaIO_bits  (_endpoint_fpgaIO_bits)
  );
  HostEndpoint difftest_host (
    .clock                     (difftest_ref_clock),
    .reset                     (reset),
    .io_difftest_ready         (_difftest_host_io_difftest_ready),
    .io_difftest_valid         (_endpoint_fpgaIO_valid),
    .io_difftest_bits          (_endpoint_fpgaIO_bits),
    .io_to_host_axis_ready     (difftest_to_host_axis_ready),
    .io_to_host_axis_valid     (difftest_to_host_axis_valid),
    .io_to_host_axis_bits_data (difftest_to_host_axis_bits_data),
    .io_to_host_axis_bits_last (difftest_to_host_axis_bits_last),
    .io_pcie_clock             (difftest_pcie_clock)
  );
  assign difftest_exit = 64'h0;
  assign difftest_step = {57'h0, _endpoint_step};
  assign difftest_uart_out_valid = 1'h0;
  assign difftest_uart_out_ch = 8'h0;
  assign difftest_uart_in_valid = 1'h0;
endmodule

