From fa20ea4c9a477aa82746781d385386a8d8bd2ea2 Mon Sep 17 00:00:00 2001
From: "zongdong.jiao" <zongdong.jiao@amlogic.com>
Date: Tue, 3 Dec 2013 21:36:06 +0800
Subject: [PATCH 2191/5965] PD #81613: hdmitx: clk: optimise HPLL VCO setting
 for 4k output

---
 drivers/amlogic/display/vout/enc_clk_config.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/amlogic/display/vout/enc_clk_config.c b/drivers/amlogic/display/vout/enc_clk_config.c
index dc483af68858..0b78b042b74b 100755
--- a/drivers/amlogic/display/vout/enc_clk_config.c
+++ b/drivers/amlogic/display/vout/enc_clk_config.c
@@ -37,7 +37,7 @@ static void set_hpll_clk_out(unsigned clk)
 #ifdef CONFIG_ARCH_MESON8
         case 2970:
             aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x59c84e00);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0xce49c822);
+            aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0xce59c822);   // optimise HPLL VCO 2.97GHz performance
             aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x0123b100);
             aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00012385);
             
-- 
2.19.0

