library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity lowPassFilter is
	port (
	
		divided_clock          : in std_logic;                            -- Ulazni clock u filter
		input_data             : in std_logic_vector(11 downto 0)         -- input data vector
	
	);
	  
end lowPassFilter;


architecture filterBody of lowPassFilter is	
begin


	
end filterBody;