$date
	Sat Oct 22 22:24:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#761347
b1000 !
1"
#761350
b1000 &
b1000 %
1$
#761351
0"
#761354
b100 &
b100 %
#761358
b10 &
b10 %
#761362
b1 &
b1 %
1#
#761366
b0 &
0#
b0 %
0$
#1809939
b10110 !
1"
#1809942
b10110 &
b10110 %
1$
#1809943
0"
#1809946
b1011 &
b1011 %
#1809950
b100010 &
b100010 %
#1809954
b10001 &
b10001 %
#1809958
b110100 &
b110100 %
#1809962
b11010 &
b11010 %
#1809966
b1101 &
b1101 %
#1809970
b101000 &
b101000 %
#1809974
b10100 &
b10100 %
#1809978
b1010 &
b1010 %
#1809982
b101 &
b101 %
#1809986
b10000 &
b10000 %
#1809990
b1000 &
b1000 %
#1809994
b100 &
b100 %
#1809998
b10 &
b10 %
#1810002
b1 &
b1 %
1#
#1810006
b0 &
0#
b0 %
0$
#2828617
b11 !
1"
#2828618
b11 &
b11 %
1$
#2828619
0"
#2828622
b1010 &
b1010 %
#2828626
b101 &
b101 %
#2828630
b10000 &
b10000 %
#2828634
b1000 &
b1000 %
#2828638
b100 &
b100 %
#2828642
b10 &
b10 %
#2828646
b1 &
1#
b1 %
#2828650
b0 &
b0 %
0#
0$
#4500012
