--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml elapsedtimens3.twx elapsedtimens3.ncd -o elapsedtimens3.twr
elapsedtimens3.pcf -ucf elapsedtimens3.ucf

Design file:              elapsedtimens3.ncd
Physical constraint file: elapsedtimens3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65078 paths analyzed, 132 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.199ns.
--------------------------------------------------------------------------------

Paths for end point M0/clkq_3 (SLICE_X15Y35.D3), 950 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.164ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X12Y35.A2      net (fanout=2)        0.592   M0/clkq<0>
    SLICE_X12Y35.COUT    Topcya                0.395   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X12Y41.AMUX    Tcina                 0.177   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X10Y39.D1      net (fanout=1)        0.906   M0/clkq[31]_GND_2_o_add_1_OUT<24>
    SLICE_X10Y39.COUT    Topcyd                0.274   M0/Mcompar_n0001_cy<3>
                                                       M0/Mcompar_n0001_lutdi2
                                                       M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.BMUX    Tcinb                 0.268   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X15Y35.D3      net (fanout=33)       1.280   M0/Mcompar_n0001_cy<5>
    SLICE_X15Y35.CLK     Tas                   0.322   M0/clkq<3>
                                                       M0/clkq_3_rstpot
                                                       M0/clkq_3
    -------------------------------------------------  ---------------------------
    Total                                      5.164ns (2.207ns logic, 2.957ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.151ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X12Y35.A2      net (fanout=2)        0.592   M0/clkq<0>
    SLICE_X12Y35.COUT    Topcya                0.395   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X12Y41.AMUX    Tcina                 0.177   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X10Y39.D1      net (fanout=1)        0.906   M0/clkq[31]_GND_2_o_add_1_OUT<24>
    SLICE_X10Y39.COUT    Topcyd                0.261   M0/Mcompar_n0001_cy<3>
                                                       M0/Mcompar_n0001_lut<3>
                                                       M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.BMUX    Tcinb                 0.268   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X15Y35.D3      net (fanout=33)       1.280   M0/Mcompar_n0001_cy<5>
    SLICE_X15Y35.CLK     Tas                   0.322   M0/clkq<3>
                                                       M0/clkq_3_rstpot
                                                       M0/clkq_3
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (2.194ns logic, 2.957ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X12Y35.A2      net (fanout=2)        0.592   M0/clkq<0>
    SLICE_X12Y35.COUT    Topcya                0.395   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.BMUX    Tcinb                 0.260   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y39.D2      net (fanout=1)        0.863   M0/clkq[31]_GND_2_o_add_1_OUT<21>
    SLICE_X10Y39.COUT    Topcyd                0.274   M0/Mcompar_n0001_cy<3>
                                                       M0/Mcompar_n0001_lutdi2
                                                       M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.BMUX    Tcinb                 0.268   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X15Y35.D3      net (fanout=33)       1.280   M0/Mcompar_n0001_cy<5>
    SLICE_X15Y35.CLK     Tas                   0.322   M0/clkq<3>
                                                       M0/clkq_3_rstpot
                                                       M0/clkq_3
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (2.214ns logic, 2.911ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point M0/clkq_2 (SLICE_X15Y35.C4), 950 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.143ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X12Y35.A2      net (fanout=2)        0.592   M0/clkq<0>
    SLICE_X12Y35.COUT    Topcya                0.395   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X12Y41.AMUX    Tcina                 0.177   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X10Y39.D1      net (fanout=1)        0.906   M0/clkq[31]_GND_2_o_add_1_OUT<24>
    SLICE_X10Y39.COUT    Topcyd                0.274   M0/Mcompar_n0001_cy<3>
                                                       M0/Mcompar_n0001_lutdi2
                                                       M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.BMUX    Tcinb                 0.268   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X15Y35.C4      net (fanout=33)       1.259   M0/Mcompar_n0001_cy<5>
    SLICE_X15Y35.CLK     Tas                   0.322   M0/clkq<3>
                                                       M0/clkq_2_rstpot
                                                       M0/clkq_2
    -------------------------------------------------  ---------------------------
    Total                                      5.143ns (2.207ns logic, 2.936ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.130ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X12Y35.A2      net (fanout=2)        0.592   M0/clkq<0>
    SLICE_X12Y35.COUT    Topcya                0.395   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X12Y41.AMUX    Tcina                 0.177   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X10Y39.D1      net (fanout=1)        0.906   M0/clkq[31]_GND_2_o_add_1_OUT<24>
    SLICE_X10Y39.COUT    Topcyd                0.261   M0/Mcompar_n0001_cy<3>
                                                       M0/Mcompar_n0001_lut<3>
                                                       M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.BMUX    Tcinb                 0.268   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X15Y35.C4      net (fanout=33)       1.259   M0/Mcompar_n0001_cy<5>
    SLICE_X15Y35.CLK     Tas                   0.322   M0/clkq<3>
                                                       M0/clkq_2_rstpot
                                                       M0/clkq_2
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (2.194ns logic, 2.936ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.104ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X12Y35.A2      net (fanout=2)        0.592   M0/clkq<0>
    SLICE_X12Y35.COUT    Topcya                0.395   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.BMUX    Tcinb                 0.260   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y39.D2      net (fanout=1)        0.863   M0/clkq[31]_GND_2_o_add_1_OUT<21>
    SLICE_X10Y39.COUT    Topcyd                0.274   M0/Mcompar_n0001_cy<3>
                                                       M0/Mcompar_n0001_lutdi2
                                                       M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.BMUX    Tcinb                 0.268   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X15Y35.C4      net (fanout=33)       1.259   M0/Mcompar_n0001_cy<5>
    SLICE_X15Y35.CLK     Tas                   0.322   M0/clkq<3>
                                                       M0/clkq_2_rstpot
                                                       M0/clkq_2
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (2.214ns logic, 2.890ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point M0/clkq_6 (SLICE_X15Y36.C1), 950 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.088ns (Levels of Logic = 10)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X12Y35.A2      net (fanout=2)        0.592   M0/clkq<0>
    SLICE_X12Y35.COUT    Topcya                0.395   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X12Y41.AMUX    Tcina                 0.177   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X10Y39.D1      net (fanout=1)        0.906   M0/clkq[31]_GND_2_o_add_1_OUT<24>
    SLICE_X10Y39.COUT    Topcyd                0.274   M0/Mcompar_n0001_cy<3>
                                                       M0/Mcompar_n0001_lutdi2
                                                       M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.BMUX    Tcinb                 0.268   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X15Y36.C1      net (fanout=33)       1.204   M0/Mcompar_n0001_cy<5>
    SLICE_X15Y36.CLK     Tas                   0.322   M0/clkq<7>
                                                       M0/clkq_6_rstpot
                                                       M0/clkq_6
    -------------------------------------------------  ---------------------------
    Total                                      5.088ns (2.207ns logic, 2.881ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.075ns (Levels of Logic = 10)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X12Y35.A2      net (fanout=2)        0.592   M0/clkq<0>
    SLICE_X12Y35.COUT    Topcya                0.395   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X12Y41.AMUX    Tcina                 0.177   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X10Y39.D1      net (fanout=1)        0.906   M0/clkq[31]_GND_2_o_add_1_OUT<24>
    SLICE_X10Y39.COUT    Topcyd                0.261   M0/Mcompar_n0001_cy<3>
                                                       M0/Mcompar_n0001_lut<3>
                                                       M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.BMUX    Tcinb                 0.268   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X15Y36.C1      net (fanout=33)       1.204   M0/Mcompar_n0001_cy<5>
    SLICE_X15Y36.CLK     Tas                   0.322   M0/clkq<7>
                                                       M0/clkq_6_rstpot
                                                       M0/clkq_6
    -------------------------------------------------  ---------------------------
    Total                                      5.075ns (2.194ns logic, 2.881ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.049ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X12Y35.A2      net (fanout=2)        0.592   M0/clkq<0>
    SLICE_X12Y35.COUT    Topcya                0.395   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X12Y36.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X12Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X12Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X12Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X12Y40.BMUX    Tcinb                 0.260   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y39.D2      net (fanout=1)        0.863   M0/clkq[31]_GND_2_o_add_1_OUT<21>
    SLICE_X10Y39.COUT    Topcyd                0.274   M0/Mcompar_n0001_cy<3>
                                                       M0/Mcompar_n0001_lutdi2
                                                       M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Mcompar_n0001_cy<3>
    SLICE_X10Y40.BMUX    Tcinb                 0.268   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X15Y36.C1      net (fanout=33)       1.204   M0/Mcompar_n0001_cy<5>
    SLICE_X15Y36.CLK     Tas                   0.322   M0/clkq<7>
                                                       M0/clkq_6_rstpot
                                                       M0/clkq_6
    -------------------------------------------------  ---------------------------
    Total                                      5.049ns (2.214ns logic, 2.835ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M1/clk (SLICE_X17Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M1/clk (FF)
  Destination:          M1/clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M1/clk to M1/clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.DQ      Tcko                  0.198   M1/clk
                                                       M1/clk
    SLICE_X17Y33.D6      net (fanout=2)        0.025   M1/clk
    SLICE_X17Y33.CLK     Tah         (-Th)    -0.215   M1/clk
                                                       M1/clk_BUFG_LUT1_INV_0
                                                       M1/clk
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point M0/clk (SLICE_X15Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M0/clk (FF)
  Destination:          M0/clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M0/clk to M0/clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.DQ      Tcko                  0.198   M0/clk
                                                       M0/clk
    SLICE_X15Y47.D6      net (fanout=9)        0.031   M0/clk
    SLICE_X15Y47.CLK     Tah         (-Th)    -0.215   M0/clk
                                                       M0/clk_INV_1_o1_INV_0
                                                       M0/clk
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point M1/clkq_0 (SLICE_X13Y17.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M1/clkq_0 (FF)
  Destination:          M1/clkq_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M1/clkq_0 to M1/clkq_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y17.AQ      Tcko                  0.198   M1/clkq<3>
                                                       M1/clkq_0
    SLICE_X12Y17.A2      net (fanout=2)        0.374   M1/clkq<0>
    SLICE_X12Y17.AMUX    Topaa                 0.244   M1/Mcount_clkq_cy<3>
                                                       M1/Mcount_clkq_lut<0>_INV_0
                                                       M1/Mcount_clkq_cy<3>
    SLICE_X13Y17.A4      net (fanout=1)        0.109   Result<0>
    SLICE_X13Y17.CLK     Tah         (-Th)    -0.215   M1/clkq<3>
                                                       M1/clkq_0_rstpot
                                                       M1/clkq_0
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.657ns logic, 0.483ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: M1/clkq<3>/CLK
  Logical resource: M1/clkq_0/CK
  Location pin: SLICE_X13Y17.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: M1/clkq<3>/CLK
  Logical resource: M1/clkq_1/CK
  Location pin: SLICE_X13Y17.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.199|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 65078 paths, 0 nets, and 365 connections

Design statistics:
   Minimum period:   5.199ns{1}   (Maximum frequency: 192.345MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 19 07:37:39 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



