# RISC-V æŒ‡ä»¤åº“ (RISC-V Instruction Crates)

ä¸€ä¸ªå¼ºç±»å‹ã€ç±»å‹å®‰å…¨çš„ RISC-V æŒ‡ä»¤æ±‡ç¼–ä¸æ“ä½œåº“ã€‚æœ¬é¡¹ç›®è‡´åŠ›äºæä¾›ä¸€ä¸ªå…¨é¢çš„è§£å†³æ–¹æ¡ˆï¼Œç”¨äºç”Ÿæˆã€è§£æå’Œæ“ä½œ RISC-V æŒ‡ä»¤ã€‚é€šè¿‡è¿‡ç¨‹å®è‡ªåŠ¨ä» `riscv-unified-db` YAML å®šä¹‰ç”ŸæˆæŒ‡ä»¤é›†ä»£ç ï¼Œç¡®ä¿äº†æŒ‡ä»¤çš„å‡†ç¡®æ€§å’Œå®Œæ•´æ€§ã€‚æ”¯æŒ RV32 å’Œ RV64 æ¶æ„ï¼Œè¦†ç›–äº†å¹¿æ³›çš„å·²æ‰¹å‡†å’Œéƒ¨åˆ†è‰æ¡ˆé˜¶æ®µçš„æŒ‡ä»¤é›†æ‰©å±•ã€‚

## ğŸ“‹ ç›®å½•

<!-- @import "[TOC]" {cmd="toc" depthFrom=1 depthTo=6 orderedList=false} -->

<!-- code_chunk_output -->

- [RISC-V æŒ‡ä»¤åº“ (RISC-V Instruction Crates)](#risc-v-æŒ‡ä»¤åº“-risc-v-instruction-crates)
  - [ğŸ“‹ ç›®å½•](#-ç›®å½•)
  - [âœ¨ åŠŸèƒ½ç‰¹æ€§](#-åŠŸèƒ½ç‰¹æ€§)
    - [ğŸ”’ ç±»å‹å®‰å…¨](#-ç±»å‹å®‰å…¨)
    - [ğŸ¯ å¹¿æ³›çš„æŒ‡ä»¤é›†æ”¯æŒ](#-å¹¿æ³›çš„æŒ‡ä»¤é›†æ”¯æŒ)
    - [ğŸ² å¼ºå¤§çš„éšæœºç”Ÿæˆä¸æµ‹è¯•](#-å¼ºå¤§çš„éšæœºç”Ÿæˆä¸æµ‹è¯•)
    - [ğŸ“ ä¾¿æ·çš„æ±‡ç¼–ç”Ÿæˆ](#-ä¾¿æ·çš„æ±‡ç¼–ç”Ÿæˆ)
  - [ğŸ¯ æ”¯æŒçš„æŒ‡ä»¤é›†](#-æ”¯æŒçš„æŒ‡ä»¤é›†)
    - [æ¶æ„æ”¯æŒ](#æ¶æ„æ”¯æŒ)
  - [ğŸš€ å¿«é€Ÿå¼€å§‹](#-å¿«é€Ÿå¼€å§‹)
    - [å®‰è£…](#å®‰è£…)
    - [åŸºç¡€ä½¿ç”¨](#åŸºç¡€ä½¿ç”¨)
    - [éšæœºæŒ‡ä»¤ç”Ÿæˆ](#éšæœºæŒ‡ä»¤ç”Ÿæˆ)
  - [ğŸ“ é¡¹ç›®ç»“æ„](#-é¡¹ç›®ç»“æ„)
    - [ğŸ“¦ å­åŒ…è¯´æ˜](#-å­åŒ…è¯´æ˜)
      - [`riscv-instruction`](#riscv-instruction)
      - [`riscv-instruction-types`](#riscv-instruction-types)
      - [`riscv-instruction-macros`](#riscv-instruction-macros)
      - [`riscv-instruction-parser`](#riscv-instruction-parser)
  - [ğŸ› ï¸ æ›´æ–°ç”Ÿæˆçš„èµ„æºæ–‡ä»¶](#ï¸-æ›´æ–°ç”Ÿæˆçš„èµ„æºæ–‡ä»¶)
    - [æ›´æ–°æ­¥éª¤](#æ›´æ–°æ­¥éª¤)
  - [ğŸ§ª æµ‹è¯•](#-æµ‹è¯•)
    - [æµ‹è¯•è¦æ±‚](#æµ‹è¯•è¦æ±‚)
    - [æ±‡ç¼–å™¨å…¼å®¹æ€§æµ‹è¯•](#æ±‡ç¼–å™¨å…¼å®¹æ€§æµ‹è¯•)
  - [ğŸ“„ è®¸å¯è¯](#-è®¸å¯è¯)

<!-- /code_chunk_output -->




## âœ¨ åŠŸèƒ½ç‰¹æ€§

### ğŸ”’ ç±»å‹å®‰å…¨
- **å¼ºç±»å‹æ£€æŸ¥**: æ‰€æœ‰å¯„å­˜å™¨ï¼ˆæ•´æ•°ã€æµ®ç‚¹ã€å‘é‡ç­‰ï¼‰å’Œç«‹å³æ•°éƒ½æ‹¥æœ‰ä¸¥æ ¼çš„ç±»å‹å®šä¹‰å’ŒéªŒè¯ï¼Œåœ¨ç¼–è¯‘æœŸæ•æ‰é”™è¯¯ã€‚
- **å‚æ•°çº¦æŸ**: è‡ªåŠ¨æ ¡éªŒå¯„å­˜å™¨ç¼–å·ã€ç«‹å³æ•°èŒƒå›´ã€æ“ä½œæ•°é™åˆ¶ï¼ˆå¦‚éé›¶ã€å€æ•°ã€å¥‡å¶æ€§ã€ç¦ç”¨å€¼ï¼‰ç­‰ã€‚

### ğŸ¯ å¹¿æ³›çš„æŒ‡ä»¤é›†æ”¯æŒ
- **å¤šæ¶æ„**: å…¨é¢æ”¯æŒ RV32 å’Œ RV64 æ¶æ„ã€‚
- **æ ‡å‡†ä¸å‹ç¼©æŒ‡ä»¤**: åŒ…æ‹¬æ‰€æœ‰åŸºç¡€æ•´æ•°æŒ‡ä»¤ (I)ã€æ ‡å‡†æ‰©å±• (M, F, D, Q, C, B, V, H, S) ä»¥åŠä¼—å¤š Z* å’Œ S* ç³»åˆ—æ‰©å±•ã€‚
- **çµæ´»çš„æŒ‡ä»¤æ¨¡å—**:
    - `merged_instructions`: æä¾›ç»Ÿä¸€çš„æŒ‡ä»¤è§†å›¾ã€‚å…±äº«æŒ‡ä»¤ï¼ˆè·¨ RV32/RV64 ç›¸åŒï¼‰é€šè¿‡ `SharedInstruction` æšä¸¾è¡¨ç¤ºï¼Œç‰¹å®šäºæ¶æ„çš„æŒ‡ä»¤é€šè¿‡ `SpecificInstruction`ï¼ˆå†…å« `RV32SpecificInstruction` å’Œ `RV64SpecificInstruction`ï¼‰è¡¨ç¤ºã€‚é¡¶å±‚æšä¸¾ä¸º `RiscvInstruction { Shared(SharedInstruction), Specific(SpecificInstruction) }`ã€‚
    - `separated_instructions`: ä¸º RV32 å’Œ RV64 æä¾›å®Œå…¨åˆ†ç¦»çš„æŒ‡ä»¤é›†è§†å›¾ã€‚é¡¶å±‚æšä¸¾ä¸º `RiscvInstruction { RV32(RV32Instruction), RV64(RV64Instruction) }`ï¼Œå…¶ä¸­ `RV32Instruction` å’Œ `RV64Instruction` åˆ†åˆ«åŒ…å«å¯¹åº”æ¶æ„çš„æ‰€æœ‰æ‰©å±•æŒ‡ä»¤ã€‚
- **æ ¸å¿ƒä»£ç ç”±JSONé©±åŠ¨ç”Ÿæˆ**:
    - æŒ‡ä»¤çš„åŸå§‹å®šä¹‰æ¥æºäº RISC-V International çš„ `riscv-unified-db` é¡¹ç›®ä¸­çš„å®˜æ–¹ YAML æ–‡ä»¶ã€‚
    - è¿™äº› YAML æ–‡ä»¶ç»è¿‡ `riscv-instruction-parser` å·¥å…·ï¼ˆæœ¬é¡¹ç›®çš„ä¸€éƒ¨åˆ†ï¼‰å¤„ç†åï¼Œç”Ÿæˆ [`assets/riscv_instructions.json`](assets/riscv_instructions.json) æ–‡ä»¶ã€‚
    - **æœ€é‡è¦çš„ä¸€ç‚¹æ˜¯ï¼š`riscv-instruction` ä¸»åº“ä¸­æ‰€æœ‰æŒ‡ä»¤çš„æšä¸¾ã€ç»“æ„ä½“åŠå…¶æ ¸å¿ƒå®ç°ï¼Œå‡ç”± `riscv-instruction-macros` å­åŒ…ä¸­çš„è¿‡ç¨‹å®åœ¨ç¼–è¯‘æ—¶æ ¹æ® [`assets/riscv_instructions.json`](assets/riscv_instructions.json) çš„å†…å®¹è‡ªåŠ¨ç”Ÿæˆã€‚è¿™æ„å‘³ç€ [`assets/riscv_instructions.json`](assets/riscv_instructions.json) æ–‡ä»¶ç›´æ¥å†³å®šäº†åº“æä¾›çš„æŒ‡ä»¤é›†å’ŒåŠŸèƒ½ã€‚**


### ğŸ² å¼ºå¤§çš„éšæœºç”Ÿæˆä¸æµ‹è¯•
- **çº¦æŸæ„ŸçŸ¥éšæœºç”Ÿæˆ**: å†…å»ºå¯¹æ‰€æœ‰æŒ‡ä»¤å’Œæ“ä½œæ•°ç±»å‹çš„éšæœºç”ŸæˆåŠŸèƒ½ï¼Œä¸¥æ ¼éµå®ˆå…¶ç±»å‹ã€èŒƒå›´å’Œçº¦æŸã€‚
- **å¯é‡ç°æ€§**: æ”¯æŒä½¿ç”¨ç§å­æ§åˆ¶éšæœºæ•°ç”Ÿæˆè¿‡ç¨‹ï¼Œä¾¿äºè°ƒè¯•å’Œå¤ç°é—®é¢˜ã€‚
- **æ±‡ç¼–å™¨å…¼å®¹æ€§æµ‹è¯•**: é€šè¿‡ç”Ÿæˆå¤§é‡éšæœºæŒ‡ä»¤å¹¶ä½¿ç”¨ GNU RISC-V å·¥å…·é“¾ (riscv64-unknown-elf-as)è¿›è¡Œæ±‡ç¼–éªŒè¯ï¼Œç¡®ä¿ç”Ÿæˆçš„æ±‡ç¼–ä»£ç çš„æ­£ç¡®æ€§å’Œå…¼å®¹æ€§ã€‚ç»å¤§å¤šæ•°å·²å®ç°çš„æ‰©å±•éƒ½ç»è¿‡äº†æ­¤æµ‹è¯•ã€‚

### ğŸ“ ä¾¿æ·çš„æ±‡ç¼–ç”Ÿæˆ
- **æ ‡å‡†æ±‡ç¼–è¾“å‡º**: æ‰€æœ‰æŒ‡ä»¤ç±»å‹å‡å®ç°äº† `Display` traitï¼Œå¯è¾“å‡ºç¬¦åˆæ ‡å‡†çš„ RISC-V æ±‡ç¼–è¯­æ³•ã€‚
- **å¯é…ç½®æ ¼å¼**: éƒ¨åˆ†æŒ‡ä»¤æ”¯æŒè‡ªå®šä¹‰æ±‡ç¼–è¾“å‡ºæ ¼å¼ã€‚
- **å…¼å®¹æ€§**: ç”Ÿæˆçš„æ±‡ç¼–ä¸ä¸»æµ RISC-V æ±‡ç¼–å™¨å…¼å®¹ã€‚

## ğŸ¯ æ”¯æŒçš„æŒ‡ä»¤é›†

æœ¬åº“æ”¯æŒå¹¿æ³›çš„ RISC-V æŒ‡ä»¤é›†æ‰©å±•ã€‚ä¸‹è¡¨åˆ—å‡ºäº†ä¸»è¦æ”¯æŒçš„æ‰©å±•åŠå…¶é€šè¿‡ RISC-V GNU å·¥å…·é“¾çš„æµ‹è¯•æƒ…å†µã€‚

-   **æ”¯æŒçŠ¶æ€**: âœ… è¡¨ç¤ºè¯¥æ‰©å±•å·²åœ¨æœ¬åº“ä¸­å®ç°ã€‚
-   **GNU å·¥å…·é“¾æµ‹è¯•**:
    -   âœ…: è¯¥æ‰©å±•çš„æŒ‡ä»¤å·²é€šè¿‡ `riscv64-unknown-elf-as` æ±‡ç¼–å™¨å…¼å®¹æ€§æµ‹è¯•ã€‚
    -   âš ï¸: ç”±äºå½“å‰ `riscv64-unknown-elf-as` å·¥å…·é“¾å¯¹è¿™äº›æŒ‡ä»¤çš„æ”¯æŒä¸å®Œæ•´æˆ–å­˜åœ¨å·²çŸ¥é—®é¢˜ï¼Œè¿™äº›æ‰©å±•çš„éƒ¨åˆ†æˆ–å…¨éƒ¨æŒ‡ä»¤æœªè¿›è¡Œæ±‡ç¼–æµ‹è¯•ï¼Œä½†å·²åœ¨åº“ä¸­å®ç°ã€‚
    -   RV32/RV64: è¡¨ç¤ºæµ‹è¯•ä¸»è¦é’ˆå¯¹ç‰¹å®šæ¶æ„ã€‚

| æ‰©å±•               | æè¿°                                     | æ”¯æŒçŠ¶æ€ | GNU å·¥å…·é“¾æµ‹è¯• | å¤‡æ³¨ (æ¥è‡ªæµ‹è¯•é…ç½®)                              |
| :----------------- | :--------------------------------------- | :------- | :------------- | :----------------------------------------------- |
| **åŸºæœ¬ä¸æ ‡å‡†æ‰©å±•** |                                          |          |                |                                                  |
| I                  | åŸºæœ¬æ•´æ•°æŒ‡ä»¤é›†                           | âœ…        | âœ…              | `rv32i`, `rv64i`                                 |
| M                  | ä¹˜æ³•å’Œé™¤æ³•æ‰©å±•                           | âœ…        | âœ…              | `rv32im`, `rv64im`                               |
| F                  | å•ç²¾åº¦æµ®ç‚¹æ‰©å±•                           | âœ…        | âœ…              | `rv32if_zfa`, `rv64if_zfa`                       |
| D                  | åŒç²¾åº¦æµ®ç‚¹æ‰©å±•                           | âœ…        | âœ…              | `rv32ifd_zfa`, `rv64ifd_zfa`                     |
| Q                  | å››ç²¾åº¦æµ®ç‚¹æ‰©å±•                           | âœ…        | âœ…              | `rv32ifdq_zfa_zfhmin`, `rv64ifdq_zfa_zfhmin`     |
| C                  | å‹ç¼©æŒ‡ä»¤æ‰©å±•                             | âœ…        | âœ…              | `rv32ic`, `rv64ic`                               |
| B                  | ä½æ“ä½œæ‰©å±• (ä½œä¸º Zba/Zbb/Zbc/Zbs çš„é›†åˆ) | âœ…        | âœ…              | `rv32i_zba_zbb_zbc_zbs`, `rv64i_zba_zbb_zbc_zbs` |
| V                  | å‘é‡æ‰©å±•                                 | âœ…        | âœ…              | `rv32iv`, `rv64iv`                               |
| H                  | Hypervisor æ‰©å±•                          | âœ…        | âœ…              | `rv32i_h`, `rv64i_h`                             |
| S                  | ç‰¹æƒæ¶æ„æ‰©å±•                             | âœ…        | âœ…              | `rv32i`, `rv64i` (S æ‰©å±•éšå¼åŒ…å«)                |
| **Z* ç³»åˆ—æ‰©å±•**    |                                          |          |                |                                                  |
| Zfh                | åŠç²¾åº¦æµ®ç‚¹æ‰©å±•                           | âœ…        | âœ…              | `rv32ifd_zfh_zfa`, `rv64ifd_zfh_zfa`             |
| Zicsr              | CSR æ“ä½œæ‰©å±•                             | âœ…        | âœ…              | `rv32i_zicsr`, `rv64i_zicsr`                     |
| Zifencei           | æŒ‡ä»¤æµåŒæ­¥æ‰©å±•                           | âœ…        | âœ…              | `rv32i_zifencei`, `rv64i_zifencei`               |
| Zba                | åœ°å€ç”Ÿæˆä½æ“ä½œæ‰©å±•                       | âœ…        | âœ…              | `rv32i_zba`, `rv64i_zba`                         |
| Zbb                | åŸºæœ¬ä½æ“ä½œæ‰©å±•                           | âœ…        | âœ…              | `rv32i_zbb`, `rv64i_zbb`                         |
| Zbc                | è¿›ä½ä½æ“ä½œæ‰©å±•                           | âœ…        | âœ…              | `rv32i_zbc`, `rv64i_zbc`                         |
| Zbs                | å•ä½ä½æ“ä½œæ‰©å±•                           | âœ…        | âœ…              | `rv32i_zbs`, `rv64i_zbs`                         |
| Zbkb               | ä½æ“ä½œåŠ å¯†æ‰©å±• (åŸºæœ¬)                    | âœ…        | âœ…              | `rv32i_zbkb`, `rv64i_zbkb`                       |
| Zbkx               | ä½æ“ä½œåŠ å¯†æ‰©å±• (äº¤å‰)                    | âœ…        | âœ…              | `rv32i_zbkx`, `rv64i_zbkx`                       |
| Zkn                | åŠ å¯†NISTç®—æ³•æ‰©å±•                         | âœ…        | âœ… (RV64 Only)  | `rv64i_zkn`                                      |
| Zknd               | NIST AESè§£å¯†æ‰©å±•                         | âœ…        | âœ…              | `rv32i_zknd`, `rv64i_zknd`                       |
| Zkne               | NIST AESåŠ å¯†æ‰©å±•                         | âœ…        | âœ…              | `rv32i_zkne`, `rv64i_zkne`                       |
| Zknh               | NIST SHAå“ˆå¸Œæ‰©å±•                         | âœ…        | âœ…              | `rv32i_zknh`, `rv64i_zknh`                       |
| Zks                | åŠ å¯†ShangMiç®—æ³•æ‰©å±•                      | âœ…        | âœ…              | `rv32i_zks`, `rv64i_zks`                         |
| Zcb                | å‹ç¼©åŸºæœ¬æ‰©å±• (ä½æ“ä½œç›¸å…³)                | âœ…        | âœ…              | `rv32ic_zcb_zbb_m`, `rv64ic_zcb_zbb_zba_m`       |
| Zcd                | å‹ç¼©åŒç²¾åº¦æµ®ç‚¹æ‰©å±•                       | âœ…        | âœ…              | `rv32ifd_zcd`, `rv64ifd_zcd`                     |
| Zcf                | å‹ç¼©å•ç²¾åº¦æµ®ç‚¹æ‰©å±•                       | âœ…        | âœ… (RV32 Only)  | `rv32if_zcf`                                     |
| Zcmp               | å‹ç¼©æŒ‡é’ˆæ“ä½œæ‰©å±•                         | âœ…        | âœ…              | `rv32ic_zcmp`, `rv64ic_zcmp`                     |
| Zcmop              | å‹ç¼©æ¡ä»¶ç§»åŠ¨/åŸå­æ“ä½œæ‰©å±•                | âœ…        | âœ…              | `rv32ic_zcmop_zacas`, `rv64ic_zcmop`             |
| Zfbfmin            | æ ‡é‡BF16è½¬æ¢æ‰©å±•                         | âœ…        | âœ…              | `rv32if_zfbfmin`, `rv64if_zfbfmin`               |
| Zicbom             | ç¼“å­˜å—ç®¡ç†æ‰©å±•                           | âœ…        | âœ…              | `rv32i_zicbom`, `rv64i_zicbom`                   |
| Zicboz             | ç¼“å­˜å—æ¸…é›¶æ‰©å±•                           | âœ…        | âœ…              | `rv32i_zicboz`, `rv64i_zicboz`                   |
| Zicfilp            | æ§åˆ¶æµå®Œæ•´æ€§æ‰©å±•                         | âœ…        | âœ…              | `rv32i_zicfilp`, `rv64i_zicfilp`                 |
| Zicfiss            | å½±å­æ ˆæ‰©å±•                               | âœ…        | âœ…              | `rv32i_zicfiss`, `rv64i_zicfiss`                 |
| Zicond             | æ¡ä»¶æ“ä½œæ‰©å±•                             | âœ…        | âœ…              | `rv32i_zicond`, `rv64i_zicond`                   |
| Zilsd              | è´Ÿè½½å­˜å‚¨æˆå¯¹æ‰©å±•                         | âœ…        | âš ï¸              | å·¥å…·é“¾å°šä¸æ”¯æŒ `zilsd`                           |
| Zimop              | å¯èƒ½æ“ä½œæ‰©å±•                             | âœ…        | âœ…              | `rv32i_zimop`, `rv64i_zimop`                     |
| Zaamo              | åŸå­å†…å­˜æ“ä½œæ‰©å±•                         | âœ…        | âœ…              | `rv32ia_zaamo`, `rv64ia_zaamo`                   |
| Zabha              | å­—èŠ‚å’ŒåŠå­—åŸå­æ“ä½œæ‰©å±•                   | âœ…        | âœ…              | `rv32ia_zabha_zacas`, `rv64ia_zabha_zacas`       |
| Zacas              | æ¯”è¾ƒäº¤æ¢åŸå­æ“ä½œæ‰©å±•                     | âœ…        | âœ…              | `rv32ia_zacas`, `rv64ia_zacas`                   |
| Zalasr             | åŠ è½½ä¿ç•™/å­˜å‚¨æ¡ä»¶æ‰©å±•                    | âœ…        | âš ï¸              | å·¥å…·é“¾å°šä¸æ”¯æŒ `zalasr`                          |
| Zalrsc             | LR/SCåŸå­æ“ä½œæ‰©å±•                        | âœ…        | âœ…              | `rv32ia`, `rv64ia`                               |
| Zawrs              | ç­‰å¾…ä¿ç•™é›†æ‰©å±•                           | âœ…        | âœ…              | `rv32i_zawrs`, `rv64i_zawrs`                     |
| Zvbb               | å‘é‡åŸºæœ¬ä½æ“ä½œæ‰©å±•                       | âœ…        | âœ…              | `rv32iv_zvbb`, `rv64iv_zvbb`                     |
| Zvbc               | å‘é‡è¿›ä½ä½æ“ä½œæ‰©å±•                       | âœ…        | âœ…              | `rv32iv_zvbc`, `rv64iv_zvbc`                     |
| Zvfbfmin           | å‘é‡BF16è½¬æ¢æ‰©å±•                         | âœ…        | âœ…              | `rv32ifv_zvfbfmin`, `rv64ifv_zvfbfmin`           |
| Zvfbfwma           | å‘é‡BF16ä¹˜åŠ æ‰©å±•                         | âœ…        | âœ…              | `rv32ifv_zvfbfwma`, `rv64ifv_zvfbfwma`           |
| Zvkg               | å‘é‡GCM/GMACæ‰©å±•                         | âœ…        | âœ…              | `rv32iv_zvkg`, `rv64iv_zvkg`                     |
| Zvkned             | å‘é‡NIST AESæ‰©å±•                         | âœ…        | âœ…              | `rv32iv_zvkned`, `rv64iv_zvkned`                 |
| Zvknha             | å‘é‡NIST SHA-2æ‰©å±•                       | âœ…        | âœ…              | `rv32iv_zvknha`, `rv64iv_zvknha`                 |
| Zvks               | å‘é‡ShangMiæ‰©å±•                          | âœ…        | âœ…              | `rv32iv_zvks`, `rv64iv_zvks`                     |
| **S* ç³»åˆ—æ‰©å±•**    |                                          |          |                |                                                  |
| Sdext              | è°ƒè¯•æ‰©å±•                                 | âœ…        | âœ…              | `rv32i_sdext`, `rv64i_sdext`                     |
| Smdbltrp           | Mæ¨¡å¼åŒé™·é˜±æ‰©å±•                          | âœ…        | âœ…              | `rv32i_smdbltrp_smctr`, `rv64i_smdbltrp_smctr`   |
| Smrnmi             | Mæ¨¡å¼å¯æ¢å¤éå±è”½ä¸­æ–­æ‰©å±•                | âœ…        | âš ï¸              | å·¥å…·é“¾å°šä¸æ”¯æŒ `smrnmi`                          |
| Svinval            | ç»†ç²’åº¦åœ°å€è½¬æ¢ç¼“å­˜æ— æ•ˆåŒ–æ‰©å±•             | âœ…        | âœ…              | `rv32i_svinval`, `rv64i_svinval`                 |

*æ³¨æ„: ä¸Šè¿°åˆ—è¡¨å¯èƒ½å¹¶éè¯¦å°½æ— é—ï¼Œå®Œæ•´çš„æ”¯æŒç»†èŠ‚å’ŒæŒ‡ä»¤åˆ—è¡¨è¯·å‚é˜… [`assets/riscv_detailed_extension_report.md`](assets/riscv_detailed_extension_report.md) æˆ–ç”Ÿæˆçš„ä»£ç ã€‚éƒ¨åˆ†éå¸¸è§æˆ–ç‰¹å®šé¢†åŸŸçš„æ‰©å±•å¯èƒ½æœªåœ¨æ­¤å¤„ä¸€ä¸€åˆ—å‡ºã€‚*

### æ¶æ„æ”¯æŒ

-   **RV32**: å®Œæ•´æ”¯æŒ 32 ä½ RISC-V æ¶æ„çš„æŒ‡ä»¤ã€‚
-   **RV64**: å®Œæ•´æ”¯æŒ 64 ä½ RISC-V æ¶æ„çš„æŒ‡ä»¤ã€‚
-   **å…±äº«æŒ‡ä»¤**: è®¸å¤šæŒ‡ä»¤åœ¨ RV32 å’Œ RV64 ä¹‹é—´æ˜¯å…±äº«çš„ï¼Œæœ¬åº“é€šè¿‡ `merged_instructions` æ¨¡å—æä¾›äº†ç»Ÿä¸€å¤„ç†æ–¹å¼ã€‚
-   **ç‰¹å®šæŒ‡ä»¤**: é’ˆå¯¹ RV32 æˆ– RV64 ç‰¹æœ‰çš„æŒ‡ä»¤ï¼ˆå¦‚ `ADDW` ä»…ç”¨äº RV64ï¼‰ï¼Œæœ¬åº“ä¹Ÿè¿›è¡Œäº†åŒºåˆ†å’Œæ”¯æŒã€‚

## ğŸš€ å¿«é€Ÿå¼€å§‹

### å®‰è£…

å°†ä»¥ä¸‹å†…å®¹æ·»åŠ åˆ°æ‚¨çš„ `Cargo.toml` ä¸­ï¼š

```toml
[dependencies]
riscv-instruction = { git = "https://github.com/canxin121/riscv-instruction-crates" }
```

### åŸºç¡€ä½¿ç”¨

æœ¬åº“æä¾›ä¸¤ç§ä¸»è¦çš„æŒ‡ä»¤è®¿é—®æ–¹å¼ï¼š`merged_instructions` å’Œ `separated_instructions`ã€‚

**1. ä½¿ç”¨ `merged_instructions` (åˆå¹¶æŒ‡ä»¤è§†å›¾):**

æ­¤æ¨¡å—å°†è·¨ RV32/RV64 å…±äº«çš„æŒ‡ä»¤èšåˆï¼Œå¹¶ä¸ºç‰¹å®šäºæ¶æ„çš„æŒ‡ä»¤æä¾›å•ç‹¬çš„æšä¸¾ã€‚

```rust
// filepath: riscv-instruction/examples/merged_usage.rs
use riscv_instruction::merged_instructions::*;

fn main() -> Result<(), Box<dyn std::error::Error>> {
    // åˆ›å»ºå¯„å­˜å™¨
    let xd = IntegerRegister::new(1)?;
    let xs1 = IntegerRegister::new(2)?;
    let xs2 = IntegerRegister::new(3)?;

    // åˆ›å»ºä¸€ä¸ªå…±äº«æŒ‡ä»¤ (ä¾‹å¦‚ï¼šADD)
    let add_inst = RiscvInstruction::Shared(SharedInstruction::I(ISharedInstructions::ADD {
        xd,
        xs1,
        xs2,
    }));
    println!("Merged ADD: {}", add_inst); // è¾“å‡º: add x1, x2, x3

    // åˆ›å»ºä¸€ä¸ª RV64 ç‰¹æœ‰çš„æŒ‡ä»¤ (ä¾‹å¦‚ï¼šADDW)
    let addw_inst = RiscvInstruction::Specific(SpecificInstruction::RV64(
        RV64SpecificInstruction::I(RV64ISpecificInstructions::ADDW { xd, xs1, xs2 }),
    ));
    println!("Merged ADDW (RV64): {}", addw_inst); // è¾“å‡º: addw x1, x2, x3

    Ok(())
}
```

**2. ä½¿ç”¨ `separated_instructions` (åˆ†ç¦»æŒ‡ä»¤è§†å›¾):**

æ­¤æ¨¡å—ä¸º RV32 å’Œ RV64 æä¾›å„è‡ªç‹¬ç«‹çš„å®Œæ•´æŒ‡ä»¤é›†æšä¸¾ã€‚

```rust
// filepath: riscv-instruction/examples/separated_usage.rs
use riscv_instruction::separated_instructions::*;

fn main() -> Result<(), Box<dyn std::error::Error>> {
    // åˆ›å»ºå¯„å­˜å™¨
    let xd = IntegerRegister::new(5)?;
    let xs1 = IntegerRegister::new(6)?;
    let xs2 = IntegerRegister::new(7)?;

    // åˆ›å»ºç«‹å³æ•° (å‡è®¾ä¸º12ä½ç«‹å³æ•°ç±»å‹)
    let imm12 = riscv_instruction_types::Immediate::<12>::new(200)?;

    // åˆ›å»ºä¸€æ¡ RV32I æŒ‡ä»¤ (ä¾‹å¦‚ï¼šADDI)
    let addi_rv32_inst = RiscvInstruction::RV32(RV32Instruction::I(RV32IInstructions::ADDI {
        xd,
        xs1,
        imm: imm12,
    }));
    println!("Separated ADDI (RV32): {}", addi_rv32_inst); // è¾“å‡º: addi x5, x6, 200

    // åˆ›å»ºä¸€æ¡ RV64M æŒ‡ä»¤ (ä¾‹å¦‚ï¼šMULW)
    let mulw_rv64_inst =
        RiscvInstruction::RV64(RV64Instruction::M(RV64MInstructions::MULW { xd, xs1, xs2 }));
    println!("Separated MULW (RV64): {}", mulw_rv64_inst); // è¾“å‡º: mulw x5, x6, x7

    Ok(())
}
```

### éšæœºæŒ‡ä»¤ç”Ÿæˆ

**1. ä½¿ç”¨ `merged_instructions` è¿›è¡Œéšæœºç”Ÿæˆ:**

```rust
// filepath: riscv-instruction/examples/random_merged_example.rs
use riscv_instruction::merged_instructions::*;

fn main() {
    let mut rng = rand::rng();

    // ç”Ÿæˆä¸€ä¸ªéšæœºæŒ‡ä»¤ (å¯èƒ½æ˜¯å…±äº«çš„æˆ–ç‰¹å®šäºæ¶æ„çš„)
    let random_merged_inst = RiscvInstruction::random_with_rng(&mut rng);
    println!("Random Merged Instruction: {}", random_merged_inst);

    // ç”Ÿæˆä¸€ä¸ªéšæœºçš„å…±äº«æŒ‡ä»¤
    let random_shared_inst = SharedInstruction::random_with_rng(&mut rng);
    println!("Random Shared Instruction: {}", random_shared_inst);

    // ç”Ÿæˆä¸€ä¸ªéšæœºçš„ RV32 ç‰¹æœ‰æŒ‡ä»¤
    let random_rv32_specific_inst = RV32SpecificInstruction::random_with_rng(&mut rng);
    println!(
        "Random RV32 Specific Instruction: {}",
        random_rv32_specific_inst
    );
}
```

**2. ä½¿ç”¨ `separated_instructions` è¿›è¡Œéšæœºç”Ÿæˆ:**

```rust
// filepath: riscv-instruction/examples/random_separated_example.rs
use riscv_instruction::separated_instructions::*;

fn main() {
    let mut rng = rand::rng();

    // ç”Ÿæˆä¸€ä¸ªéšæœºçš„ RV32 æŒ‡ä»¤ (æ¥è‡ªå…¶ä»»ä½•æ‰©å±•)
    let random_rv32_inst = RV32Instruction::random_with_rng(&mut rng);
    println!("Random RV32 Instruction: {}", random_rv32_inst);

    // ç”Ÿæˆä¸€ä¸ªéšæœºçš„ RV64 æŒ‡ä»¤ (æ¥è‡ªå…¶ä»»ä½•æ‰©å±•)
    let random_rv64_inst = RV64Instruction::random_with_rng(&mut rng);
    println!("Random RV64 Instruction: {}", random_rv64_inst);

    // ä»ç‰¹å®šçš„ RV64 æ‰©å±•ä¸­ç”ŸæˆéšæœºæŒ‡ä»¤ (ä¾‹å¦‚ï¼šRV64M)
    let random_rv64m_inst = RV64MInstructions::random_with_rng(&mut rng);
    println!("Random RV64M Instruction: {}", random_rv64m_inst);
}
```

## ğŸ“ é¡¹ç›®ç»“æ„

æœ¬é¡¹ç›®é‡‡ç”¨ Cargo å·¥ä½œç©ºé—´ç»“æ„ï¼ŒåŒ…å«ä»¥ä¸‹ä¸»è¦å­åŒ…ï¼š

```
riscv-instruction-crates/
â”œâ”€â”€ riscv-instruction/          # ä¸»åº“ï¼Œæä¾›ç”¨æˆ·æ¥å£ï¼Œå¯¼å‡ºç”Ÿæˆçš„æŒ‡ä»¤æšä¸¾
â”œâ”€â”€ riscv-instruction-types/    # åŸºç¡€ç±»å‹å®šä¹‰ï¼ˆå¯„å­˜å™¨ã€ç«‹å³æ•°ã€çº¦æŸç­‰ï¼‰
â”œâ”€â”€ riscv-instruction-macros/   # è¿‡ç¨‹å®ï¼ˆå¦‚ DeriveInstructionDisplay, DeriveRandom, DeriveValidatedValueï¼‰å’Œä»£ç ç”Ÿæˆé€»è¾‘
â”œâ”€â”€ riscv-instruction-parser/   # ä» YAML è§£ææŒ‡ä»¤å®šä¹‰å¹¶è¿›è¡Œä¿®å¤å’Œè½¬æ¢çš„å·¥å…·
â””â”€â”€ assets/
    â”œâ”€â”€ riscv-unified-db/       # Git submodule: RISC-V å®˜æ–¹æŒ‡ä»¤å®šä¹‰ YAML æ–‡ä»¶
    â””â”€â”€ riscv_instructions.json # ä» YAML è§£æå¹¶è½¬æ¢åä¾›å®ä½¿ç”¨çš„ JSON æŒ‡ä»¤å®šä¹‰æ–‡ä»¶
    â””â”€â”€ riscv_detailed_extension_report.md # è‡ªåŠ¨ç”Ÿæˆçš„æŒ‡ä»¤é›†æƒ…å†µæŠ¥å‘Š
```

### ğŸ“¦ å­åŒ…è¯´æ˜

#### `riscv-instruction`
-   ç”¨æˆ·ç›´æ¥äº¤äº’çš„ä¸»åº“ã€‚
-   é€šè¿‡ `merged_instructions` å’Œ `separated_instructions` ä¸¤ä¸ªæ¨¡å—å¯¼å‡ºæ‰€æœ‰è‡ªåŠ¨ç”Ÿæˆçš„ RISC-V æŒ‡ä»¤æšä¸¾å’Œç›¸å…³ç±»å‹ã€‚
-   åŒ…å«æ±‡ç¼–å™¨å…¼å®¹æ€§æµ‹è¯•ã€‚

#### `riscv-instruction-types`
-   å®šä¹‰äº†æ‰€æœ‰åŸºç¡€æ•°æ®ç±»å‹ï¼Œä¾‹å¦‚ï¼š
    -   å„ç§å¯„å­˜å™¨ç±»å‹ (`IntegerRegister`, `FloatingPointRegister`, `VectorRegister` ç­‰)ã€‚
    -   å‚æ•°åŒ–çš„ç«‹å³æ•°ç±»å‹ (`Immediate<N>`, `SignedImmediate<N>`, `UImmediate<N>`)ã€‚
    -   ç”¨äºå¼ºç±»å‹æ£€æŸ¥çš„çº¦æŸç±»å‹å’Œç‰¹è´¨ (`ValidatedValue`, `Random` ç­‰)ã€‚
    -   CSR åœ°å€ã€èˆå…¥æ¨¡å¼ã€Fence æ¨¡å¼ç­‰ç‰¹æ®Šç±»å‹ã€‚

#### `riscv-instruction-macros`
-   å®ç°äº†æ ¸å¿ƒçš„è¿‡ç¨‹å®ï¼š
    -   `generate_merged_riscv_instructions!`: ä» [`assets/riscv_instructions.json`](assets/riscv_instructions.json) ç”Ÿæˆåˆå¹¶è§†å›¾çš„æŒ‡ä»¤æšä¸¾ã€‚
    -   `generate_separated_riscv_instructions!`: ä» [`assets/riscv_instructions.json`](assets/riscv_instructions.json) ç”Ÿæˆåˆ†ç¦»è§†å›¾çš„æŒ‡ä»¤æšä¸¾ã€‚
    -   `DeriveInstructionDisplay`: ä¸ºæŒ‡ä»¤æšä¸¾è‡ªåŠ¨å®ç° `std::fmt::Display` ä»¥è¾“å‡ºæ±‡ç¼–ä»£ç ã€‚
    -   `DeriveRandom`: ä¸ºæŒ‡ä»¤æšä¸¾å’Œæ“ä½œæ•°ç±»å‹è‡ªåŠ¨å®ç°éšæœºç”Ÿæˆé€»è¾‘ã€‚
    -   `DeriveValidatedValue`: ä¸ºæ“ä½œæ•°æ–°ç±»å‹è‡ªåŠ¨å®ç°å€¼éªŒè¯å’Œçº¦æŸé€»è¾‘ã€‚
-   åŒ…å«ä»è§£æåçš„ `Instruction` ç»“æ„åˆ—è¡¨ç”Ÿæˆ Rust ä»£ç çš„é€»è¾‘ã€‚

#### `riscv-instruction-parser`
-   è´Ÿè´£è§£æ `riscv-unified-db` ä¸­çš„ YAML æŒ‡ä»¤å®šä¹‰æ–‡ä»¶ã€‚
-   å¯¹è§£æçš„åŸå§‹æŒ‡ä»¤æ•°æ®è¿›è¡Œå¿…è¦çš„ä¿®æ­£å’Œè§„èŒƒåŒ–ï¼ˆä¾‹å¦‚ï¼Œç»Ÿä¸€æ“ä½œæ•°åç§°ï¼Œå¤„ç†æ±‡ç¼–è¯­æ³•å˜ä½“ï¼‰ã€‚
-   å°†å¤„ç†åçš„æŒ‡ä»¤æ•°æ®åºåˆ—åŒ–ä¸º [`assets/riscv_instructions.json`](assets/riscv_instructions.json) æ–‡ä»¶ï¼Œä¾›å®ä½¿ç”¨ã€‚
-   ç”Ÿæˆè¯¦ç»†çš„æŒ‡ä»¤é›†æ”¯æŒæŠ¥å‘Š [`assets/riscv_detailed_extension_report.md`](assets/riscv_detailed_extension_report.md)ã€‚


## ğŸ› ï¸ æ›´æ–°ç”Ÿæˆçš„èµ„æºæ–‡ä»¶

æœ¬é¡¹ç›®çš„æ ¸å¿ƒæŒ‡ä»¤å®šä¹‰ ([`assets/riscv_instructions.json`](assets/riscv_instructions.json)) å’Œè¯¦ç»†çš„æ‰©å±•æ”¯æŒæŠ¥å‘Š ([`assets/riscv_detailed_extension_report.md`](assets/riscv_detailed_extension_report.md)) æ˜¯é€šè¿‡ `riscv-instruction-parser` å­åŒ…ä¸­çš„å·¥å…·è‡ªåŠ¨ç”Ÿæˆçš„ã€‚å¦‚æœæ‚¨éœ€è¦åŸºäºæœ€æ–°çš„ `riscv-unified-db`ï¼ˆRISC-V å®˜æ–¹æŒ‡ä»¤å®šä¹‰ YAML æ–‡ä»¶ï¼‰æˆ–å¯¹è§£æ/ä¿®å¤é€»è¾‘è¿›è¡Œäº†ä¿®æ”¹ï¼Œå¯ä»¥æŒ‰ä»¥ä¸‹æ­¥éª¤é‡æ–°ç”Ÿæˆè¿™äº›æ–‡ä»¶ã€‚

### æ›´æ–°æ­¥éª¤

1.  **ç¡®ä¿ `riscv-unified-db` æ˜¯æœ€æ–°çš„**:
    `riscv-unified-db` æ˜¯ä½œä¸º Git submodule é›†æˆåœ¨ `assets/` ç›®å½•ä¸‹çš„ã€‚åœ¨ç”Ÿæˆæ–‡ä»¶ä¹‹å‰ï¼Œè¯·ç¡®ä¿å®ƒæ˜¯æœ€æ–°çš„ã€‚
    ```bash
    # åœ¨é¡¹ç›®æ ¹ç›®å½•ä¸‹
    git submodule update --init --recursive
    git submodule foreach git pull origin main
    ```

2.  **è¿è¡Œè§£æå’Œç”Ÿæˆè„šæœ¬**:
    `riscv-instruction-parser` åŒ…å†…åŒ…å«ä¸€ä¸ªå¯æ‰§è¡Œç›®æ ‡ï¼Œç”¨äºæ‰§è¡Œè§£æã€ä¿®å¤ã€åºåˆ—åŒ–ä¸º JSON ä»¥åŠç”Ÿæˆ Markdown æŠ¥å‘Šçš„å®Œæ•´æµç¨‹ã€‚
    ```bash
    # åœ¨é¡¹ç›®æ ¹ç›®å½•ä¸‹è¿è¡Œ
    cargo run --package riscv-instruction-parser
    ```
    æ‰§è¡Œæ­¤å‘½ä»¤åï¼Œ[`assets/riscv_instructions.json`](assets/riscv_instructions.json) å’Œ [`assets/riscv_detailed_extension_report.md`](assets/riscv_detailed_extension_report.md) å°†ä¼šè¢«æ›´æ–°ã€‚


## ğŸ§ª æµ‹è¯•

### æµ‹è¯•è¦æ±‚

ä¸ºäº†è¿è¡Œå®Œæ•´çš„æ±‡ç¼–å™¨å…¼å®¹æ€§æµ‹è¯•ï¼Œæ‚¨éœ€è¦åœ¨æ‚¨çš„ç³»ç»Ÿä¸Šå®‰è£… RISC-V GNU å·¥å…·é“¾ï¼Œç‰¹åˆ«æ˜¯ `riscv64-unknown-elf-as` æ±‡ç¼–å™¨ã€‚

```bash
# Ubuntu/Debian ç¤ºä¾‹
sudo apt-get install gcc-riscv64-unknown-elf

# å…¶ä»–ç³»ç»Ÿæˆ–ä»æºç å®‰è£…ï¼Œè¯·å‚è€ƒå®˜æ–¹æ–‡æ¡£ï¼š
# https://github.com/riscv-collab/riscv-gnu-toolchain
```

### æ±‡ç¼–å™¨å…¼å®¹æ€§æµ‹è¯•

æœ¬åº“åŒ…å«ä¸€ä¸ªå…¨é¢çš„è‡ªåŠ¨åŒ–æµ‹è¯•å¥—ä»¶ï¼Œç”¨äºéªŒè¯ç”Ÿæˆçš„æŒ‡ä»¤æ±‡ç¼–è¾“å‡ºä¸ GNU RISC-V æ±‡ç¼–å™¨çš„å…¼å®¹æ€§ã€‚

```bash
# åœ¨ riscv-instruction å­åŒ…ç›®å½•ä¸‹è¿è¡Œæµ‹è¯•
cd riscv-instruction
cargo test --release -- --show-output
```

æµ‹è¯•æµç¨‹å¤§è‡´å¦‚ä¸‹ï¼š
1.  å¯¹äºæ¯ä¸ªæ”¯æŒçš„æŒ‡ä»¤é›†æ‰©å±•ï¼ˆåŠå…¶ RV32/RV64 å˜ä½“ï¼‰ï¼š
    a.  éšæœºç”Ÿæˆå¤§é‡ï¼ˆä¾‹å¦‚ 10,000 æ¡ï¼‰è¯¥æ‰©å±•çš„æŒ‡ä»¤ã€‚
    b.  å°†è¿™äº›æŒ‡ä»¤è¾“å‡ºä¸ºæ±‡ç¼–ä»£ç ï¼Œå¹¶åˆ›å»ºä¸€ä¸ªå®Œæ•´çš„æ±‡ç¼–æ–‡ä»¶ (`.S`)ã€‚
    c.  ä½¿ç”¨ `riscv64-unknown-elf-as` å¹¶é…åˆé€‚å½“çš„ `-march` å‚æ•°å°è¯•æ±‡ç¼–è¯¥æ–‡ä»¶ã€‚
    d.  éªŒè¯æ±‡ç¼–è¿‡ç¨‹æ˜¯å¦æˆåŠŸï¼Œæ— é”™è¯¯è¾“å‡ºã€‚
2.  å¦‚æœä»»ä½•æµ‹è¯•ç”¨ä¾‹å¤±è´¥ï¼Œä¼šç”Ÿæˆè¯¦ç»†çš„é”™è¯¯æ—¥å¿—å’Œå¯¹åº”çš„æ±‡ç¼–æ–‡ä»¶ï¼Œå­˜æ”¾åœ¨ `riscv-instruction/error_logs` ç›®å½•ä¸­ï¼Œä¾¿äºåˆ†æã€‚

ç›®å‰ï¼Œç»å¤§å¤šæ•°å·²å®ç°çš„æŒ‡ä»¤æ‰©å±•éƒ½å·²é€šè¿‡æ­¤å…¼å®¹æ€§æµ‹è¯•ã€‚å°‘æ•°å‡ ä¸ªæ‰©å±•ï¼ˆå¦‚ `Zalasr`, `Zilsd`, `Smrnmi`ï¼‰ç”±äºå½“å‰ç‰ˆæœ¬çš„ `riscv64-unknown-elf-as` å·¥å…·é“¾å°šä¸æ”¯æŒæˆ–æ”¯æŒä¸å®Œå–„ï¼Œæš‚æ—¶æ— æ³•è¿›è¡Œæ±‡ç¼–æµ‹è¯•ï¼Œä½†è¿™éƒ¨åˆ†æŒ‡ä»¤çš„ç±»å‹å®šä¹‰å’Œéšæœºç”Ÿæˆé€»è¾‘ä¾ç„¶åœ¨åº“ä¸­æä¾›ã€‚



## ğŸ“„ è®¸å¯è¯

æœ¬é¡¹ç›®é‡‡ç”¨ MIT æˆ– Apache-2.0 åŒé‡è®¸å¯è¯ã€‚è¯¦è§ï¼š

-   [MIT License](LICENSE-MIT)
-   [Apache License 2.0](LICENSE-APACHE)