<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top_embed.twx top_embed.ncd -o top_embed.twr top_embed.pcf

</twCmdLine><twDesign>top_embed.ncd</twDesign><twDesignPath>top_embed.ncd</twDesignPath><twPCF>top_embed.pcf</twPCF><twPcfPath>top_embed.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="vq100"><twDevName>xc3s50a</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X22Y31.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.648</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>7.846</twDel><twSUTime>0.802</twSUTime><twTotPathDel>8.648</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X7Y20.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y20.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y19.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y19.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y31.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y31.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>4.110</twLogDel><twRouteDel>4.538</twRouteDel><twTotDel>8.648</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X18Y5.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.575</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>4.189</twDel><twSUTime>0.386</twSUTime><twTotPathDel>4.575</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X7Y20.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y20.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y5.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y5.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.783</twLogDel><twRouteDel>2.792</twRouteDel><twTotDel>4.575</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X16Y20.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.950</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>2.148</twDel><twSUTime>0.802</twSUTime><twTotPathDel>2.950</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X7Y20.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y20.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y20.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>1.443</twRouteDel><twTotDel>2.950</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X16Y20.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>2.223</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.718</twDel><twSUTime>-0.505</twSUTime><twTotPathDel>2.223</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X7Y20.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y20.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y20.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>1.154</twRouteDel><twTotDel>2.223</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X18Y5.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>3.524</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>3.351</twDel><twSUTime>-0.173</twSUTime><twTotPathDel>3.524</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X7Y20.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y20.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y5.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y5.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.291</twLogDel><twRouteDel>2.233</twRouteDel><twTotDel>3.524</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X22Y31.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMinDelay" ><twTotDel>6.782</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>6.277</twDel><twSUTime>-0.505</twSUTime><twTotPathDel>6.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X7Y20.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y20.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y19.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y19.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y31.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y31.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.152</twLogDel><twRouteDel>3.630</twRouteDel><twTotDel>6.782</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="22" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y20.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.166</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>6.166</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y20.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.138</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.986</twLogDel><twRouteDel>4.180</twRouteDel><twTotDel>6.166</twTotDel><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.065</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>6.065</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y20.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.138</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>2.031</twLogDel><twRouteDel>4.034</twRouteDel><twTotDel>6.065</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.812</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.812</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y27.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.138</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>2.016</twLogDel><twRouteDel>3.796</twRouteDel><twTotDel>5.812</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="29" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.903</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y26.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathFromToDelay"><twSlack>13.097</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.903</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X22Y26.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>0.841</twRouteDel><twTotDel>1.903</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y26.BY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="32"><twSlack>1.387</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X22Y26.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>0.673</twRouteDel><twTotDel>1.387</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 83.333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 83.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="" slack="17.831" period="20.833" constraintValue="20.833" deviceLimit="3.002" freqLimit="333.111" physResource="clk_wizard_instance/DCM_SP_INST/CLKFX" logResource="clk_wizard_instance/DCM_SP_INST/CLKFX" locationPin="DCM_X0Y0.CLKFX" clockNet="clk_wizard_instance/CLKFX_BUF"/><twPinLimit anchorID="36" type="MINPERIOD" name="Tdcmpco" slack="38.638" period="41.666" constraintValue="41.666" deviceLimit="3.029" freqLimit="330.142" physResource="clk_wizard_instance/DCM_SP_INST/CLK2X" logResource="clk_wizard_instance/DCM_SP_INST/CLK2X" locationPin="DCM_X0Y0.CLK2X" clockNet="clk_wizard_instance/CLK2X_BUF"/><twPinLimit anchorID="37" type="MAXPERIOD" name="Tdcmpco" slack="58.334" period="41.666" constraintValue="41.666" deviceLimit="100.000" freqLimit="10.000" physResource="clk_wizard_instance/DCM_SP_INST/CLK2X" logResource="clk_wizard_instance/DCM_SP_INST/CLK2X" locationPin="DCM_X0Y0.CLK2X" clockNet="clk_wizard_instance/CLK2X_BUF"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;</twConstName><twItemCnt>8490</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1169</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>21.526</twMinPer></twConstHead><twPathRptBanner iPaths="202" iCriticalPaths="0" sType="EndPoint">Paths for end point ilx_instance/flag_sel_clok (SLICE_X7Y13.CE), 202 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.070</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_5</twSrc><twDest BELType="FF">ilx_instance/flag_sel_clok</twDest><twTotPathDel>10.609</twTotPathDel><twClkSkew dest = "0.894" src = "1.048">0.154</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_5</twSrc><twDest BELType='FF'>ilx_instance/flag_sel_clok</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X2Y15.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;5&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ilx_instance/Msub__sub0000_lut&lt;5&gt;_INV_0</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>make_pulse_instance/clk_2_5Mhz</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/_sub0000&lt;8&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;8&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/_sub0000&lt;10&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>ilx_instance/_sub0000&lt;12&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y22.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>ilx_instance/_sub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;13&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_lut&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp><twBEL>ilx_instance/flag_sel_clok_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/flag_sel_clok</twComp><twBEL>ilx_instance/flag_sel_clok</twBEL></twPathDel><twLogDel>5.248</twLogDel><twRouteDel>5.361</twRouteDel><twTotDel>10.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.105</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_0</twSrc><twDest BELType="FF">ilx_instance/flag_sel_clok</twDest><twTotPathDel>10.531</twTotPathDel><twClkSkew dest = "0.894" src = "1.091">0.197</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_0</twSrc><twDest BELType='FF'>ilx_instance/flag_sel_clok</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X0Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X0Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ilx_instance/_sub0000&lt;0&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK&lt;0&gt;_rt</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;0&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/flag_end_rog_low2</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;2&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;4&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>make_pulse_instance/clk_2_5Mhz</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/_sub0000&lt;8&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;8&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/_sub0000&lt;10&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>ilx_instance/_sub0000&lt;12&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y22.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>ilx_instance/_sub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;13&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_lut&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp><twBEL>ilx_instance/flag_sel_clok_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/flag_sel_clok</twComp><twBEL>ilx_instance/flag_sel_clok</twBEL></twPathDel><twLogDel>5.570</twLogDel><twRouteDel>4.961</twRouteDel><twTotDel>10.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.169</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_1</twSrc><twDest BELType="FF">ilx_instance/flag_sel_clok</twDest><twTotPathDel>10.467</twTotPathDel><twClkSkew dest = "0.894" src = "1.091">0.197</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_1</twSrc><twDest BELType='FF'>ilx_instance/flag_sel_clok</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X0Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X0Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ilx_instance/_sub0000&lt;0&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_lut&lt;1&gt;_INV_0</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/flag_end_rog_low2</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;2&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;4&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>make_pulse_instance/clk_2_5Mhz</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/_sub0000&lt;8&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;8&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/_sub0000&lt;10&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>ilx_instance/_sub0000&lt;12&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y22.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>ilx_instance/_sub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;13&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_lut&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp><twBEL>ilx_instance/flag_sel_clok_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/flag_sel_clok</twComp><twBEL>ilx_instance/flag_sel_clok</twBEL></twPathDel><twLogDel>5.508</twLogDel><twRouteDel>4.959</twRouteDel><twTotDel>10.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point ad7621_instance/div_instance/ac_5 (SLICE_X22Y10.CE), 25 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.734</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_12</twSrc><twDest BELType="FF">ad7621_instance/div_instance/ac_5</twDest><twTotPathDel>6.979</twTotPathDel><twClkSkew dest = "0.927" src = "1.047">0.120</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_12</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/ac_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X19Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;13&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;4</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000037</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq000037</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ad7621_instance/div_instance/busy</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp><twBEL>ad7621_instance/div_instance/q1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y10.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y10.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ad7621_instance/div_instance/ac&lt;5&gt;</twComp><twBEL>ad7621_instance/div_instance/ac_5</twBEL></twPathDel><twLogDel>3.012</twLogDel><twRouteDel>3.967</twRouteDel><twTotDel>6.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.653</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_14</twSrc><twDest BELType="FF">ad7621_instance/div_instance/ac_5</twDest><twTotPathDel>6.049</twTotPathDel><twClkSkew dest = "0.927" src = "1.058">0.131</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_14</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/ac_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X18Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;15&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;4</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000037</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq000037</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ad7621_instance/div_instance/busy</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp><twBEL>ad7621_instance/div_instance/q1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y10.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y10.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ad7621_instance/div_instance/ac&lt;5&gt;</twComp><twBEL>ad7621_instance/div_instance/ac_5</twBEL></twPathDel><twLogDel>3.108</twLogDel><twRouteDel>2.941</twRouteDel><twTotDel>6.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.664</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_8</twSrc><twDest BELType="FF">ad7621_instance/div_instance/ac_5</twDest><twTotPathDel>6.040</twTotPathDel><twClkSkew dest = "0.927" src = "1.056">0.129</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_8</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/ac_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X17Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;9&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000039_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>N25</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ad7621_instance/div_instance/busy</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp><twBEL>ad7621_instance/div_instance/q1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y10.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y10.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ad7621_instance/div_instance/ac&lt;5&gt;</twComp><twBEL>ad7621_instance/div_instance/ac_5</twBEL></twPathDel><twLogDel>2.953</twLogDel><twRouteDel>3.087</twRouteDel><twTotDel>6.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point ad7621_instance/div_instance/ac_4 (SLICE_X22Y10.CE), 25 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.734</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_12</twSrc><twDest BELType="FF">ad7621_instance/div_instance/ac_4</twDest><twTotPathDel>6.979</twTotPathDel><twClkSkew dest = "0.927" src = "1.047">0.120</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_12</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/ac_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X19Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;13&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;4</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000037</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq000037</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ad7621_instance/div_instance/busy</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp><twBEL>ad7621_instance/div_instance/q1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y10.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y10.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ad7621_instance/div_instance/ac&lt;5&gt;</twComp><twBEL>ad7621_instance/div_instance/ac_4</twBEL></twPathDel><twLogDel>3.012</twLogDel><twRouteDel>3.967</twRouteDel><twTotDel>6.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.653</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_14</twSrc><twDest BELType="FF">ad7621_instance/div_instance/ac_4</twDest><twTotPathDel>6.049</twTotPathDel><twClkSkew dest = "0.927" src = "1.058">0.131</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_14</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/ac_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X18Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;15&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;4</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000037</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq000037</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ad7621_instance/div_instance/busy</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp><twBEL>ad7621_instance/div_instance/q1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y10.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y10.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ad7621_instance/div_instance/ac&lt;5&gt;</twComp><twBEL>ad7621_instance/div_instance/ac_4</twBEL></twPathDel><twLogDel>3.108</twLogDel><twRouteDel>2.941</twRouteDel><twTotDel>6.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.664</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_8</twSrc><twDest BELType="FF">ad7621_instance/div_instance/ac_4</twDest><twTotPathDel>6.040</twTotPathDel><twClkSkew dest = "0.927" src = "1.056">0.129</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_8</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/ac_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X17Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;9&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000039_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>N25</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ad7621_instance/div_instance/busy</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp><twBEL>ad7621_instance/div_instance/q1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y10.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y10.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ad7621_instance/div_instance/ac&lt;5&gt;</twComp><twBEL>ad7621_instance/div_instance/ac_4</twBEL></twPathDel><twLogDel>2.953</twLogDel><twRouteDel>3.087</twRouteDel><twTotDel>6.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad7621_instance/div_instance/y1_1 (SLICE_X19Y9.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.669</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_7</twSrc><twDest BELType="FF">ad7621_instance/div_instance/y1_1</twDest><twTotPathDel>0.975</twTotPathDel><twClkSkew dest = "1.157" src = "0.851">-0.306</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_7</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/y1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="41.666">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X18Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;7&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.381</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y9.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>ad7621_instance/div_instance/y1&lt;1&gt;</twComp><twBEL>ad7621_instance/div_instance/y1_1</twBEL></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>0.381</twRouteDel><twTotDel>0.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad7621_instance/div_instance/y1_0 (SLICE_X19Y9.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.759</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_6</twSrc><twDest BELType="FF">ad7621_instance/div_instance/y1_0</twDest><twTotPathDel>1.065</twTotPathDel><twClkSkew dest = "1.157" src = "0.851">-0.306</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_6</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/y1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="41.666">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X18Y11.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;7&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.384</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y9.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>ad7621_instance/div_instance/y1&lt;1&gt;</twComp><twBEL>ad7621_instance/div_instance/y1_0</twBEL></twPathDel><twLogDel>0.681</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>1.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad7621_instance/div_instance/y1_7 (SLICE_X21Y14.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.854</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_13</twSrc><twDest BELType="FF">ad7621_instance/div_instance/y1_7</twDest><twTotPathDel>1.151</twTotPathDel><twClkSkew dest = "1.138" src = "0.841">-0.297</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_13</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/y1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="41.666">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X19Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;13&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.589</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>ad7621_instance/div_instance/y1&lt;7&gt;</twComp><twBEL>ad7621_instance/div_instance/y1_7</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.589</twRouteDel><twTotDel>1.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="64" type="MINLOWPULSE" name="Trpw" slack="38.462" period="41.666" constraintValue="20.833" deviceLimit="1.602" physResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR" logResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR" locationPin="SLICE_X8Y7.SR" clockNet="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2"/><twPinLimit anchorID="65" type="MINHIGHPULSE" name="Trpw" slack="38.462" period="41.666" constraintValue="20.833" deviceLimit="1.602" physResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR" logResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR" locationPin="SLICE_X8Y7.SR" clockNet="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2"/><twPinLimit anchorID="66" type="MINLOWPULSE" name="Trpw" slack="38.462" period="41.666" constraintValue="20.833" deviceLimit="1.602" physResource="fifo_empty/SR" logResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i/SR" locationPin="SLICE_X4Y0.SR" clockNet="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg&lt;2&gt;"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;</twConstName><twItemCnt>1347822</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1076</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.367</twMinPer></twConstHead><twPathRptBanner iPaths="46335" iCriticalPaths="0" sType="EndPoint">Paths for end point mk_strobe_instance/r_cnt_cont_strobe_26 (SLICE_X13Y20.SR), 46335 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.466</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_STRBCOUNT_0</twSrc><twDest BELType="FF">mk_strobe_instance/r_cnt_cont_strobe_26</twDest><twTotPathDel>20.252</twTotPathDel><twClkSkew dest = "0.221" src = "0.336">0.115</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_STRBCOUNT_0</twSrc><twDest BELType='FF'>mk_strobe_instance/r_cnt_cont_strobe_26</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X10Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X10Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_STRBCOUNT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y0.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;0&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_lut&lt;0&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;0&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;2&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;2&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;4&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;4&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;6&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;6&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;8&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.A9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>mk_strobe_instance/Mmult__mult0000</twComp><twBEL>mk_strobe_instance/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>mk_strobe_instance/_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_lut&lt;9&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;10&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;12&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;14&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;16&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;18&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;18&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y11.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;20&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;20&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>mk_strobe_instance/prev_countbase&lt;7&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;3&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y17.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mk_strobe_instance/cont_strobe_or0000</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe&lt;26&gt;</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_26</twBEL></twPathDel><twLogDel>13.961</twLogDel><twRouteDel>6.291</twRouteDel><twTotDel>20.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.556</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_STRBCOUNT_0</twSrc><twDest BELType="FF">mk_strobe_instance/r_cnt_cont_strobe_26</twDest><twTotPathDel>20.162</twTotPathDel><twClkSkew dest = "0.221" src = "0.336">0.115</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_STRBCOUNT_0</twSrc><twDest BELType='FF'>mk_strobe_instance/r_cnt_cont_strobe_26</twDest><twLogLvls>21</twLogLvls><twSrcSite>SLICE_X10Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X10Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_STRBCOUNT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y0.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;0&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_lut&lt;0&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;0&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;2&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;2&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;4&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;4&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;6&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;6&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;8&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.A9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>mk_strobe_instance/Mmult__mult0000</twComp><twBEL>mk_strobe_instance/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>mk_strobe_instance/_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_lut&lt;9&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;10&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;12&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;14&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;16&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;18&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;18&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;20&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;20&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/ilx511b_rog</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;22&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;24&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;24&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;26&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;26&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_convst</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;28&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;30&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;30&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut&lt;15&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y17.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mk_strobe_instance/cont_strobe_or0000</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe&lt;26&gt;</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_26</twBEL></twPathDel><twLogDel>14.290</twLogDel><twRouteDel>5.872</twRouteDel><twTotDel>20.162</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.569</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_STRBCOUNT_8</twSrc><twDest BELType="FF">mk_strobe_instance/r_cnt_cont_strobe_26</twDest><twTotPathDel>20.072</twTotPathDel><twClkSkew dest = "0.221" src = "0.413">0.192</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_STRBCOUNT_8</twSrc><twDest BELType='FF'>mk_strobe_instance/r_cnt_cont_strobe_26</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X12Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X12Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;9&gt;</twComp><twBEL>fpga_spi_instance/FPGA_STRBCOUNT_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.Y</twSite><twDelType>Topy</twDelType><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;8&gt;</twComp><twBEL>fpga_spi_instance/FPGA_STRBCOUNT&lt;8&gt;_rt</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;8&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.A9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>mk_strobe_instance/Mmult__mult0000</twComp><twBEL>mk_strobe_instance/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>mk_strobe_instance/_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_lut&lt;9&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;10&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;12&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;14&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;16&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;18&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;18&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y11.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;20&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;20&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>mk_strobe_instance/prev_countbase&lt;7&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;3&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y17.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mk_strobe_instance/cont_strobe_or0000</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe&lt;26&gt;</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_26</twBEL></twPathDel><twLogDel>13.365</twLogDel><twRouteDel>6.707</twRouteDel><twTotDel>20.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>66.6</twPctLog><twPctRoute>33.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="46335" iCriticalPaths="0" sType="EndPoint">Paths for end point mk_strobe_instance/r_cnt_cont_strobe_27 (SLICE_X13Y20.SR), 46335 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.466</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_STRBCOUNT_0</twSrc><twDest BELType="FF">mk_strobe_instance/r_cnt_cont_strobe_27</twDest><twTotPathDel>20.252</twTotPathDel><twClkSkew dest = "0.221" src = "0.336">0.115</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_STRBCOUNT_0</twSrc><twDest BELType='FF'>mk_strobe_instance/r_cnt_cont_strobe_27</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X10Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X10Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_STRBCOUNT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y0.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;0&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_lut&lt;0&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;0&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;2&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;2&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;4&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;4&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;6&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;6&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;8&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.A9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>mk_strobe_instance/Mmult__mult0000</twComp><twBEL>mk_strobe_instance/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>mk_strobe_instance/_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_lut&lt;9&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;10&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;12&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;14&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;16&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;18&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;18&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y11.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;20&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;20&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>mk_strobe_instance/prev_countbase&lt;7&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;3&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y17.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mk_strobe_instance/cont_strobe_or0000</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe&lt;26&gt;</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_27</twBEL></twPathDel><twLogDel>13.961</twLogDel><twRouteDel>6.291</twRouteDel><twTotDel>20.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.556</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_STRBCOUNT_0</twSrc><twDest BELType="FF">mk_strobe_instance/r_cnt_cont_strobe_27</twDest><twTotPathDel>20.162</twTotPathDel><twClkSkew dest = "0.221" src = "0.336">0.115</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_STRBCOUNT_0</twSrc><twDest BELType='FF'>mk_strobe_instance/r_cnt_cont_strobe_27</twDest><twLogLvls>21</twLogLvls><twSrcSite>SLICE_X10Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X10Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_STRBCOUNT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y0.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;0&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_lut&lt;0&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;0&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;2&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;2&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;4&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;4&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;6&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;6&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;8&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.A9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>mk_strobe_instance/Mmult__mult0000</twComp><twBEL>mk_strobe_instance/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>mk_strobe_instance/_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_lut&lt;9&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;10&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;12&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;14&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;16&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;18&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;18&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;20&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;20&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/ilx511b_rog</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;22&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;24&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;24&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;26&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;26&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_convst</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;28&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;30&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;30&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut&lt;15&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y17.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mk_strobe_instance/cont_strobe_or0000</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe&lt;26&gt;</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_27</twBEL></twPathDel><twLogDel>14.290</twLogDel><twRouteDel>5.872</twRouteDel><twTotDel>20.162</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.569</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_STRBCOUNT_8</twSrc><twDest BELType="FF">mk_strobe_instance/r_cnt_cont_strobe_27</twDest><twTotPathDel>20.072</twTotPathDel><twClkSkew dest = "0.221" src = "0.413">0.192</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_STRBCOUNT_8</twSrc><twDest BELType='FF'>mk_strobe_instance/r_cnt_cont_strobe_27</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X12Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X12Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;9&gt;</twComp><twBEL>fpga_spi_instance/FPGA_STRBCOUNT_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.Y</twSite><twDelType>Topy</twDelType><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;8&gt;</twComp><twBEL>fpga_spi_instance/FPGA_STRBCOUNT&lt;8&gt;_rt</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;8&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.A9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>mk_strobe_instance/Mmult__mult0000</twComp><twBEL>mk_strobe_instance/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>mk_strobe_instance/_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_lut&lt;9&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;10&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;12&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;14&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;16&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;18&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;18&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y11.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;20&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;20&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>mk_strobe_instance/prev_countbase&lt;7&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;3&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y17.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mk_strobe_instance/cont_strobe_or0000</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe&lt;26&gt;</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_27</twBEL></twPathDel><twLogDel>13.365</twLogDel><twRouteDel>6.707</twRouteDel><twTotDel>20.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>66.6</twPctLog><twPctRoute>33.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="46335" iCriticalPaths="0" sType="EndPoint">Paths for end point mk_strobe_instance/r_cnt_cont_strobe_18 (SLICE_X13Y16.SR), 46335 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.718</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_STRBCOUNT_0</twSrc><twDest BELType="FF">mk_strobe_instance/r_cnt_cont_strobe_18</twDest><twTotPathDel>19.985</twTotPathDel><twClkSkew dest = "0.206" src = "0.336">0.130</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_STRBCOUNT_0</twSrc><twDest BELType='FF'>mk_strobe_instance/r_cnt_cont_strobe_18</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X10Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X10Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_STRBCOUNT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y0.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;0&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_lut&lt;0&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;0&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;2&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;2&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;4&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;4&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;6&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;6&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;8&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.A9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>mk_strobe_instance/Mmult__mult0000</twComp><twBEL>mk_strobe_instance/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>mk_strobe_instance/_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_lut&lt;9&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;10&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;12&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;14&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;16&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;18&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;18&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y11.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;20&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;20&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>mk_strobe_instance/prev_countbase&lt;7&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;3&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y17.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mk_strobe_instance/cont_strobe_or0000</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y16.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe&lt;18&gt;</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_18</twBEL></twPathDel><twLogDel>13.961</twLogDel><twRouteDel>6.024</twRouteDel><twTotDel>19.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.808</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_STRBCOUNT_0</twSrc><twDest BELType="FF">mk_strobe_instance/r_cnt_cont_strobe_18</twDest><twTotPathDel>19.895</twTotPathDel><twClkSkew dest = "0.206" src = "0.336">0.130</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_STRBCOUNT_0</twSrc><twDest BELType='FF'>mk_strobe_instance/r_cnt_cont_strobe_18</twDest><twLogLvls>21</twLogLvls><twSrcSite>SLICE_X10Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X10Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_STRBCOUNT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y0.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;0&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_lut&lt;0&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;0&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;2&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;2&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;4&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;4&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;6&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;6&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;8&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.A9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>mk_strobe_instance/Mmult__mult0000</twComp><twBEL>mk_strobe_instance/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>mk_strobe_instance/_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_lut&lt;9&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;10&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;12&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;14&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;16&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;18&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;18&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;20&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;20&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/ilx511b_rog</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;22&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;24&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;24&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;26&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;26&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_convst</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;28&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;30&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;30&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut&lt;15&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y17.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mk_strobe_instance/cont_strobe_or0000</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y16.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe&lt;18&gt;</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_18</twBEL></twPathDel><twLogDel>14.290</twLogDel><twRouteDel>5.605</twRouteDel><twTotDel>19.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>71.8</twPctLog><twPctRoute>28.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.821</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_STRBCOUNT_8</twSrc><twDest BELType="FF">mk_strobe_instance/r_cnt_cont_strobe_18</twDest><twTotPathDel>19.805</twTotPathDel><twClkSkew dest = "0.206" src = "0.413">0.207</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_STRBCOUNT_8</twSrc><twDest BELType='FF'>mk_strobe_instance/r_cnt_cont_strobe_18</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X12Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X12Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;9&gt;</twComp><twBEL>fpga_spi_instance/FPGA_STRBCOUNT_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y4.Y</twSite><twDelType>Topy</twDelType><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;8&gt;</twComp><twBEL>fpga_spi_instance/FPGA_STRBCOUNT&lt;8&gt;_rt</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_cy&lt;8&gt;</twBEL><twBEL>mk_strobe_instance/Madd_mult0000_addsub0001_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.A9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>mk_strobe_instance/mult0000_addsub0001&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X0Y1.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>mk_strobe_instance/Mmult__mult0000</twComp><twBEL>mk_strobe_instance/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>mk_strobe_instance/_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;8&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_lut&lt;9&gt;_INV_0</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;10&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;12&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;14&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;16&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;18&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;18&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Msub__sub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y11.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;20&gt;</twComp><twBEL>mk_strobe_instance/Msub__sub0000_cy&lt;20&gt;</twBEL><twBEL>mk_strobe_instance/Msub__sub0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>mk_strobe_instance/_sub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>mk_strobe_instance/prev_countbase&lt;7&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;3&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y17.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mk_strobe_instance/cont_strobe_or0000</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y16.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>mk_strobe_instance/r_cnt_cont_strobe&lt;18&gt;</twComp><twBEL>mk_strobe_instance/r_cnt_cont_strobe_18</twBEL></twPathDel><twLogDel>13.365</twLogDel><twRouteDel>6.440</twRouteDel><twTotDel>19.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>67.5</twPctLog><twPctRoute>32.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR (SLICE_X17Y23.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.903</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR</twDest><twTotPathDel>0.951</twTotPathDel><twClkSkew dest = "0.320" src = "0.272">-0.048</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X18Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y23.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR</twBEL></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>0.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mk_strobe_instance/prev_strbcount_3 (SLICE_X13Y2.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.914</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_STRBCOUNT_3</twSrc><twDest BELType="FF">mk_strobe_instance/prev_strbcount_3</twDest><twTotPathDel>1.044</twTotPathDel><twClkSkew dest = "0.413" src = "0.283">-0.130</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/FPGA_STRBCOUNT_3</twSrc><twDest BELType='FF'>mk_strobe_instance/prev_strbcount_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X10Y2.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;3&gt;</twComp><twBEL>fpga_spi_instance/FPGA_STRBCOUNT_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y2.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.450</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>mk_strobe_instance/prev_strbcount&lt;3&gt;</twComp><twBEL>mk_strobe_instance/prev_strbcount_3</twBEL></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>0.450</twRouteDel><twTotDel>1.044</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[15].U_IREG (SLICE_X4Y2.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.918</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[15].U_IREG</twDest><twTotPathDel>1.007</twTotPathDel><twClkSkew dest = "0.361" src = "0.272">-0.089</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[15].U_IREG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X6Y2.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y2.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[15].U_IREG</twBEL></twPathDel><twLogDel>0.643</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>1.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINLOWPULSE" name="Trpw" slack="17.629" period="20.833" constraintValue="10.416" deviceLimit="1.602" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;5&gt;/SR" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[5].U_IREG/SR" locationPin="SLICE_X8Y6.SR" clockNet="icon_control0&lt;20&gt;"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Trpw" slack="17.629" period="20.833" constraintValue="10.416" deviceLimit="1.602" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;5&gt;/SR" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[5].U_IREG/SR" locationPin="SLICE_X8Y6.SR" clockNet="icon_control0&lt;20&gt;"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Trpw" slack="17.629" period="20.833" constraintValue="10.416" deviceLimit="1.602" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;5&gt;/SR" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[4].U_IREG/SR" locationPin="SLICE_X8Y6.SR" clockNet="icon_control0&lt;20&gt;"/></twPinLimitRpt></twConst><twConstRollupTable uID="6" anchorID="96"><twConstRollup name="TS_sys_clk" fullName="TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 83.333 ns HIGH 50%;" type="origin" depth="0" requirement="83.333" prefType="period" actual="20.000" actualRollup="81.468" errors="0" errorRollup="0" items="0" itemsRollup="1356312"/><twConstRollup name="TS_clk_wizard_instance_CLK2X_BUF" fullName="TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;" type="child" depth="1" requirement="41.666" prefType="period" actual="21.526" actualRollup="N/A" errors="0" errorRollup="0" items="8490" itemsRollup="0"/><twConstRollup name="TS_clk_wizard_instance_CLKFX_BUF" fullName="TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;" type="child" depth="1" requirement="20.833" prefType="period" actual="20.367" actualRollup="N/A" errors="0" errorRollup="0" items="1347822" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="7"><twDest>sys_clk</twDest><twClk2SU><twSrc>sys_clk</twSrc><twRiseRise>20.367</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1356327</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3946</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>21.526</twMinPer><twFootnote number="1" /><twMaxFreq>46.455</twMaxFreq><twMaxFromToDel>1.903</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Sep 19 09:27:00 2022 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 389 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
