
---------- Begin Simulation Statistics ----------
final_tick                               10611999319316                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52190                       # Simulator instruction rate (inst/s)
host_mem_usage                               16941128                       # Number of bytes of host memory used
host_op_rate                                    89715                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   191.61                       # Real time elapsed on the host
host_tick_rate                               38787545                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17190053                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007432                       # Number of seconds simulated
sim_ticks                                  7431957316                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        28802                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         61797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      7937095                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       948482                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      8589448                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3329060                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      7937095                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      4608035                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         8916895                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          234561                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       521802                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          20748952                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14357820                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       948600                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1930486                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        867111                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     50442559                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17190053                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     19554469                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.879086                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.917930                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13660195     69.86%     69.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2844286     14.55%     84.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       627084      3.21%     87.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       643489      3.29%     90.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       575603      2.94%     93.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       175316      0.90%     94.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        84443      0.43%     95.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        76942      0.39%     95.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       867111      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     19554469                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1086                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17188889                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2872335                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch       817789                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass         1052      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13888786     80.80%     80.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2294      0.01%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     80.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           56      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd           24      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           56      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult           32      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2872311     16.71%     97.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       425418      2.47%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           24      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17190053                       # Class of committed instruction
system.switch_cpus.commit.refs                3297753                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17190053                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.673366                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.673366                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10157556                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       80074863                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4438150                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          10262244                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         948722                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        904694                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9157727                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 62674                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2489504                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1100                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             8916895                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6554353                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              18542369                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        278012                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               49025302                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes              12                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles           88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        33718                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1897444                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1348                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.333546                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      7185128                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3563621                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.833842                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     26711373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.214589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.577592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13194977     49.40%     49.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           756368      2.83%     52.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           859030      3.22%     55.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           431833      1.62%     57.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1299148      4.86%     61.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           638749      2.39%     64.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           618517      2.32%     66.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1307281      4.89%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7605470     28.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     26711373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               364                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              250                       # number of floating regfile writes
system.switch_cpus.idleCycles                   22286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts      1187746                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3514548                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.942131                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11748086                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2489504                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g 7319606.560000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles         6342478                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11913985                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           22                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         2198                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      3350835                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     67632680                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9258582                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2468836                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51920268                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10761                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         948722                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         14391                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        21516                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        13015                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          194                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5           47                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9041638                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2925414                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          194                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       743616                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       444130                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          58584869                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              49723877                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.688270                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40322192                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.859973                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50522569                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         81813830                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        44484296                       # number of integer regfile writes
system.switch_cpus.ipc                       0.374060                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.374060                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        44046      0.08%      0.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      41445314     76.20%     76.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2961      0.01%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           62      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           24      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           62      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           36      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10148740     18.66%     94.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2747830      5.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           31      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       54389106                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             215                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          430                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          210                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          390                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              929649                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017093                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          742569     79.88%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     79.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          57572      6.19%     86.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        129508     13.93%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       55274494                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    136718760                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     49723667                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    118075022                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           67632616                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          54389106                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           64                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     50442553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       299958                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     67651747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     26711373                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.036178                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.694963                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     15295530     57.26%     57.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       933425      3.49%     60.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       878115      3.29%     64.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1204621      4.51%     68.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1818039      6.81%     75.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2065987      7.73%     83.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2172186      8.13%     91.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1297379      4.86%     96.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1046091      3.92%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     26711373                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.034480                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6563347                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                  9006                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       628403                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       157034                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11913985                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3350835                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        21682897                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 26733659                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         9973976                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20690027                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         124485                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5101998                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents         65104                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     208201580                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       75918217                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     88727726                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          10464580                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles         948722                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        221761                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         68037606                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          535                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    132100640                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          329                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            882235                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             86319970                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           142494797                       # The number of ROB writes
system.switch_cpus.timesIdled                     147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       210175                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       421007                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            135                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32803                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17474                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11328                       # Transaction distribution
system.membus.trans_dist::ReadExReq               192                       # Transaction distribution
system.membus.trans_dist::ReadExResp              192                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32803                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        94792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        94792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  94792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3230016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3230016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3230016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32995                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32995    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32995                       # Request fanout histogram
system.membus.reqLayer2.occupancy           154390018                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          172502062                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7431957316                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            208912                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       128060                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          111049                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1920                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1920                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           145                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       208767                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       631549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                631839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20561472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20570752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           28934                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1118336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           239766                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000563                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023722                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 239631     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    135      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             239766                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          178525762                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         175712958                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            120930                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       177837                       # number of demand (read+write) hits
system.l2.demand_hits::total                   177837                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       177837                       # number of overall hits
system.l2.overall_hits::total                  177837                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          145                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        32850                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32995                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          145                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        32850                       # number of overall misses
system.l2.overall_misses::total                 32995                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10131988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2297543510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2307675498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10131988                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2297543510                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2307675498                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          145                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       210687                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               210832                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          145                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       210687                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              210832                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.155918                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156499                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.155918                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156499                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 69875.779310                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 69940.441705                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69940.157539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 69875.779310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 69940.441705                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69940.157539                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               17474                       # number of writebacks
system.l2.writebacks::total                     17474                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        32850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        32850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32995                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9306036                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2110230332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2119536368                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9306036                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2110230332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2119536368                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.155918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156499                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.155918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156499                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 64179.558621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 64238.366271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64238.107835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 64179.558621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 64238.366271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64238.107835                       # average overall mshr miss latency
system.l2.replacements                          28934                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks       110586                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           110586                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       110586                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       110586                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1728                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 192                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     14531616                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14531616                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.100000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.100000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75685.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75685.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     13436446                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13436446                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.100000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69981.489583                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69981.489583                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst          145                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              145                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10131988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10131988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 69875.779310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69875.779310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          145                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          145                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9306036                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9306036                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 64179.558621                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64179.558621                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       176109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            176109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        32658                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32658                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   2283011894                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2283011894                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       208767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        208767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.156433                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.156433                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 69906.665871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 69906.665871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        32658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2096793886                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2096793886                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.156433                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.156433                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 64204.601813                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64204.601813                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3698.028558                       # Cycle average of tags in use
system.l2.tags.total_refs                      421004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33005                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.755764                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              10604567436000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.283177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    44.254138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3651.491243                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.891477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.902839                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1900                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1824                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993896                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3401061                       # Number of tag accesses
system.l2.tags.data_accesses                  3401061                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         9280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      2102400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2111680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         9280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1118336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1118336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        32850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               32995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17474                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17474                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1248662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    282886447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             284135109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1248662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1248662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      150476645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            150476645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      150476645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1248662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    282886447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            434611753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     17372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     29703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000535220766                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          973                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          973                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               77499                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              16402                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       32995                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17474                       # Number of write requests accepted
system.mem_ctrls.readBursts                     32995                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17474                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   102                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1062                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    431745368                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  111989696                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               934445384                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14464.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31306.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17087                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10034                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 32995                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17474                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.446072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.628471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   111.204997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8327     41.48%     41.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7686     38.29%     79.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2981     14.85%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          631      3.14%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          330      1.64%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           66      0.33%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           28      0.14%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.05%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20073                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.659815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.423594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.032040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            733     75.33%     75.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           197     20.25%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            20      2.06%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            9      0.92%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      0.31%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.31%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.10%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.10%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           973                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.834532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.806701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.985679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              171     17.57%     17.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      1.44%     19.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              629     64.65%     83.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              126     12.95%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      3.08%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           973                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1910272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  201408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1110592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2111680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1118336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       257.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       149.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    284.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    150.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7431639170                       # Total gap between requests
system.mem_ctrls.avgGap                     147251.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         9280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1900992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1110592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1248661.638572844677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 255786183.796753108501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 149434658.028652220964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        32850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        17474                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3945002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    930500382                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 175059347034                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27206.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28325.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10018275.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         100973343.744000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         49818605.759999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        97120279.872000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       41434326.528000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614956612.031999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3515931138.719984                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     343171262.112001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4763405568.768003                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        640.935539                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    748208780                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6435708536                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         110581825.536000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         54566454.095999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        100429543.872000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       46852739.808000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614956612.031999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3519660971.903994                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     340071461.016000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4787119608.264000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.126359                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    739192946                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6444724370                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 10604567362000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7431957316                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      6554171                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6554171                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6554171                       # number of overall hits
system.cpu.icache.overall_hits::total         6554171                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            182                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          182                       # number of overall misses
system.cpu.icache.overall_misses::total           182                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     12349316                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12349316                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     12349316                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12349316                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      6554353                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6554353                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6554353                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6554353                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 67853.384615                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67853.384615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 67853.384615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67853.384615                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           37                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          145                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          145                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          145                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          145                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     10252918                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10252918                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     10252918                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10252918                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 70709.779310                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70709.779310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 70709.779310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70709.779310                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6554171                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6554171                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           182                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     12349316                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12349316                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6554353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6554353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 67853.384615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67853.384615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           37                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     10252918                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10252918                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 70709.779310                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70709.779310                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.082808                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6554316                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               145                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45202.179310                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      10604567441900                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.082808                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          145                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.283203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52434969                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52434969                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      9065960                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9065960                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9065960                       # number of overall hits
system.cpu.dcache.overall_hits::total         9065960                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       485780                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         485780                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       485780                       # number of overall misses
system.cpu.dcache.overall_misses::total        485780                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   9012798918                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9012798918                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   9012798918                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9012798918                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      9551740                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9551740                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9551740                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9551740                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.050858                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050858                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.050858                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050858                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 18553.252332                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18553.252332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 18553.252332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18553.252332                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       317161                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          142                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22984                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.799208                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           71                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       110586                       # number of writebacks
system.cpu.dcache.writebacks::total            110586                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       275093                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       275093                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       275093                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       275093                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       210687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       210687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       210687                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       210687                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3544250910                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3544250910                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3544250910                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3544250910                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022057                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022057                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022057                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022057                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16822.352162                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16822.352162                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16822.352162                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16822.352162                       # average overall mshr miss latency
system.cpu.dcache.replacements                 210175                       # number of replacements
system.cpu.dcache.csize                      36745869                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      8642463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8642463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       483859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        483859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8985405634                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8985405634                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      9126322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9126322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.053018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18570.297616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18570.297616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       275092                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       275092                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       208767                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       208767                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   3517996314                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3517996314                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022875                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022875                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16851.304631                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16851.304631                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       423497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         423497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1921                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1921                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     27393284                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27393284                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       425418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       425418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.004516                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004516                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14259.908381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14259.908381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1920                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1920                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     26254596                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     26254596                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.004513                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004513                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13674.268750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13674.268750                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 10611999319316                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.347764                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9276647                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            210687                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.030467                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      10604567516960                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.347764                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76624607                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76624607                       # Number of data accesses

---------- End Simulation Statistics   ----------
