<p align="center">
  <img src="./assets/logo.png" alt="VSim">
  <br><br>
  <a href="https://github.com/andrescv/VSim/blob/master/LICENSE">
    <img src="https://img.shields.io/badge/License-GPL%20v3-blue.svg" alt="License: GPL v3">
  </a>
  <a href="https://travis-ci.com/andrescv/VSim.svg?token=h9ViHq8BCqh3R8sDcjui&branch=master">
    <img src="https://travis-ci.com/andrescv/VSim.svg?token=h9ViHq8BCqh3R8sDcjui&branch=master" alt="Travis CI">
  </a>
</p>

**VSim** is a RISC-V assembler and runtime simulator for educational purposes. The complete 32-bit base integer ISA can be simulated as well as the M (_Multiply and Divide_) and F (_Single Floating Point_) extensions with all their respective pseudo-instructions.

### Dependencies

VSim requires Java SE 8 (or later) SDK installed on your computer.

<p align="center">
  <a href="http://www.oracle.com/technetwork/java/javase/downloads/index.html">
  <img src="./assets/download.png" />
  </a>
</p>
