// Seed: 515029642
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wor id_4,
    output uwire id_5,
    input supply1 id_6,
    input supply1 id_7
    , id_15,
    output tri1 id_8,
    output tri id_9,
    input tri id_10,
    output tri1 id_11,
    input uwire id_12
    , id_16,
    output tri id_13
);
  assign id_8 = 1'b0 ~^ 1'b0;
  tri id_17 = id_7;
  wire id_18, id_19;
  wire id_20;
  wire id_21;
  wire id_22;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4,
    output supply1 id_5
);
  wire id_7;
  module_0(
      id_3, id_1, id_0, id_2, id_3, id_5, id_1, id_1, id_5, id_5, id_3, id_4, id_2, id_4
  );
endmodule
