EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:xilinx_zynq_clg485
LIBS:SFP_plus
LIBS:ael2005
LIBS:ddr
LIBS:misc
LIBS:zynq_board-cache
EELAYER 25 0
EELAYER END
$Descr A4 8268 11693 portrait
encoding utf-8
Sheet 3 15
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L xc7z030sbg485 U?
U 8 1 596E7EA6
P 5150 1950
F 0 "U?" H 5350 2200 60  0000 L CNN
F 1 "xc7z030sbg485" H 5350 2100 60  0000 L CNN
F 2 "" H 5150 1950 60  0001 C CNN
F 3 "" H 5150 1950 60  0001 C CNN
	8    5150 1950
	1    0    0    -1  
$EndComp
Text HLabel 4750 1950 0    60   Output ~ 0
DDR_A0
Wire Wire Line
	5150 1950 4750 1950
Text HLabel 4750 2050 0    60   Output ~ 0
DDR_A1
Wire Wire Line
	5150 2050 4750 2050
Text HLabel 4750 2150 0    60   Output ~ 0
DDR_A2
Wire Wire Line
	5150 2150 4750 2150
Text HLabel 4750 2250 0    60   Output ~ 0
DDR_A3
Wire Wire Line
	5150 2250 4750 2250
Text HLabel 4750 2350 0    60   Output ~ 0
DDR_A4
Wire Wire Line
	5150 2350 4750 2350
Text HLabel 4750 2450 0    60   Output ~ 0
DDR_A5
Wire Wire Line
	5150 2450 4750 2450
Text HLabel 4750 2550 0    60   Output ~ 0
DDR_A6
Wire Wire Line
	5150 2550 4750 2550
Text HLabel 4750 2650 0    60   Output ~ 0
DDR_A7
Wire Wire Line
	5150 2650 4750 2650
Text HLabel 4750 2750 0    60   Output ~ 0
DDR_A8
Wire Wire Line
	5150 2750 4750 2750
Text HLabel 4750 2850 0    60   Output ~ 0
DDR_A9
Wire Wire Line
	5150 2850 4750 2850
Text HLabel 4750 2950 0    60   Output ~ 0
DDR_A10
Wire Wire Line
	5150 2950 4750 2950
Text HLabel 4750 3050 0    60   Output ~ 0
DDR_A11
Wire Wire Line
	5150 3050 4750 3050
Text HLabel 4750 3150 0    60   Output ~ 0
DDR_A12
Wire Wire Line
	5150 3150 4750 3150
Text HLabel 4750 3250 0    60   Output ~ 0
DDR_A13
Wire Wire Line
	5150 3250 4750 3250
Text HLabel 4750 3350 0    60   Output ~ 0
DDR_A14
Wire Wire Line
	5150 3350 4750 3350
Text HLabel 4750 3450 0    60   Output ~ 0
DDR_BA0
Wire Wire Line
	5150 3450 4750 3450
Text HLabel 4750 3550 0    60   Output ~ 0
DDR_BA1
Text HLabel 4750 3650 0    60   Output ~ 0
DDR_BA2
Wire Wire Line
	4750 3550 5150 3550
Wire Wire Line
	5150 3650 4750 3650
Text HLabel 4750 3750 0    60   Output ~ 0
~DDR_CAS~
Text HLabel 4750 3850 0    60   Output ~ 0
DDR_CKE
Text HLabel 4750 3950 0    60   Output ~ 0
DDR_CLK_N
Text HLabel 4750 4050 0    60   Output ~ 0
DDR_CLK_P
Wire Wire Line
	4750 3750 5150 3750
Wire Wire Line
	5150 3850 4750 3850
Wire Wire Line
	4750 3950 5150 3950
Wire Wire Line
	5150 4050 4750 4050
$EndSCHEMATC
