

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1'
================================================================
* Date:           Thu Oct  3 02:29:24 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.208 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       92|       92|  0.920 us|  0.920 us|   92|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_1  |       90|       90|         1|          1|          1|    90|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     74|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_155_p2                |         +|   0|  0|  15|           8|           2|
    |ap_condition_141                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln46_fu_113_p2               |      icmp|   0|  0|  11|           8|           8|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln50_fu_144_p2                 |        or|   0|  0|   8|           8|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  38|          26|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2   |   9|          2|    8|         16|
    |i_fu_58                |   9|          2|    8|         16|
    |in_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|   18|         36|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_58      |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 10|   0|   10|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1|  return value|
|in_stream_TVALID      |   in|    1|        axis|                                 in_stream_V_data_V|       pointer|
|in_stream_TDATA       |   in|   32|        axis|                                 in_stream_V_data_V|       pointer|
|in_stream_TREADY      |  out|    1|        axis|                                 in_stream_V_dest_V|       pointer|
|in_stream_TDEST       |   in|    5|        axis|                                 in_stream_V_dest_V|       pointer|
|in_stream_TKEEP       |   in|    4|        axis|                                 in_stream_V_keep_V|       pointer|
|in_stream_TSTRB       |   in|    4|        axis|                                 in_stream_V_strb_V|       pointer|
|in_stream_TUSER       |   in|    4|        axis|                                 in_stream_V_user_V|       pointer|
|in_stream_TLAST       |   in|    1|        axis|                                 in_stream_V_last_V|       pointer|
|in_stream_TID         |   in|    5|        axis|                                   in_stream_V_id_V|       pointer|
|ref_pixel_V_address0  |  out|    8|   ap_memory|                                        ref_pixel_V|         array|
|ref_pixel_V_ce0       |  out|    1|   ap_memory|                                        ref_pixel_V|         array|
|ref_pixel_V_we0       |  out|    1|   ap_memory|                                        ref_pixel_V|         array|
|ref_pixel_V_d0        |  out|   16|   ap_memory|                                        ref_pixel_V|         array|
|ref_pixel_V_address1  |  out|    8|   ap_memory|                                        ref_pixel_V|         array|
|ref_pixel_V_ce1       |  out|    1|   ap_memory|                                        ref_pixel_V|         array|
|ref_pixel_V_we1       |  out|    1|   ap_memory|                                        ref_pixel_V|         array|
|ref_pixel_V_d1        |  out|   16|   ap_memory|                                        ref_pixel_V|         array|
+----------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.20>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %in_stream_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %in_stream_V_id_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_stream_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_stream_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_stream_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_stream_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln46 = icmp_ult  i8 %i_2, i8 180" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46]   --->   Operation 15 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 90, i64 90, i64 90"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %VITIS_LOOP_56_2.exitStub, void %for.inc.split" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46]   --->   Operation 17 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %i_2" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46]   --->   Operation 18 'zext' 'zext_ln46' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:47]   --->   Operation 19 'specpipeline' 'specpipeline_ln47' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_155 = read i55 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i5 %in_stream_V_dest_V"   --->   Operation 21 'read' 'empty_155' <Predicate = (icmp_ln46)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i55 %empty_155"   --->   Operation 22 'extractvalue' 'tmp_data_V' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %tmp_data_V"   --->   Operation 23 'trunc' 'trunc_ln674' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ref_pixel_V_addr = getelementptr i16 %ref_pixel_V, i64 0, i64 %zext_ln46" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:49]   --->   Operation 24 'getelementptr' 'ref_pixel_V_addr' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.35ns)   --->   "%store_ln49 = store i16 %trunc_ln674, i8 %ref_pixel_V_addr" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:49]   --->   Operation 25 'store' 'store_ln49' <Predicate = (icmp_ln46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 180> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %tmp_data_V, i32 16, i32 31"   --->   Operation 26 'partselect' 'tmp_7' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln50 = or i8 %i_2, i8 1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:50]   --->   Operation 27 'or' 'or_ln50' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i8 %or_ln50" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:50]   --->   Operation 28 'zext' 'zext_ln50' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ref_pixel_V_addr_1 = getelementptr i16 %ref_pixel_V, i64 0, i64 %zext_ln50" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:50]   --->   Operation 29 'getelementptr' 'ref_pixel_V_addr_1' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 %tmp_7, i8 %ref_pixel_V_addr_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:50]   --->   Operation 30 'store' 'store_ln50' <Predicate = (icmp_ln46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 180> <RAM>
ST_1 : Operation 31 [1/1] (0.90ns)   --->   "%add_ln46 = add i8 %i_2, i8 2" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46]   --->   Operation 31 'add' 'add_ln46' <Predicate = (icmp_ln46)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln46 = store i8 %add_ln46, i8 %i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46]   --->   Operation 32 'store' 'store_ln46' <Predicate = (icmp_ln46)> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:46]   --->   Operation 33 'br' 'br_ln46' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ref_pixel_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 01]
specinterface_ln0  (specinterface    ) [ 00]
specinterface_ln0  (specinterface    ) [ 00]
specinterface_ln0  (specinterface    ) [ 00]
specinterface_ln0  (specinterface    ) [ 00]
specinterface_ln0  (specinterface    ) [ 00]
specinterface_ln0  (specinterface    ) [ 00]
specinterface_ln0  (specinterface    ) [ 00]
store_ln0          (store            ) [ 00]
br_ln0             (br               ) [ 00]
i_2                (load             ) [ 00]
icmp_ln46          (icmp             ) [ 01]
empty              (speclooptripcount) [ 00]
br_ln46            (br               ) [ 00]
zext_ln46          (zext             ) [ 00]
specpipeline_ln47  (specpipeline     ) [ 00]
specloopname_ln0   (specloopname     ) [ 00]
empty_155          (read             ) [ 00]
tmp_data_V         (extractvalue     ) [ 00]
trunc_ln674        (trunc            ) [ 00]
ref_pixel_V_addr   (getelementptr    ) [ 00]
store_ln49         (store            ) [ 00]
tmp_7              (partselect       ) [ 00]
or_ln50            (or               ) [ 00]
zext_ln50          (zext             ) [ 00]
ref_pixel_V_addr_1 (getelementptr    ) [ 00]
store_ln50         (store            ) [ 00]
add_ln46           (add              ) [ 00]
store_ln46         (store            ) [ 00]
br_ln46            (br               ) [ 00]
ret_ln0            (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ref_pixel_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_pixel_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="empty_155_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="55" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="0" index="3" bw="4" slack="0"/>
<pin id="67" dir="0" index="4" bw="4" slack="0"/>
<pin id="68" dir="0" index="5" bw="1" slack="0"/>
<pin id="69" dir="0" index="6" bw="5" slack="0"/>
<pin id="70" dir="0" index="7" bw="5" slack="0"/>
<pin id="71" dir="1" index="8" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_155/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ref_pixel_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_pixel_V_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="8" slack="0"/>
<pin id="93" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="95" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 store_ln50/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="ref_pixel_V_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_pixel_V_addr_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_2_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln46_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln46_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_data_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="55" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="trunc_ln674_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_7_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="0" index="3" bw="6" slack="0"/>
<pin id="138" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="or_ln50_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln50_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln46_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln46_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="72"><net_src comp="44" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="62" pin=5"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="62" pin=6"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="62" pin=7"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="80" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="127"><net_src comp="62" pin="8"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="87" pin=4"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="124" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="143"><net_src comp="133" pin="4"/><net_sink comp="87" pin=1"/></net>

<net id="148"><net_src comp="110" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="159"><net_src comp="110" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="56" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="58" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="161" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_stream_V_data_V | {}
	Port: in_stream_V_keep_V | {}
	Port: in_stream_V_strb_V | {}
	Port: in_stream_V_user_V | {}
	Port: in_stream_V_last_V | {}
	Port: in_stream_V_id_V | {}
	Port: in_stream_V_dest_V | {}
	Port: ref_pixel_V | {1 }
 - Input state : 
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1 : in_stream_V_data_V | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1 : in_stream_V_keep_V | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1 : in_stream_V_strb_V | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1 : in_stream_V_user_V | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1 : in_stream_V_last_V | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1 : in_stream_V_id_V | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1 : in_stream_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln46 : 2
		br_ln46 : 3
		zext_ln46 : 2
		trunc_ln674 : 1
		ref_pixel_V_addr : 3
		store_ln49 : 4
		tmp_7 : 1
		or_ln50 : 2
		zext_ln50 : 2
		ref_pixel_V_addr_1 : 3
		store_ln50 : 4
		add_ln46 : 2
		store_ln46 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |    add_ln46_fu_155   |    0    |    15   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln46_fu_113   |    0    |    11   |
|----------|----------------------|---------|---------|
|   read   | empty_155_read_fu_62 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln46_fu_119   |    0    |    0    |
|          |   zext_ln50_fu_150   |    0    |    0    |
|----------|----------------------|---------|---------|
|extractvalue|   tmp_data_V_fu_124  |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln674_fu_128  |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|     tmp_7_fu_133     |    0    |    0    |
|----------|----------------------|---------|---------|
|    or    |    or_ln50_fu_144    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    26   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_166|    8   |
+---------+--------+
|  Total  |    8   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |    8   |   26   |
+-----------+--------+--------+
