# do riscv_single.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:35:11 on Mar 16,2023
# vlog riscv_single_testing_copy.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module loading
# ** Error: (vlog-13069) riscv_single_testing_copy.sv(257): near "case": syntax error, unexpected case.
# ** Error: riscv_single_testing_copy.sv(276): (vlog-2730) Undefined variable: 'a'.
# ** Error: riscv_single_testing_copy.sv(276): (vlog-2730) Undefined variable: 'b'.
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module mux4
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module comparator
# -- Compiling module regfile
# End time: 19:35:11 on Mar 16,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./riscv_single.do line 30
# /opt/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog riscv_single_testing_copy.sv"
