Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Sep 10 11:05:01 2024
| Host         : LAPTOOP-DREAM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file breakout_timing_summary_routed.rpt -pb breakout_timing_summary_routed.pb -rpx breakout_timing_summary_routed.rpx -warn_on_violation
| Design       : breakout
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6782)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7995)
5. checking no_input_delay (8)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6782)
---------------------------
 There are 6716 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: unfail (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: myVideoGen/ballY_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: myVideoGen/ballY_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: myVideoGen/ballY_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: myVideoGen/ballY_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: myVideoGen/ballY_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: myVideoGen/ballY_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig0R_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig0R_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig0R_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig0_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig0_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig0_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig1R_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig1R_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig1R_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig1_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig1_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig1_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig2R_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig2R_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig2R_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig2_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig2_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig2_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig3R_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig3R_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig3R_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig3_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig3_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myVideoGen/dig3_reg_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: myVideoGen/regN_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: resR_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7995)
---------------------------------------------------
 There are 7995 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7785          inf        0.000                      0                 7785           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7785 Endpoints
Min Delay          7785 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myVideoGen/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/game/RAMbrickwall_reg[92]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.339ns  (logic 1.665ns (7.453%)  route 20.674ns (92.547%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  myVideoGen/CounterX_reg[0]/C
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  myVideoGen/CounterX_reg[0]/Q
                         net (fo=53, routed)          1.358     1.737    myVideoGen/game/DrawBall_reg_i_5_0[0]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.105     1.842 r  myVideoGen/game/BrickBody_i_12/O
                         net (fo=1, routed)           0.000     1.842    myVideoGen/game/BrickBody_i_12_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.265 r  myVideoGen/game/BrickBody_reg_i_7/CO[3]
                         net (fo=1, routed)           0.001     2.265    myVideoGen/game/BrickBody_reg_i_7_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     2.464 r  myVideoGen/game/BrickBody_reg_i_8/O[2]
                         net (fo=2, routed)           0.466     2.931    myVideoGen/game2/CounterX13_out[6]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.244     3.175 r  myVideoGen/game2/DrawBorder_i_9__1/O
                         net (fo=66, routed)          2.066     5.241    myVideoGen/four/BrickPresent_i_87
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.346 f  myVideoGen/four/RAMbrickwall[1023]_i_13__0/O
                         net (fo=419, routed)         9.242    14.588    myVideoGen/four/MoveBall_reg_rep_2
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.105    14.693 r  myVideoGen/four/RAMbrickwall[1020]_i_2__1/O
                         net (fo=96, routed)          7.541    22.234    myVideoGen/game/RAMbrickwall_reg[1020]_0
    SLICE_X27Y26         LUT5 (Prop_lut5_I2_O)        0.105    22.339 r  myVideoGen/game/RAMbrickwall[92]_i_1/O
                         net (fo=1, routed)           0.000    22.339    myVideoGen/game/RAMbrickwall[92]_i_1_n_0
    SLICE_X27Y26         FDRE                                         r  myVideoGen/game/RAMbrickwall_reg[92]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/game/RAMbrickwall_reg[252]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.311ns  (logic 1.665ns (7.463%)  route 20.646ns (92.537%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  myVideoGen/CounterX_reg[0]/C
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  myVideoGen/CounterX_reg[0]/Q
                         net (fo=53, routed)          1.358     1.737    myVideoGen/game/DrawBall_reg_i_5_0[0]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.105     1.842 r  myVideoGen/game/BrickBody_i_12/O
                         net (fo=1, routed)           0.000     1.842    myVideoGen/game/BrickBody_i_12_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.265 r  myVideoGen/game/BrickBody_reg_i_7/CO[3]
                         net (fo=1, routed)           0.001     2.265    myVideoGen/game/BrickBody_reg_i_7_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     2.464 r  myVideoGen/game/BrickBody_reg_i_8/O[2]
                         net (fo=2, routed)           0.466     2.931    myVideoGen/game2/CounterX13_out[6]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.244     3.175 r  myVideoGen/game2/DrawBorder_i_9__1/O
                         net (fo=66, routed)          2.066     5.241    myVideoGen/four/BrickPresent_i_87
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.346 f  myVideoGen/four/RAMbrickwall[1023]_i_13__0/O
                         net (fo=419, routed)         9.242    14.588    myVideoGen/four/MoveBall_reg_rep_2
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.105    14.693 r  myVideoGen/four/RAMbrickwall[1020]_i_2__1/O
                         net (fo=96, routed)          7.514    22.206    myVideoGen/game/RAMbrickwall_reg[1020]_0
    SLICE_X18Y23         LUT5 (Prop_lut5_I2_O)        0.105    22.311 r  myVideoGen/game/RAMbrickwall[252]_i_1/O
                         net (fo=1, routed)           0.000    22.311    myVideoGen/game/RAMbrickwall[252]_i_1_n_0
    SLICE_X18Y23         FDRE                                         r  myVideoGen/game/RAMbrickwall_reg[252]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/game/RAMbrickwall_reg[124]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.993ns  (logic 1.665ns (7.571%)  route 20.328ns (92.429%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  myVideoGen/CounterX_reg[0]/C
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  myVideoGen/CounterX_reg[0]/Q
                         net (fo=53, routed)          1.358     1.737    myVideoGen/game/DrawBall_reg_i_5_0[0]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.105     1.842 r  myVideoGen/game/BrickBody_i_12/O
                         net (fo=1, routed)           0.000     1.842    myVideoGen/game/BrickBody_i_12_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.265 r  myVideoGen/game/BrickBody_reg_i_7/CO[3]
                         net (fo=1, routed)           0.001     2.265    myVideoGen/game/BrickBody_reg_i_7_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     2.464 r  myVideoGen/game/BrickBody_reg_i_8/O[2]
                         net (fo=2, routed)           0.466     2.931    myVideoGen/game2/CounterX13_out[6]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.244     3.175 r  myVideoGen/game2/DrawBorder_i_9__1/O
                         net (fo=66, routed)          2.066     5.241    myVideoGen/four/BrickPresent_i_87
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.346 f  myVideoGen/four/RAMbrickwall[1023]_i_13__0/O
                         net (fo=419, routed)         9.242    14.588    myVideoGen/four/MoveBall_reg_rep_2
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.105    14.693 r  myVideoGen/four/RAMbrickwall[1020]_i_2__1/O
                         net (fo=96, routed)          7.196    21.888    myVideoGen/game/RAMbrickwall_reg[1020]_0
    SLICE_X22Y24         LUT5 (Prop_lut5_I2_O)        0.105    21.993 r  myVideoGen/game/RAMbrickwall[124]_i_1/O
                         net (fo=1, routed)           0.000    21.993    myVideoGen/game/RAMbrickwall[124]_i_1_n_0
    SLICE_X22Y24         FDRE                                         r  myVideoGen/game/RAMbrickwall_reg[124]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/game/RAMbrickwall_reg[188]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.952ns  (logic 1.665ns (7.585%)  route 20.287ns (92.415%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  myVideoGen/CounterX_reg[0]/C
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  myVideoGen/CounterX_reg[0]/Q
                         net (fo=53, routed)          1.358     1.737    myVideoGen/game/DrawBall_reg_i_5_0[0]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.105     1.842 r  myVideoGen/game/BrickBody_i_12/O
                         net (fo=1, routed)           0.000     1.842    myVideoGen/game/BrickBody_i_12_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.265 r  myVideoGen/game/BrickBody_reg_i_7/CO[3]
                         net (fo=1, routed)           0.001     2.265    myVideoGen/game/BrickBody_reg_i_7_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     2.464 r  myVideoGen/game/BrickBody_reg_i_8/O[2]
                         net (fo=2, routed)           0.466     2.931    myVideoGen/game2/CounterX13_out[6]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.244     3.175 r  myVideoGen/game2/DrawBorder_i_9__1/O
                         net (fo=66, routed)          2.066     5.241    myVideoGen/four/BrickPresent_i_87
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.346 f  myVideoGen/four/RAMbrickwall[1023]_i_13__0/O
                         net (fo=419, routed)         9.242    14.588    myVideoGen/four/MoveBall_reg_rep_2
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.105    14.693 r  myVideoGen/four/RAMbrickwall[1020]_i_2__1/O
                         net (fo=96, routed)          7.154    21.847    myVideoGen/game/RAMbrickwall_reg[1020]_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.105    21.952 r  myVideoGen/game/RAMbrickwall[188]_i_1/O
                         net (fo=1, routed)           0.000    21.952    myVideoGen/game/RAMbrickwall[188]_i_1_n_0
    SLICE_X25Y24         FDRE                                         r  myVideoGen/game/RAMbrickwall_reg[188]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/three/RAMbrickwall_3_reg[124]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.892ns  (logic 1.665ns (7.605%)  route 20.227ns (92.395%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  myVideoGen/CounterX_reg[0]/C
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  myVideoGen/CounterX_reg[0]/Q
                         net (fo=53, routed)          1.358     1.737    myVideoGen/game/DrawBall_reg_i_5_0[0]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.105     1.842 r  myVideoGen/game/BrickBody_i_12/O
                         net (fo=1, routed)           0.000     1.842    myVideoGen/game/BrickBody_i_12_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.265 r  myVideoGen/game/BrickBody_reg_i_7/CO[3]
                         net (fo=1, routed)           0.001     2.265    myVideoGen/game/BrickBody_reg_i_7_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     2.464 r  myVideoGen/game/BrickBody_reg_i_8/O[2]
                         net (fo=2, routed)           0.466     2.931    myVideoGen/game2/CounterX13_out[6]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.244     3.175 r  myVideoGen/game2/DrawBorder_i_9__1/O
                         net (fo=66, routed)          2.066     5.241    myVideoGen/four/BrickPresent_i_87
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.346 f  myVideoGen/four/RAMbrickwall[1023]_i_13__0/O
                         net (fo=419, routed)         9.242    14.588    myVideoGen/four/MoveBall_reg_rep_2
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.105    14.693 r  myVideoGen/four/RAMbrickwall[1020]_i_2__1/O
                         net (fo=96, routed)          7.095    21.787    myVideoGen/three/RAMbrickwall_3_reg[1020]_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I2_O)        0.105    21.892 r  myVideoGen/three/RAMbrickwall_3[124]_i_1/O
                         net (fo=1, routed)           0.000    21.892    myVideoGen/three/RAMbrickwall_3[124]_i_1_n_0
    SLICE_X31Y20         FDRE                                         r  myVideoGen/three/RAMbrickwall_3_reg[124]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/four/RAMbrickwall_4_reg[60]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.629ns  (logic 1.665ns (7.698%)  route 19.964ns (92.302%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  myVideoGen/CounterX_reg[0]/C
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  myVideoGen/CounterX_reg[0]/Q
                         net (fo=53, routed)          1.358     1.737    myVideoGen/game/DrawBall_reg_i_5_0[0]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.105     1.842 r  myVideoGen/game/BrickBody_i_12/O
                         net (fo=1, routed)           0.000     1.842    myVideoGen/game/BrickBody_i_12_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.265 r  myVideoGen/game/BrickBody_reg_i_7/CO[3]
                         net (fo=1, routed)           0.001     2.265    myVideoGen/game/BrickBody_reg_i_7_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     2.464 r  myVideoGen/game/BrickBody_reg_i_8/O[2]
                         net (fo=2, routed)           0.466     2.931    myVideoGen/game2/CounterX13_out[6]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.244     3.175 r  myVideoGen/game2/DrawBorder_i_9__1/O
                         net (fo=66, routed)          2.066     5.241    myVideoGen/four/BrickPresent_i_87
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.346 f  myVideoGen/four/RAMbrickwall[1023]_i_13__0/O
                         net (fo=419, routed)         9.242    14.588    myVideoGen/four/MoveBall_reg_rep_2
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.105    14.693 r  myVideoGen/four/RAMbrickwall[1020]_i_2__1/O
                         net (fo=96, routed)          6.831    21.524    myVideoGen/four/MoveBall_reg_rep_22
    SLICE_X8Y24          LUT5 (Prop_lut5_I2_O)        0.105    21.629 r  myVideoGen/four/RAMbrickwall_4[60]_i_1/O
                         net (fo=1, routed)           0.000    21.629    myVideoGen/four/RAMbrickwall_4[60]_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  myVideoGen/four/RAMbrickwall_4_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/three/RAMbrickwall_3_reg[252]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.600ns  (logic 1.665ns (7.708%)  route 19.935ns (92.292%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  myVideoGen/CounterX_reg[0]/C
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  myVideoGen/CounterX_reg[0]/Q
                         net (fo=53, routed)          1.358     1.737    myVideoGen/game/DrawBall_reg_i_5_0[0]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.105     1.842 r  myVideoGen/game/BrickBody_i_12/O
                         net (fo=1, routed)           0.000     1.842    myVideoGen/game/BrickBody_i_12_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.265 r  myVideoGen/game/BrickBody_reg_i_7/CO[3]
                         net (fo=1, routed)           0.001     2.265    myVideoGen/game/BrickBody_reg_i_7_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     2.464 r  myVideoGen/game/BrickBody_reg_i_8/O[2]
                         net (fo=2, routed)           0.466     2.931    myVideoGen/game2/CounterX13_out[6]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.244     3.175 r  myVideoGen/game2/DrawBorder_i_9__1/O
                         net (fo=66, routed)          2.066     5.241    myVideoGen/four/BrickPresent_i_87
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.346 f  myVideoGen/four/RAMbrickwall[1023]_i_13__0/O
                         net (fo=419, routed)         9.242    14.588    myVideoGen/four/MoveBall_reg_rep_2
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.105    14.693 r  myVideoGen/four/RAMbrickwall[1020]_i_2__1/O
                         net (fo=96, routed)          6.802    21.495    myVideoGen/three/RAMbrickwall_3_reg[1020]_0
    SLICE_X29Y23         LUT5 (Prop_lut5_I2_O)        0.105    21.600 r  myVideoGen/three/RAMbrickwall_3[252]_i_1/O
                         net (fo=1, routed)           0.000    21.600    myVideoGen/three/RAMbrickwall_3[252]_i_1_n_0
    SLICE_X29Y23         FDRE                                         r  myVideoGen/three/RAMbrickwall_3_reg[252]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/three/RAMbrickwall_3_reg[156]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.488ns  (logic 1.665ns (7.749%)  route 19.823ns (92.251%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  myVideoGen/CounterX_reg[0]/C
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  myVideoGen/CounterX_reg[0]/Q
                         net (fo=53, routed)          1.358     1.737    myVideoGen/game/DrawBall_reg_i_5_0[0]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.105     1.842 r  myVideoGen/game/BrickBody_i_12/O
                         net (fo=1, routed)           0.000     1.842    myVideoGen/game/BrickBody_i_12_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.265 r  myVideoGen/game/BrickBody_reg_i_7/CO[3]
                         net (fo=1, routed)           0.001     2.265    myVideoGen/game/BrickBody_reg_i_7_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     2.464 r  myVideoGen/game/BrickBody_reg_i_8/O[2]
                         net (fo=2, routed)           0.466     2.931    myVideoGen/game2/CounterX13_out[6]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.244     3.175 r  myVideoGen/game2/DrawBorder_i_9__1/O
                         net (fo=66, routed)          2.066     5.241    myVideoGen/four/BrickPresent_i_87
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.346 f  myVideoGen/four/RAMbrickwall[1023]_i_13__0/O
                         net (fo=419, routed)         9.242    14.588    myVideoGen/four/MoveBall_reg_rep_2
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.105    14.693 r  myVideoGen/four/RAMbrickwall[1020]_i_2__1/O
                         net (fo=96, routed)          6.690    21.383    myVideoGen/three/RAMbrickwall_3_reg[1020]_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I2_O)        0.105    21.488 r  myVideoGen/three/RAMbrickwall_3[156]_i_1/O
                         net (fo=1, routed)           0.000    21.488    myVideoGen/three/RAMbrickwall_3[156]_i_1_n_0
    SLICE_X36Y24         FDRE                                         r  myVideoGen/three/RAMbrickwall_3_reg[156]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/three/RAMbrickwall_3_reg[92]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.487ns  (logic 1.665ns (7.749%)  route 19.822ns (92.251%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  myVideoGen/CounterX_reg[0]/C
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  myVideoGen/CounterX_reg[0]/Q
                         net (fo=53, routed)          1.358     1.737    myVideoGen/game/DrawBall_reg_i_5_0[0]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.105     1.842 r  myVideoGen/game/BrickBody_i_12/O
                         net (fo=1, routed)           0.000     1.842    myVideoGen/game/BrickBody_i_12_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.265 r  myVideoGen/game/BrickBody_reg_i_7/CO[3]
                         net (fo=1, routed)           0.001     2.265    myVideoGen/game/BrickBody_reg_i_7_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     2.464 r  myVideoGen/game/BrickBody_reg_i_8/O[2]
                         net (fo=2, routed)           0.466     2.931    myVideoGen/game2/CounterX13_out[6]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.244     3.175 r  myVideoGen/game2/DrawBorder_i_9__1/O
                         net (fo=66, routed)          2.066     5.241    myVideoGen/four/BrickPresent_i_87
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.346 f  myVideoGen/four/RAMbrickwall[1023]_i_13__0/O
                         net (fo=419, routed)         9.242    14.588    myVideoGen/four/MoveBall_reg_rep_2
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.105    14.693 r  myVideoGen/four/RAMbrickwall[1020]_i_2__1/O
                         net (fo=96, routed)          6.690    21.382    myVideoGen/three/RAMbrickwall_3_reg[1020]_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I2_O)        0.105    21.487 r  myVideoGen/three/RAMbrickwall_3[92]_i_1/O
                         net (fo=1, routed)           0.000    21.487    myVideoGen/three/RAMbrickwall_3[92]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  myVideoGen/three/RAMbrickwall_3_reg[92]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/game/RAMbrickwall_reg[994]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.475ns  (logic 1.665ns (7.753%)  route 19.810ns (92.247%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  myVideoGen/CounterX_reg[0]/C
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  myVideoGen/CounterX_reg[0]/Q
                         net (fo=53, routed)          1.358     1.737    myVideoGen/game/DrawBall_reg_i_5_0[0]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.105     1.842 r  myVideoGen/game/BrickBody_i_12/O
                         net (fo=1, routed)           0.000     1.842    myVideoGen/game/BrickBody_i_12_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.265 r  myVideoGen/game/BrickBody_reg_i_7/CO[3]
                         net (fo=1, routed)           0.001     2.265    myVideoGen/game/BrickBody_reg_i_7_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     2.464 r  myVideoGen/game/BrickBody_reg_i_8/O[2]
                         net (fo=2, routed)           0.466     2.931    myVideoGen/game2/CounterX13_out[6]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.244     3.175 r  myVideoGen/game2/DrawBorder_i_9__1/O
                         net (fo=66, routed)          2.066     5.241    myVideoGen/four/BrickPresent_i_87
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.346 r  myVideoGen/four/RAMbrickwall[1023]_i_13__0/O
                         net (fo=419, routed)         9.548    14.894    myVideoGen/four/MoveBall_reg_rep_2
    SLICE_X6Y16          LUT5 (Prop_lut5_I2_O)        0.105    14.999 r  myVideoGen/four/RAMbrickwall[994]_i_2__1/O
                         net (fo=96, routed)          6.371    21.370    myVideoGen/game/RAMbrickwall_reg[994]_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.105    21.475 r  myVideoGen/game/RAMbrickwall[994]_i_1/O
                         net (fo=1, routed)           0.000    21.475    myVideoGen/game/RAMbrickwall[994]_i_1_n_0
    SLICE_X53Y20         FDRE                                         r  myVideoGen/game/RAMbrickwall_reg[994]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myVideoGen/dig0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/dig0R_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.148ns (64.196%)  route 0.083ns (35.804%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDRE                         0.000     0.000 r  myVideoGen/dig0_reg_reg[2]/C
    SLICE_X12Y58         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  myVideoGen/dig0_reg_reg[2]/Q
                         net (fo=9, routed)           0.083     0.231    myVideoGen/dig0_reg[2]
    SLICE_X13Y58         FDRE                                         r  myVideoGen/dig0R_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/dig0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/dig0R_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.148ns (60.566%)  route 0.096ns (39.434%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDRE                         0.000     0.000 r  myVideoGen/dig0_reg_reg[3]/C
    SLICE_X12Y58         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  myVideoGen/dig0_reg_reg[3]/Q
                         net (fo=8, routed)           0.096     0.244    myVideoGen/dig0_reg[3]
    SLICE_X13Y58         FDRE                                         r  myVideoGen/dig0R_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/U3/par_to_ser_inst3/data_fall_s_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/U3/par_to_ser_inst3/data_fall_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  myVideoGen/U3/par_to_ser_inst3/data_fall_s_reg[2]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myVideoGen/U3/par_to_ser_inst3/data_fall_s_reg[2]/Q
                         net (fo=1, routed)           0.114     0.255    myVideoGen/U3/par_to_ser_inst3/data_fall_s_reg_n_0_[2]
    SLICE_X0Y26          FDRE                                         r  myVideoGen/U3/par_to_ser_inst3/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/dig_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/digR_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.961%)  route 0.116ns (45.039%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE                         0.000     0.000 r  myVideoGen/dig_reg_reg[8]/C
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myVideoGen/dig_reg_reg[8]/Q
                         net (fo=6, routed)           0.116     0.257    myVideoGen/dig_reg_reg[8]
    SLICE_X22Y47         FDRE                                         r  myVideoGen/digR_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/U5/data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/U5/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE                         0.000     0.000 r  myVideoGen/U5/data_reg[5]/C
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myVideoGen/U5/data_reg[5]/Q
                         net (fo=2, routed)           0.120     0.261    myVideoGen/U5/p_7_in
    SLICE_X41Y50         FDRE                                         r  myVideoGen/U5/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/U3/par_to_ser_inst3/data_rise_s_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/U3/par_to_ser_inst3/data_rise_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (48.970%)  route 0.133ns (51.030%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  myVideoGen/U3/par_to_ser_inst3/data_rise_s_reg[3]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  myVideoGen/U3/par_to_ser_inst3/data_rise_s_reg[3]/Q
                         net (fo=2, routed)           0.133     0.261    myVideoGen/U3/par_to_ser_inst3/data_rise_s_reg_n_0_[3]
    SLICE_X0Y26          FDRE                                         r  myVideoGen/U3/par_to_ser_inst3/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/BrickHit_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/BrickHit_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.186ns (70.724%)  route 0.077ns (29.276%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE                         0.000     0.000 r  myVideoGen/BrickHit_count_reg[7]/C
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myVideoGen/BrickHit_count_reg[7]/Q
                         net (fo=4, routed)           0.077     0.218    myVideoGen/game/BrickHit_count_reg[9][7]
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.263 r  myVideoGen/game/BrickHit_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.263    myVideoGen/p_0_in__0[9]
    SLICE_X24Y45         FDRE                                         r  myVideoGen/BrickHit_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/HBC1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/HBC1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.585%)  route 0.135ns (51.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE                         0.000     0.000 r  myVideoGen/HBC1_reg[2]/C
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  myVideoGen/HBC1_reg[2]/Q
                         net (fo=3, routed)           0.135     0.263    myVideoGen/p_0_in28_in
    SLICE_X42Y58         FDRE                                         r  myVideoGen/HBC1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/U3/encode_inst0/de_reg1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            myVideoGen/U3/encode_inst0/de_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE                         0.000     0.000 r  myVideoGen/U3/encode_inst0/de_reg1_reg/C
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  myVideoGen/U3/encode_inst0/de_reg1_reg/Q
                         net (fo=1, routed)           0.116     0.264    myVideoGen/U3/encode_inst0/de_reg1
    SLICE_X6Y29          FDCE                                         r  myVideoGen/U3/encode_inst0/de_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myVideoGen/dig_reg_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myVideoGen/digR_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.623%)  route 0.127ns (47.377%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE                         0.000     0.000 r  myVideoGen/dig_reg_reg[12]/C
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myVideoGen/dig_reg_reg[12]/Q
                         net (fo=10, routed)          0.127     0.268    myVideoGen/dig_reg_reg[12]
    SLICE_X22Y47         FDRE                                         r  myVideoGen/digR_reg[12]/D
  -------------------------------------------------------------------    -------------------





