============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  09:09:22 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           7   16.425    gscl45nm 
AOI21X1         12   33.790    gscl45nm 
BUFX2           37   86.820    gscl45nm 
DFFSR           26  268.440    gscl45nm 
HAX1            40  187.720    gscl45nm 
INVX1           70   98.553    gscl45nm 
MUX2X1          22   82.597    gscl45nm 
OAI21X1          8   22.526    gscl45nm 
OR2X1            2    4.693    gscl45nm 
XOR2X1           4   18.772    gscl45nm 
----------------------------------------
total          228  820.336             


                                    
   Type    Instances   Area  Area % 
------------------------------------
sequential        26 268.440   32.7 
inverter          70  98.553   12.0 
buffer            37  86.820   10.6 
logic             95 366.523   44.7 
------------------------------------
total            228 820.336  100.0 

