Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: MIPS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPS.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPS"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : MIPS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "reg_half.v" in library work
Compiling verilog file "RegisterFile.v" in library work
Module <reg_half> compiled
Compiling verilog file "InstructionMemory.v" in library work
Module <RegisterFile> compiled
Compiling verilog file "DataMemory.v" in library work
Module <InstructionMemory> compiled
Compiling verilog file "ControlUnit.v" in library work
Module <DataMemory> compiled
Compiling verilog file "ALU.v" in library work
Module <ControlUnit> compiled
Compiling verilog file "MIPS.v" in library work
Module <ALU> compiled
Module <MIPS> compiled
No errors in compilation
Analysis of file <"MIPS.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MIPS> in library <work>.

Analyzing hierarchy for module <InstructionMemory> in library <work>.

Analyzing hierarchy for module <RegisterFile> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <DataMemory> in library <work>.

Analyzing hierarchy for module <ControlUnit> in library <work> with parameters.
	OP_ADDI = "001000"
	OP_BEQ = "000100"
	OP_J = "000010"
	OP_LW = "100011"
	OP_RTYPE = "000000"
	OP_SW = "101011"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MIPS>.
Module <MIPS> is correct for synthesis.
 
Analyzing module <InstructionMemory> in library <work>.
INFO:Xst:2546 - "InstructionMemory.v" line 30: reading initialization file "insmem_h.txt".
Module <InstructionMemory> is correct for synthesis.
 
Analyzing module <RegisterFile> in library <work>.
Module <RegisterFile> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
INFO:Xst:2546 - "DataMemory.v" line 32: reading initialization file "datamem_h.txt".
Module <DataMemory> is correct for synthesis.
 
Analyzing module <ControlUnit> in library <work>.
	OP_ADDI = 6'b001000
	OP_BEQ = 6'b000100
	OP_J = 6'b000010
	OP_LW = 6'b100011
	OP_RTYPE = 6'b000000
	OP_SW = 6'b101011
Module <ControlUnit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <InstructionMemory>.
    Related source file is "InstructionMemory.v".
WARNING:Xst:1781 - Signal <InsArr> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <RD>.
    Summary:
	inferred   1 ROM(s).
Unit <InstructionMemory> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:643 - "ALU.v" line 63: The result of a 32x32-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 32-bit 4-to-1 multiplexer for signal <result>.
    Found 32-bit adder carry in for signal <addout>.
    Found 32-bit 4-to-1 multiplexer for signal <arithout>.
    Found 32-bit register for signal <lo>.
    Found 32x32-bit multiplier for signal <lo$mult0001> created at line 63.
    Found 32-bit 4-to-1 multiplexer for signal <logicout>.
    Found 32-bit xor2 for signal <logicout$xor0000> created at line 45.
    Found 32-bit shifter logical right for signal <srl>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  96 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "DataMemory.v".
    Found 64x32-bit single-port RAM <Mram_DataArr> for signal <DataArr>.
    Summary:
	inferred   1 RAM(s).
Unit <DataMemory> synthesized.


Synthesizing Unit <ControlUnit>.
    Related source file is "ControlUnit.v".
Unit <ControlUnit> synthesized.


Synthesizing Unit <RegisterFile>.
    Related source file is "RegisterFile.v".
Unit <RegisterFile> synthesized.


Synthesizing Unit <MIPS>.
    Related source file is "MIPS.v".
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <PCBranch>.
    Found 32-bit adder for signal <PCPlus4>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <MIPS> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x32-bit single-port RAM                             : 1
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
# Registers                                            : 2
 32-bit register                                       : 2
# Multiplexers                                         : 3
 32-bit 4-to-1 multiplexer                             : 3
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <reg_half.ngc>.
Loading core <reg_half> for timing and area information for instance <i_portA>.
Loading core <reg_half> for timing and area information for instance <i_portB>.

Synthesizing (advanced) Unit <ALU>.
	Found pipelined multiplier on signal <lo_mult0001>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_lo_mult0001 by adding 2 register level(s).
Unit <ALU> synthesized (advanced).

Synthesizing (advanced) Unit <DataMemory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DataArr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <WD>            |          |
    |     doA            | connected to signal <RD>            |          |
    -----------------------------------------------------------------------
Unit <DataMemory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x32-bit single-port distributed RAM                 : 1
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 3
 32-bit 4-to-1 multiplexer                             : 3
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr1> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr2> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr3> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr4> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr5> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr6> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr7> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr8> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr9> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr10> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr11> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr12> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr13> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr14> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr15> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr16> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr17> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr18> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr19> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr20> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr21> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr22> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr23> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr24> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr25> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr26> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr27> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr28> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr29> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr32> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr30> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr31> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr33> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr34> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr35> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr36> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr37> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr38> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr39> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr40> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr41> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr42> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr43> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr44> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr45> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr46> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr49> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr47> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr48> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr50> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr51> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr52> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr53> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr54> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr55> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr56> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr57> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr58> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr59> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr60> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr61> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr62> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr63> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <i_dmem/Mram_DataArr64> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:1710 - FF/Latch <PC_1> (without init value) has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PC_0> (without init value) has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MIPS> ...

Optimizing unit <ALU> ...

Optimizing unit <RegisterFile> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MIPS, actual ratio is 22.
FlipFlop PC_2 has been replicated 1 time(s)
FlipFlop PC_3 has been replicated 1 time(s)
FlipFlop PC_4 has been replicated 1 time(s)
FlipFlop PC_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MIPS.ngr
Top Level Output File Name         : MIPS
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 66

Cell Usage :
# BELS                             : 918
#      GND                         : 5
#      INV                         : 1
#      LUT1                        : 29
#      LUT2                        : 104
#      LUT2_D                      : 1
#      LUT2_L                      : 21
#      LUT3                        : 258
#      LUT3_D                      : 10
#      LUT3_L                      : 1
#      LUT4                        : 223
#      LUT4_D                      : 5
#      LUT4_L                      : 19
#      MUXCY                       : 88
#      MUXF5                       : 57
#      MUXF6                       : 1
#      VCC                         : 3
#      XORCY                       : 92
# FlipFlops/Latches                : 194
#      FD                          : 128
#      FDC                         : 19
#      FDP                         : 15
#      FDRE                        : 32
# RAMS                             : 128
#      RAM16X1D                    : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 65
#      IBUF                        : 1
#      OBUF                        : 64
# MULTs                            : 3
#      MULT18X18                   : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      352  out of   1920    18%  
 Number of Slice Flip Flops:            194  out of   3840     5%  
 Number of 4 input LUTs:                928  out of   3840    24%  
    Number used as logic:               672
    Number used as RAMs:                256
 Number of IOs:                          66
 Number of bonded IOBs:                  66  out of    173    38%  
 Number of MULT18X18s:                    3  out of     12    25%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 322   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 34    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 22.053ns (Maximum Frequency: 45.344MHz)
   Minimum input arrival time before clock: 3.895ns
   Maximum output required time after clock: 25.385ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 22.053ns (frequency: 45.344MHz)
  Total number of paths / destination ports: 5632013 / 1506
-------------------------------------------------------------------------
Delay:               22.053ns (Levels of Logic = 14)
  Source:            PC_6 (FF)
  Destination:       i_alu/Mmult_lo_mult0001_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: PC_6 to i_alu/Mmult_lo_mult0001_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             18   0.720   1.756  PC_6 (PC_6)
     LUT2_D:I0->O          5   0.551   0.947  WriteReg<3>21 (N111)
     LUT4:I3->O           64   0.551   2.036  i_imem/Mrom_RD39111 (Instr<21>)
     begin scope: 'i_regf/i_portA'
     begin scope: 'BU2'
     RAM16X1D:DPRA0->DPO    1   0.551   0.996  U0/gen_dp_ram.dpram_inst/Mram_ram33 (U0/gen_dp_ram.dpram_inst/N69)
     LUT3:I1->O            4   0.551   1.112  U0/gen_dp_ram.dpram_inst/inst_LPM_MUX4811 (dpo(16))
     end scope: 'BU2'
     end scope: 'i_regf/i_portA'
     LUT2:I1->O            4   0.551   0.917  i_regf/RD1<16>1 (SrcA<16>)
     MULT18X18:A16->P29    1   4.709   0.996  i_alu/Mmult_lo_mult0001_submult_0 (i_alu/Mmult_lo_mult0001_submult_0_29)
     LUT2:I1->O            1   0.551   0.000  i_alu/Mmult_lo_mult0001_Madd_lut<14> (i_alu/Mmult_lo_mult0001_Madd_lut<14>)
     MUXCY:S->O            1   0.500   0.000  i_alu/Mmult_lo_mult0001_Madd_cy<14> (i_alu/Mmult_lo_mult0001_Madd_cy<14>)
     XORCY:CI->O           1   0.904   0.996  i_alu/Mmult_lo_mult0001_Madd_xor<15> (i_alu/Mmult_lo_mult0001_Madd_30)
     LUT2:I1->O            1   0.551   0.000  i_alu/Mmult_lo_mult0001_Madd1_lut<30> (i_alu/Mmult_lo_mult0001_Madd1_lut<30>)
     MUXCY:S->O            0   0.500   0.000  i_alu/Mmult_lo_mult0001_Madd1_cy<30> (i_alu/Mmult_lo_mult0001_Madd1_cy<30>)
     XORCY:CI->O           1   0.904   0.000  i_alu/Mmult_lo_mult0001_Madd1_xor<31> (i_alu/Mmult_lo_mult0001_Madd_311)
     FDRE:D                    0.203          i_alu/Mmult_lo_mult0001_0
    ----------------------------------------
    Total                     22.053ns (12.297ns logic, 9.756ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.895ns (Levels of Logic = 1)
  Source:            RESET (PAD)
  Destination:       i_alu/Mmult_lo_mult0001_0 (FF)
  Destination Clock: CLK rising

  Data Path: RESET to i_alu/Mmult_lo_mult0001_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.821   2.048  RESET_IBUF (RESET_IBUF)
     FDRE:R                    1.026          i_alu/Mmult_lo_mult0001_31
    ----------------------------------------
    Total                      3.895ns (1.847ns logic, 2.048ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 130815 / 62
-------------------------------------------------------------------------
Offset:              25.385ns (Levels of Logic = 45)
  Source:            PC_6 (FF)
  Destination:       DATA<0> (PAD)
  Source Clock:      CLK rising

  Data Path: PC_6 to DATA<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             18   0.720   1.756  PC_6 (PC_6)
     LUT2_D:I0->O          5   0.551   0.947  WriteReg<3>21 (N111)
     LUT4:I3->O           64   0.551   2.036  i_imem/Mrom_RD39111 (Instr<21>)
     begin scope: 'i_regf/i_portA'
     begin scope: 'BU2'
     RAM16X1D:DPRA0->DPO    1   0.551   0.996  U0/gen_dp_ram.dpram_inst/Mram_ram1 (U0/gen_dp_ram.dpram_inst/N5)
     LUT3:I1->O            4   0.551   1.112  U0/gen_dp_ram.dpram_inst/inst_LPM_MUX3211 (dpo(0))
     end scope: 'BU2'
     end scope: 'i_regf/i_portA'
     LUT2:I1->O            3   0.551   0.975  i_regf/RD1<0>1 (SrcA<0>)
     LUT3:I2->O            1   0.551   0.000  i_alu/Madd_addout_lut<0> (i_alu/Madd_addout_lut<0>)
     MUXCY:S->O            1   0.500   0.000  i_alu/Madd_addout_cy<0> (i_alu/Madd_addout_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<1> (i_alu/Madd_addout_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<2> (i_alu/Madd_addout_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<3> (i_alu/Madd_addout_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<4> (i_alu/Madd_addout_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<5> (i_alu/Madd_addout_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<6> (i_alu/Madd_addout_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<7> (i_alu/Madd_addout_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<8> (i_alu/Madd_addout_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<9> (i_alu/Madd_addout_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<10> (i_alu/Madd_addout_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<11> (i_alu/Madd_addout_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<12> (i_alu/Madd_addout_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<13> (i_alu/Madd_addout_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<14> (i_alu/Madd_addout_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<15> (i_alu/Madd_addout_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<16> (i_alu/Madd_addout_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<17> (i_alu/Madd_addout_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<18> (i_alu/Madd_addout_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<19> (i_alu/Madd_addout_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<20> (i_alu/Madd_addout_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<21> (i_alu/Madd_addout_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<22> (i_alu/Madd_addout_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<23> (i_alu/Madd_addout_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<24> (i_alu/Madd_addout_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<25> (i_alu/Madd_addout_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<26> (i_alu/Madd_addout_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<27> (i_alu/Madd_addout_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<28> (i_alu/Madd_addout_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  i_alu/Madd_addout_cy<29> (i_alu/Madd_addout_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  i_alu/Madd_addout_cy<30> (i_alu/Madd_addout_cy<30>)
     XORCY:CI->O           3   0.904   0.975  i_alu/Madd_addout_xor<31> (i_alu/addout<31>)
     LUT3:I2->O            1   0.551   0.000  i_alu/Mmux_result_81 (i_alu/Mmux_result_81)
     MUXF5:I1->O           1   0.360   0.000  i_alu/Mmux_result_7_f5 (i_alu/Mmux_result_7_f5)
     MUXF6:I0->O           1   0.342   0.869  i_alu/Mmux_result_5_f6 (i_alu/Mmux_result_5_f6)
     LUT3:I2->O            5   0.551   0.921  i_alu/result_cmp_eq000011 (ALUResult<0>)
     OBUF:I->O                 5.644          DATA_0_OBUF (DATA<0>)
    ----------------------------------------
    Total                     25.385ns (14.798ns logic, 10.587ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.50 secs
 
--> 


Total memory usage is 536428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   68 (   0 filtered)
Number of infos    :    4 (   0 filtered)

