//
// Written by Synplify Pro 
// Product Version "O-2018.09M-SP1-1"
// Program "Synplify Pro", Mapper "mapact2018q4p1, Build 026R"
// Sun Feb  7 22:37:23 2021
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\generic\igloo2.v "
// file 1 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v "
// file 6 "\c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\fccc_c0\fccc_c0.v "
// file 7 "\c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 8 "\c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v "
// file 9 "\c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0.v "
// file 10 "\c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v "
// file 11 "\c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v "
// file 12 "\c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v "
// file 13 "\c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v "
// file 14 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\nlconst.dat "
// file 15 "\c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\designer\sccb_design\synthesis.fdc "

`timescale 100 ps/100 ps
module FCCC_C0_FCCC_C0_0_FCCC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FCCC_C0_0_LOCK,
  FCCC_C0_0_GL0_1
)
;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FCCC_C0_0_LOCK ;
output FCCC_C0_0_GL0_1 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire FCCC_C0_0_GL0_1 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:18
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0_1),
	.A(GL0_net)
);
//@6:57
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FCCC_C0_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007F90000045574000718C6318C2318C1DEC0404040C00B18;
defparam CCC_INST.VCOFREQUENCY=768.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  FCCC_C0_0_GL0_1,
  FCCC_C0_0_LOCK,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FCCC_C0_0_GL0_1 ;
output FCCC_C0_0_LOCK ;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL0_1 ;
wire FCCC_C0_0_LOCK ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @6:57
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.FCCC_C0_0_GL0_1(FCCC_C0_0_GL0_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @8:23
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @9:40
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module clock_divider_10000000s_300000s_15s_7s (
  FCCC_C0_0_GL0_1,
  sccb_clk_i,
  sccb_clk_1z,
  mid_pulse_1z
)
;
input FCCC_C0_0_GL0_1 ;
output sccb_clk_i ;
output sccb_clk_1z ;
output mid_pulse_1z ;
wire FCCC_C0_0_GL0_1 ;
wire sccb_clk_i ;
wire sccb_clk_1z ;
wire mid_pulse_1z ;
wire [9:0] count;
wire [0:0] count_i;
wire [4:4] count_3;
wire mid_pulse_0 ;
wire VCC ;
wire sccb_clk_1_Z ;
wire GND ;
wire un2_count_cry_1_S ;
wire un2_count_cry_2_S ;
wire un2_count_cry_3_S ;
wire un2_count_cry_5_S ;
wire un2_count_cry_6_S ;
wire un2_count_cry_7_S ;
wire un2_count_cry_8_S ;
wire un2_count_s_9_S ;
wire mid_pulse6_0_0 ;
wire un2_count_s_1_51_FCO ;
wire un2_count_s_1_51_S ;
wire un2_count_s_1_51_Y ;
wire un2_count_cry_1_Z ;
wire un2_count_cry_1_Y ;
wire un2_count_cry_2_Z ;
wire un2_count_cry_2_Y ;
wire un2_count_cry_3_Z ;
wire un2_count_cry_3_Y ;
wire un2_count_cry_4_Z ;
wire un2_count_cry_4_S ;
wire un2_count_cry_4_Y ;
wire un2_count_cry_5_Z ;
wire un2_count_cry_5_Y ;
wire un2_count_cry_6_Z ;
wire un2_count_cry_6_Y ;
wire un2_count_cry_7_Z ;
wire un2_count_cry_7_Y ;
wire un2_count_s_9_FCO ;
wire un2_count_s_9_Y ;
wire un2_count_cry_8_Z ;
wire un2_count_cry_8_Y ;
wire m3_e_5 ;
wire m3_e_4 ;
wire N_10_mux ;
  CLKINT mid_pulse_inferred_clock_RNIPF73 (
	.Y(mid_pulse_1z),
	.A(mid_pulse_0)
);
  CFG1 sccb_clk_inferred_clock_RNIBKR2 (
	.A(sccb_clk_1z),
	.Y(sccb_clk_i)
);
defparam sccb_clk_inferred_clock_RNIBKR2.INIT=2'h1;
  CFG1 \count_RNO[0]  (
	.A(count[0]),
	.Y(count_i[0])
);
defparam \count_RNO[0] .INIT=2'h1;
// @11:19
  SLE sccb_clk (
	.Q(sccb_clk_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0_1),
	.D(sccb_clk_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[0]  (
	.Q(count[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0_1),
	.D(count_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[1]  (
	.Q(count[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0_1),
	.D(un2_count_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[2]  (
	.Q(count[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0_1),
	.D(un2_count_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[3]  (
	.Q(count[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0_1),
	.D(un2_count_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[4]  (
	.Q(count[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0_1),
	.D(count_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[5]  (
	.Q(count[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0_1),
	.D(un2_count_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[6]  (
	.Q(count[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0_1),
	.D(un2_count_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[7]  (
	.Q(count[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0_1),
	.D(un2_count_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[8]  (
	.Q(count[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0_1),
	.D(un2_count_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[9]  (
	.Q(count[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0_1),
	.D(un2_count_s_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE mid_pulse (
	.Q(mid_pulse_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0_1),
	.D(mid_pulse6_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:24
  ARI1 un2_count_s_1_51 (
	.FCO(un2_count_s_1_51_FCO),
	.S(un2_count_s_1_51_S),
	.Y(un2_count_s_1_51_Y),
	.B(count[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un2_count_s_1_51.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_1 (
	.FCO(un2_count_cry_1_Z),
	.S(un2_count_cry_1_S),
	.Y(un2_count_cry_1_Y),
	.B(count[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_s_1_51_FCO)
);
defparam un2_count_cry_1.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_2 (
	.FCO(un2_count_cry_2_Z),
	.S(un2_count_cry_2_S),
	.Y(un2_count_cry_2_Y),
	.B(count[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_1_Z)
);
defparam un2_count_cry_2.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_3 (
	.FCO(un2_count_cry_3_Z),
	.S(un2_count_cry_3_S),
	.Y(un2_count_cry_3_Y),
	.B(count[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_2_Z)
);
defparam un2_count_cry_3.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_4 (
	.FCO(un2_count_cry_4_Z),
	.S(un2_count_cry_4_S),
	.Y(un2_count_cry_4_Y),
	.B(count[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_3_Z)
);
defparam un2_count_cry_4.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_5 (
	.FCO(un2_count_cry_5_Z),
	.S(un2_count_cry_5_S),
	.Y(un2_count_cry_5_Y),
	.B(count[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_4_Z)
);
defparam un2_count_cry_5.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_6 (
	.FCO(un2_count_cry_6_Z),
	.S(un2_count_cry_6_S),
	.Y(un2_count_cry_6_Y),
	.B(count[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_5_Z)
);
defparam un2_count_cry_6.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_7 (
	.FCO(un2_count_cry_7_Z),
	.S(un2_count_cry_7_S),
	.Y(un2_count_cry_7_Y),
	.B(count[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_6_Z)
);
defparam un2_count_cry_7.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_s_9 (
	.FCO(un2_count_s_9_FCO),
	.S(un2_count_s_9_S),
	.Y(un2_count_s_9_Y),
	.B(count[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_8_Z)
);
defparam un2_count_s_9.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_8 (
	.FCO(un2_count_cry_8_Z),
	.S(un2_count_cry_8_S),
	.Y(un2_count_cry_8_Y),
	.B(count[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_7_Z)
);
defparam un2_count_cry_8.INIT=20'h4AA00;
  CFG4 \count_RNIHBEA[1]  (
	.A(count[8]),
	.B(count[7]),
	.C(count[5]),
	.D(count[1]),
	.Y(m3_e_5)
);
defparam \count_RNIHBEA[1] .INIT=16'h0100;
  CFG3 \count_RNILGQ7[2]  (
	.A(count[6]),
	.B(count[2]),
	.C(count[0]),
	.Y(m3_e_4)
);
defparam \count_RNILGQ7[2] .INIT=8'h40;
  CFG4 \count_RNIH4GN[4]  (
	.A(count[9]),
	.B(count[4]),
	.C(m3_e_5),
	.D(m3_e_4),
	.Y(N_10_mux)
);
defparam \count_RNIH4GN[4] .INIT=16'h1000;
  CFG3 mid_pulse_RNO (
	.A(count[3]),
	.B(sccb_clk_1z),
	.C(N_10_mux),
	.Y(mid_pulse6_0_0)
);
defparam mid_pulse_RNO.INIT=8'h40;
// @11:19
  CFG3 sccb_clk_1 (
	.A(sccb_clk_1z),
	.B(count[3]),
	.C(N_10_mux),
	.Y(sccb_clk_1_Z)
);
defparam sccb_clk_1.INIT=8'h6A;
// @11:20
  CFG3 \count_3[4]  (
	.A(count[3]),
	.B(un2_count_cry_4_S),
	.C(N_10_mux),
	.Y(count_3[4])
);
defparam \count_3[4] .INIT=8'h4C;
//@12:25
//@12:25
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* clock_divider_10000000s_300000s_15s_7s */

module CoreSCCB (
  data_in_0,
  ip_addr_0,
  sub_addr,
  start,
  sio_c_c,
  sccb_clk,
  rw,
  AND2_0_Y_arst,
  sccb_clk_i,
  done_1z,
  siod_o_1_1z,
  mid_pulse
)
;
input data_in_0 ;
input ip_addr_0 ;
input [4:3] sub_addr ;
input start ;
output sio_c_c ;
input sccb_clk ;
input rw ;
input AND2_0_Y_arst ;
input sccb_clk_i ;
output done_1z ;
output siod_o_1_1z ;
input mid_pulse ;
wire data_in_0 ;
wire ip_addr_0 ;
wire start ;
wire sio_c_c ;
wire sccb_clk ;
wire rw ;
wire AND2_0_Y_arst ;
wire sccb_clk_i ;
wire done_1z ;
wire siod_o_1_1z ;
wire mid_pulse ;
wire [4:0] count_300;
wire [2:0] count;
wire [1:1] count_14;
wire [21:1] state;
wire [20:3] state_nsss;
wire [0:0] state_i;
wire [7:7] data_in_saved;
wire [7:7] data_in_saved_5;
wire [0:0] ip_addr_saved;
wire [0:0] ip_addr_saved_5;
wire [4:3] sub_addr_saved;
wire [4:3] sub_addr_saved_5;
wire [0:0] count_14_i_a4_0_0;
wire [1:1] count_14_1;
wire [3:3] un30_i_a4_0;
wire [3:3] un30_i_a4_1;
wire [1:1] un30_i_a4_3;
wire [0:0] data_in_saved_dec;
wire [2:2] count_14_i_0;
wire VCC ;
wire count_300_n4_Z ;
wire count_300e ;
wire GND ;
wire count_300_n1_Z ;
wire count_300_n2_Z ;
wire count_300_n3_Z ;
wire N_1_i ;
wire N_240_i ;
wire N_243_i ;
wire siod_o_8_0_iv_i ;
wire un1_siod_o_1_sqmuxa_0_Z ;
wire N_222_i ;
wire N_224_i ;
wire N_227_i ;
wire N_229_i ;
wire N_231_i ;
wire N_233_i ;
wire N_302_i ;
wire N_201_i ;
wire N_203_i ;
wire N_206_i ;
wire N_208_i ;
wire N_211_i ;
wire N_214_i ;
wire N_216_i ;
wire N_219_i ;
wire done_0 ;
wire sioc_en_Z ;
wire sioc_en_0 ;
wire N_278_i ;
wire rw_saved_Z ;
wire rw_saved_5_Z ;
wire state84_Z ;
wire N_257 ;
wire count_300_1_sqmuxa_Z ;
wire N_246_i ;
wire N_249 ;
wire un35 ;
wire un34lto4_i ;
wire sioc_en_r_1_Z ;
wire N_276 ;
wire N_275_3 ;
wire N_274 ;
wire N_244 ;
wire N_252 ;
wire N_240_i_1 ;
wire N_256 ;
wire siod_o_3_7_1_1_Z ;
wire siod_o_3 ;
wire N_247 ;
wire N_313 ;
wire N_248 ;
wire siod_o_4 ;
wire count_300_c2_Z ;
wire N_288 ;
wire un34lto4_i_3 ;
wire N_320_i ;
wire siod_o_5 ;
wire siod_o_8_0_iv_0_tz_Z ;
wire siod_o_8_0_iv_0_0_Z ;
wire un1_resetn_1_Z ;
wire N_60 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60_0 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
// @10:77
  SLE \count_300[4]  (
	.Q(count_300[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(count_300_n4_Z),
	.EN(count_300e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \count_300[1]  (
	.Q(count_300[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(count_300_n1_Z),
	.EN(count_300e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \count_300[2]  (
	.Q(count_300[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(count_300_n2_Z),
	.EN(count_300e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \count_300[3]  (
	.Q(count_300[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(count_300_n3_Z),
	.EN(count_300e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \count_300[0]  (
	.Q(count_300[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_1_i),
	.EN(count_300e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \count[0]  (
	.Q(count[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_240_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \count[1]  (
	.Q(count[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(count_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \count[2]  (
	.Q(count[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_243_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE siod_o_1 (
	.Q(siod_o_1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(siod_o_8_0_iv_i),
	.EN(un1_siod_o_1_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[14]  (
	.Q(state[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_222_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[15]  (
	.Q(state[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_224_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[16]  (
	.Q(state[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(state_nsss[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[17]  (
	.Q(state[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_227_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[18]  (
	.Q(state[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_229_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[19]  (
	.Q(state[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_231_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[20]  (
	.Q(state[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(state_nsss[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[21]  (
	.Q(state[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_233_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state_i[0]  (
	.Q(state_i[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_302_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[1]  (
	.Q(state[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_201_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[2]  (
	.Q(state[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_203_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[3]  (
	.Q(state[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(state_nsss[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[4]  (
	.Q(state[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_206_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[5]  (
	.Q(state[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_208_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[6]  (
	.Q(state[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(state_nsss[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[7]  (
	.Q(state[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_211_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[8]  (
	.Q(state[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(state_nsss[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[9]  (
	.Q(state[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_214_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[10]  (
	.Q(state[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_216_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[11]  (
	.Q(state[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(state_nsss[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[12]  (
	.Q(state[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_219_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \state[13]  (
	.Q(state[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(state_nsss[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE done (
	.Q(done_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(done_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:63
  SLE sioc_en (
	.Q(sioc_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk_i),
	.D(sioc_en_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:77
  SLE \data_in_saved[7]  (
	.Q(data_in_saved[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(data_in_saved_5[7]),
	.EN(N_278_i),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:77
  SLE \ip_addr_saved[0]  (
	.Q(ip_addr_saved[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(ip_addr_saved_5[0]),
	.EN(N_278_i),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:77
  SLE \sub_addr_saved[4]  (
	.Q(sub_addr_saved[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(sub_addr_saved_5[4]),
	.EN(N_278_i),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:77
  SLE \sub_addr_saved[3]  (
	.Q(sub_addr_saved[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(sub_addr_saved_5[3]),
	.EN(N_278_i),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:77
  SLE rw_saved (
	.Q(rw_saved_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(rw_saved_5_Z),
	.EN(N_278_i),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:77
  CFG3 \state_i_RNIESLL[0]  (
	.A(state_i[0]),
	.B(state84_Z),
	.C(AND2_0_Y_arst),
	.Y(N_278_i)
);
defparam \state_i_RNIESLL[0] .INIT=8'h7F;
// @10:97
  CFG3 count_300_1_sqmuxa (
	.A(state[20]),
	.B(state[21]),
	.C(N_257),
	.Y(count_300_1_sqmuxa_Z)
);
defparam count_300_1_sqmuxa.INIT=8'h0E;
// @10:78
  CFG4 \count_14_i_o2[0]  (
	.A(state[5]),
	.B(state[7]),
	.C(state[15]),
	.D(N_246_i),
	.Y(N_249)
);
defparam \count_14_i_o2[0] .INIT=16'hFFFE;
// @10:63
  CFG4 sioc_en_r (
	.A(un35),
	.B(un34lto4_i),
	.C(sioc_en_r_1_Z),
	.D(AND2_0_Y_arst),
	.Y(sioc_en_0)
);
defparam sioc_en_r.INIT=16'hCA00;
// @10:63
  CFG4 sioc_en_r_1 (
	.A(un34lto4_i),
	.B(N_276),
	.C(N_275_3),
	.D(N_274),
	.Y(sioc_en_r_1_Z)
);
defparam sioc_en_r_1.INIT=16'h3FDD;
// @10:77
  CFG3 \count_RNO[0]  (
	.A(N_244),
	.B(N_252),
	.C(N_240_i_1),
	.Y(N_240_i)
);
defparam \count_RNO[0] .INIT=8'h10;
// @10:77
  CFG4 \count_RNO_0[0]  (
	.A(count_14_i_a4_0_0[0]),
	.B(count[0]),
	.C(N_249),
	.D(N_256),
	.Y(N_240_i_1)
);
defparam \count_RNO_0[0] .INIT=16'h1F1C;
// @10:78
  CFG4 \count_14[1]  (
	.A(count_14_1[1]),
	.B(N_244),
	.C(N_252),
	.D(N_256),
	.Y(count_14[1])
);
defparam \count_14[1] .INIT=16'h3331;
// @10:78
  CFG4 \count_14_1[1]  (
	.A(count[2]),
	.B(count[1]),
	.C(count[0]),
	.D(N_249),
	.Y(count_14_1[1])
);
defparam \count_14_1[1] .INIT=16'h3D33;
// @10:132
  CFG4 siod_o_3_7 (
	.A(count[2]),
	.B(sub_addr_saved[4]),
	.C(siod_o_3_7_1_1_Z),
	.D(count[0]),
	.Y(siod_o_3)
);
defparam siod_o_3_7.INIT=16'h0580;
// @10:132
  CFG4 siod_o_3_7_1_1 (
	.A(sub_addr_saved[3]),
	.B(ip_addr_saved[0]),
	.C(count[1]),
	.D(count[0]),
	.Y(siod_o_3_7_1_1_Z)
);
defparam siod_o_3_7_1_1.INIT=16'h530F;
// @10:78
  CFG2 \count_14_i_a4_0_0[0]  (
	.A(count[1]),
	.B(count[2]),
	.Y(count_14_i_a4_0_0[0])
);
defparam \count_14_i_a4_0_0[0] .INIT=4'h1;
// @10:77
  CFG2 \un30_i_a4_0[3]  (
	.A(state[8]),
	.B(state[9]),
	.Y(un30_i_a4_0[3])
);
defparam \un30_i_a4_0[3] .INIT=4'h1;
// @10:78
  CFG2 \count_14_i_o4[0]  (
	.A(state[11]),
	.B(state[1]),
	.Y(N_252)
);
defparam \count_14_i_o4[0] .INIT=4'hE;
// @10:94
  CFG2 siod_o_6_sqmuxa_i_o4 (
	.A(state84_Z),
	.B(AND2_0_Y_arst),
	.Y(N_244)
);
defparam siod_o_6_sqmuxa_i_o4.INIT=4'h7;
// @10:77
  CFG2 \state_srsts_0_0_o2_1[20]  (
	.A(count_300[0]),
	.B(count_300[1]),
	.Y(N_247)
);
defparam \state_srsts_0_0_o2_1[20] .INIT=4'hE;
// @10:78
  CFG2 \sub_addr_saved_5[4]  (
	.A(state84_Z),
	.B(sub_addr[4]),
	.Y(sub_addr_saved_5[4])
);
defparam \sub_addr_saved_5[4] .INIT=4'h8;
// @10:78
  CFG2 \sub_addr_saved_5[3]  (
	.A(state84_Z),
	.B(sub_addr[3]),
	.Y(sub_addr_saved_5[3])
);
defparam \sub_addr_saved_5[3] .INIT=4'h8;
// @10:78
  CFG2 \ip_addr_saved_5[0]  (
	.A(state84_Z),
	.B(ip_addr_0),
	.Y(ip_addr_saved_5[0])
);
defparam \ip_addr_saved_5[0] .INIT=4'h8;
// @10:78
  CFG2 \data_in_saved_5[7]  (
	.A(state84_Z),
	.B(data_in_0),
	.Y(data_in_saved_5[7])
);
defparam \data_in_saved_5[7] .INIT=4'h8;
// @10:78
  CFG2 rw_saved_5 (
	.A(state84_Z),
	.B(rw),
	.Y(rw_saved_5_Z)
);
defparam rw_saved_5.INIT=4'h8;
// @10:94
  CFG2 un32_i_a2 (
	.A(state[20]),
	.B(state[21]),
	.Y(N_313)
);
defparam un32_i_a2.INIT=4'h1;
// @10:94
  CFG2 siod_o_4_sqmuxa_i_o2 (
	.A(state[12]),
	.B(state[2]),
	.Y(N_246_i)
);
defparam siod_o_4_sqmuxa_i_o2.INIT=4'hE;
// @10:59
  CFG2 \un5_sioc[0]  (
	.A(sioc_en_Z),
	.B(sccb_clk),
	.Y(sio_c_c)
);
defparam \un5_sioc[0] .INIT=4'h7;
// @10:93
  CFG2 state84 (
	.A(done_1z),
	.B(start),
	.Y(state84_Z)
);
defparam state84.INIT=4'h4;
// @10:77
  CFG3 done_r (
	.A(state84_Z),
	.B(state[19]),
	.C(AND2_0_Y_arst),
	.Y(done_0)
);
defparam done_r.INIT=8'h80;
// @10:77
  CFG4 \un30_i_a4_1[3]  (
	.A(state[15]),
	.B(state[14]),
	.C(state[12]),
	.D(state[11]),
	.Y(un30_i_a4_1[3])
);
defparam \un30_i_a4_1[3] .INIT=16'h0001;
// @10:77
  CFG4 \un30_i_a4_3[1]  (
	.A(state[19]),
	.B(state[18]),
	.C(state[11]),
	.D(state[10]),
	.Y(un30_i_a4_3[1])
);
defparam \un30_i_a4_3[1] .INIT=16'h0001;
// @10:77
  CFG3 \un30_i_o2[2]  (
	.A(state[6]),
	.B(state[4]),
	.C(state[14]),
	.Y(N_256)
);
defparam \un30_i_o2[2] .INIT=8'hFE;
// @10:77
  CFG3 \un30_i_o2[0]  (
	.A(state[15]),
	.B(state[7]),
	.C(state[5]),
	.Y(N_248)
);
defparam \un30_i_o2[0] .INIT=8'hFE;
// @10:143
  CFG4 siod_o_4_7 (
	.A(data_in_saved[7]),
	.B(count[2]),
	.C(count[1]),
	.D(count[0]),
	.Y(siod_o_4)
);
defparam siod_o_4_7.INIT=16'h8000;
// @10:77
  CFG3 count_300_c2 (
	.A(count_300[2]),
	.B(count_300[1]),
	.C(count_300[0]),
	.Y(count_300_c2_Z)
);
defparam count_300_c2.INIT=8'h80;
// @10:77
  CFG3 \state_srsts_0_i_a4[7]  (
	.A(rw_saved_Z),
	.B(state[6]),
	.C(state[7]),
	.Y(N_288)
);
defparam \state_srsts_0_i_a4[7] .INIT=8'h0B;
// @10:132
  CFG3 data_in_saved_dec_0_0_a2 (
	.A(count[2]),
	.B(count[1]),
	.C(count[0]),
	.Y(data_in_saved_dec[0])
);
defparam data_in_saved_dec_0_0_a2.INIT=8'h01;
// @10:77
  CFG3 \un30_i_a4[1]  (
	.A(un30_i_a4_3[1]),
	.B(state[3]),
	.C(state[2]),
	.Y(N_274)
);
defparam \un30_i_a4[1] .INIT=8'h02;
// @10:77
  CFG4 \un30_i_a4_3[4]  (
	.A(state[18]),
	.B(state[17]),
	.C(state[16]),
	.D(N_313),
	.Y(un34lto4_i_3)
);
defparam \un30_i_a4_3[4] .INIT=16'h0100;
// @10:77
  CFG4 \state_srsts_0_0_o2[20]  (
	.A(count_300[4]),
	.B(count_300[3]),
	.C(count_300[2]),
	.D(N_247),
	.Y(N_257)
);
defparam \state_srsts_0_0_o2[20] .INIT=16'h7FFF;
// @10:78
  CFG4 un1_resetn_i_a2 (
	.A(state[17]),
	.B(state[9]),
	.C(state[3]),
	.D(N_252),
	.Y(N_320_i)
);
defparam un1_resetn_i_a2.INIT=16'h0001;
// @10:78
  CFG3 un1_siod_o_1_sqmuxa_0 (
	.A(state[15]),
	.B(N_313),
	.C(N_244),
	.Y(un1_siod_o_1_sqmuxa_0_Z)
);
defparam un1_siod_o_1_sqmuxa_0.INIT=8'hF4;
// @10:77
  CFG2 \state_RNO[10]  (
	.A(N_244),
	.B(state[9]),
	.Y(N_216_i)
);
defparam \state_RNO[10] .INIT=4'h4;
// @10:77
  CFG3 \state_RNO[9]  (
	.A(state[6]),
	.B(N_244),
	.C(rw_saved_Z),
	.Y(N_214_i)
);
defparam \state_RNO[9] .INIT=8'h20;
// @10:77
  CFG2 \state_RNO[4]  (
	.A(N_244),
	.B(state[3]),
	.Y(N_206_i)
);
defparam \state_RNO[4] .INIT=4'h4;
// @10:77
  CFG2 \state_RNO[1]  (
	.A(N_244),
	.B(state_i[0]),
	.Y(N_201_i)
);
defparam \state_RNO[1] .INIT=4'h1;
// @10:77
  CFG2 \state_RNO[19]  (
	.A(N_244),
	.B(state[18]),
	.Y(N_231_i)
);
defparam \state_RNO[19] .INIT=4'h4;
// @10:77
  CFG2 \state_RNO[18]  (
	.A(N_244),
	.B(state[17]),
	.Y(N_229_i)
);
defparam \state_RNO[18] .INIT=4'h4;
// @10:77
  CFG3 \state_RNO[17]  (
	.A(state[16]),
	.B(state[8]),
	.C(N_244),
	.Y(N_227_i)
);
defparam \state_RNO[17] .INIT=8'h0E;
// @10:77
  CFG2 \state_RNO[14]  (
	.A(N_244),
	.B(state[13]),
	.Y(N_222_i)
);
defparam \state_RNO[14] .INIT=4'h4;
// @10:118
  CFG4 siod_o_5_6 (
	.A(ip_addr_saved[0]),
	.B(count[2]),
	.C(count[1]),
	.D(count[0]),
	.Y(siod_o_5)
);
defparam siod_o_5_6.INIT=16'h0802;
// @10:77
  CFG4 \un30_i_a4[3]  (
	.A(un30_i_a4_1[3]),
	.B(un30_i_a4_0[3]),
	.C(state[13]),
	.D(state[10]),
	.Y(N_276)
);
defparam \un30_i_a4[3] .INIT=16'h0008;
// @10:77
  CFG4 \un30_i_a4_3[2]  (
	.A(state[12]),
	.B(N_313),
	.C(N_256),
	.D(N_248),
	.Y(N_275_3)
);
defparam \un30_i_a4_3[2] .INIT=16'h0004;
// @10:78
  CFG3 siod_o_8_0_iv_0_tz (
	.A(state[7]),
	.B(siod_o_4),
	.C(N_320_i),
	.Y(siod_o_8_0_iv_0_tz_Z)
);
defparam siod_o_8_0_iv_0_tz.INIT=8'h2F;
// @10:77
  CFG2 \un30_i_a4[4]  (
	.A(state[19]),
	.B(un34lto4_i_3),
	.Y(un34lto4_i)
);
defparam \un30_i_a4[4] .INIT=4'h4;
// @10:77
  CFG3 \state_srsts_0_0_a4[3]  (
	.A(state[2]),
	.B(data_in_saved_dec[0]),
	.C(N_244),
	.Y(state_nsss[3])
);
defparam \state_srsts_0_0_a4[3] .INIT=8'h08;
// @10:77
  CFG3 \state_srsts_0_0_a4[13]  (
	.A(state[12]),
	.B(data_in_saved_dec[0]),
	.C(N_244),
	.Y(state_nsss[13])
);
defparam \state_srsts_0_0_a4[13] .INIT=8'h08;
// @10:77
  CFG3 \state_srsts_0_0_a4[16]  (
	.A(state[15]),
	.B(data_in_saved_dec[0]),
	.C(N_244),
	.Y(state_nsss[16])
);
defparam \state_srsts_0_0_a4[16] .INIT=8'h08;
// @10:77
  CFG3 \state_srsts_0_0_a4[8]  (
	.A(state[7]),
	.B(data_in_saved_dec[0]),
	.C(N_244),
	.Y(state_nsss[8])
);
defparam \state_srsts_0_0_a4[8] .INIT=8'h08;
// @10:77
  CFG3 \state_srsts_0_0_a4[6]  (
	.A(state[5]),
	.B(data_in_saved_dec[0]),
	.C(N_244),
	.Y(state_nsss[6])
);
defparam \state_srsts_0_0_a4[6] .INIT=8'h08;
// @10:78
  CFG4 \count_14_i_0[2]  (
	.A(count[2]),
	.B(N_252),
	.C(N_256),
	.D(N_244),
	.Y(count_14_i_0[2])
);
defparam \count_14_i_0[2] .INIT=16'hFF01;
// @10:68
  CFG3 un35lto4 (
	.A(un34lto4_i_3),
	.B(state[13]),
	.C(N_275_3),
	.Y(un35)
);
defparam un35lto4.INIT=8'hDF;
// @10:77
  CFG4 \state_srsts_0_0[20]  (
	.A(state[20]),
	.B(state[19]),
	.C(N_257),
	.D(N_244),
	.Y(state_nsss[20])
);
defparam \state_srsts_0_0[20] .INIT=16'hFFEC;
// @10:77
  CFG3 \state_srsts_0_0_a4[11]  (
	.A(state[21]),
	.B(N_257),
	.C(N_244),
	.Y(state_nsss[11])
);
defparam \state_srsts_0_0_a4[11] .INIT=8'h02;
// @10:77
  CFG4 \state_RNO[12]  (
	.A(state[12]),
	.B(state[11]),
	.C(N_244),
	.D(data_in_saved_dec[0]),
	.Y(N_219_i)
);
defparam \state_RNO[12] .INIT=16'h0C0E;
// @10:77
  CFG4 \state_RNO[7]  (
	.A(state[6]),
	.B(N_288),
	.C(data_in_saved_dec[0]),
	.D(N_244),
	.Y(N_211_i)
);
defparam \state_RNO[7] .INIT=16'h0023;
// @10:77
  CFG4 \state_RNO[5]  (
	.A(state[5]),
	.B(state[4]),
	.C(N_244),
	.D(data_in_saved_dec[0]),
	.Y(N_208_i)
);
defparam \state_RNO[5] .INIT=16'h0C0E;
// @10:77
  CFG4 \state_RNO[2]  (
	.A(state[2]),
	.B(state[1]),
	.C(N_244),
	.D(data_in_saved_dec[0]),
	.Y(N_203_i)
);
defparam \state_RNO[2] .INIT=16'h0C0E;
// @10:77
  CFG4 \state_RNO[15]  (
	.A(state[15]),
	.B(state[14]),
	.C(N_244),
	.D(data_in_saved_dec[0]),
	.Y(N_224_i)
);
defparam \state_RNO[15] .INIT=16'h0C0E;
// @10:78
  CFG4 siod_o_8_0_iv_0_0 (
	.A(state[5]),
	.B(siod_o_3),
	.C(siod_o_8_0_iv_0_tz_Z),
	.D(N_244),
	.Y(siod_o_8_0_iv_0_0_Z)
);
defparam siod_o_8_0_iv_0_0.INIT=16'h00F2;
// @10:77
  CFG3 \state_i_RNO[0]  (
	.A(state[20]),
	.B(N_257),
	.C(N_244),
	.Y(N_302_i)
);
defparam \state_i_RNO[0] .INIT=8'hFD;
// @10:77
  CFG4 \state_RNO[21]  (
	.A(state[21]),
	.B(state[10]),
	.C(N_257),
	.D(N_244),
	.Y(N_233_i)
);
defparam \state_RNO[21] .INIT=16'h00EC;
// @10:78
  CFG4 un1_resetn_1 (
	.A(state[10]),
	.B(AND2_0_Y_arst),
	.C(state84_Z),
	.D(count_300_1_sqmuxa_Z),
	.Y(un1_resetn_1_Z)
);
defparam un1_resetn_1.INIT=16'h0C4C;
// @10:77
  CFG4 \count_RNO[2]  (
	.A(N_249),
	.B(count_14_i_0[2]),
	.C(count[1]),
	.D(count[0]),
	.Y(N_243_i)
);
defparam \count_RNO[2] .INIT=16'h3331;
// @10:77
  CFG4 count_300_n2 (
	.A(count_300[0]),
	.B(un1_resetn_1_Z),
	.C(count_300[2]),
	.D(count_300[1]),
	.Y(count_300_n2_Z)
);
defparam count_300_n2.INIT=16'h48C0;
// @12:32
  CFG3 un32_i_a2_RNIDNJ41 (
	.A(N_313),
	.B(state84_Z),
	.C(un1_resetn_1_Z),
	.Y(count_300e)
);
defparam un32_i_a2_RNIDNJ41.INIT=8'h4F;
// @10:77
  CFG4 siod_o_1_RNO (
	.A(N_244),
	.B(siod_o_8_0_iv_0_0_Z),
	.C(N_246_i),
	.D(siod_o_5),
	.Y(siod_o_8_0_iv_i)
);
defparam siod_o_1_RNO.INIT=16'h3323;
// @10:77
  CFG3 count_300_n3 (
	.A(count_300[3]),
	.B(count_300_c2_Z),
	.C(un1_resetn_1_Z),
	.Y(count_300_n3_Z)
);
defparam count_300_n3.INIT=8'h60;
// @10:77
  CFG3 count_300_n1 (
	.A(count_300[0]),
	.B(un1_resetn_1_Z),
	.C(count_300[1]),
	.Y(count_300_n1_Z)
);
defparam count_300_n1.INIT=8'h48;
// @10:77
  CFG4 count_300_n4 (
	.A(count_300[3]),
	.B(count_300[4]),
	.C(un1_resetn_1_Z),
	.D(count_300_c2_Z),
	.Y(count_300_n4_Z)
);
defparam count_300_n4.INIT=16'h60C0;
// @10:77
  CFG2 \count_300_RNO[0]  (
	.A(un1_resetn_1_Z),
	.B(count_300[0]),
	.Y(N_1_i)
);
defparam \count_300_RNO[0] .INIT=4'h2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreSCCB */

module config_sccb (
  siod_o_1,
  sio_c_c,
  FCCC_C0_0_GL0_1,
  AND2_0_Y_arst
)
;
output siod_o_1 ;
output sio_c_c ;
input FCCC_C0_0_GL0_1 ;
input AND2_0_Y_arst ;
wire siod_o_1 ;
wire sio_c_c ;
wire FCCC_C0_0_GL0_1 ;
wire AND2_0_Y_arst ;
wire [1:0] state;
wire [1:1] state_i;
wire [4:3] sub_addr;
wire [0:0] state_ns;
wire [0:0] ip_addr;
wire [7:7] data_in;
wire VCC ;
wire ip_addr_0_sqmuxa ;
wire GND ;
wire N_51_i_i ;
wire mid_pulse ;
wire start_Z ;
wire N_22_i ;
wire rw_Z ;
wire un1_PRESETN_Z ;
wire sub_addr_0_sqmuxa ;
wire done ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire sccb_clk_i ;
wire sccb_clk ;
  CFG1 \sub_addr_RNO[4]  (
	.A(state[1]),
	.Y(state_i[1])
);
defparam \sub_addr_RNO[4] .INIT=2'h1;
// @12:61
  SLE \sub_addr[4]  (
	.Q(sub_addr[4]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(FCCC_C0_0_GL0_1),
	.D(state_i[1]),
	.EN(ip_addr_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \state[1]  (
	.Q(state[1]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(FCCC_C0_0_GL0_1),
	.D(N_51_i_i),
	.EN(mid_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \state[0]  (
	.Q(state[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(FCCC_C0_0_GL0_1),
	.D(state_ns[0]),
	.EN(mid_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE start (
	.Q(start_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(FCCC_C0_0_GL0_1),
	.D(N_22_i),
	.EN(mid_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \ip_addr[0]  (
	.Q(ip_addr[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(FCCC_C0_0_GL0_1),
	.D(VCC),
	.EN(ip_addr_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE rw (
	.Q(rw_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0_1),
	.D(state[1]),
	.EN(un1_PRESETN_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \data_in[7]  (
	.Q(data_in[7]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(FCCC_C0_0_GL0_1),
	.D(VCC),
	.EN(sub_addr_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \sub_addr[3]  (
	.Q(sub_addr[3]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(FCCC_C0_0_GL0_1),
	.D(state[1]),
	.EN(ip_addr_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  CFG3 \state_RNO[1]  (
	.A(done),
	.B(state[0]),
	.C(state[1]),
	.Y(N_51_i_i)
);
defparam \state_RNO[1] .INIT=8'h78;
// @12:61
  CFG2 \state_ns_0_o2[0]  (
	.A(state[0]),
	.B(done),
	.Y(state_ns[0])
);
defparam \state_ns_0_o2[0] .INIT=4'h7;
// @12:70
  CFG2 ip_addr_0_sqmuxa_0_a2 (
	.A(mid_pulse),
	.B(state[0]),
	.Y(ip_addr_0_sqmuxa)
);
defparam ip_addr_0_sqmuxa_0_a2.INIT=4'h2;
// @12:62
  CFG3 un1_PRESETN (
	.A(state[0]),
	.B(mid_pulse),
	.C(AND2_0_Y_arst),
	.Y(un1_PRESETN_Z)
);
defparam un1_PRESETN.INIT=8'h40;
// @12:32
  CFG2 sub_addr_0_sqmuxa_0_a2 (
	.A(ip_addr_0_sqmuxa),
	.B(state[1]),
	.Y(sub_addr_0_sqmuxa)
);
defparam sub_addr_0_sqmuxa_0_a2.INIT=4'h2;
// @12:61
  CFG3 start_RNO (
	.A(done),
	.B(state[0]),
	.C(state[1]),
	.Y(N_22_i)
);
defparam start_RNO.INIT=8'h4C;
// @12:25
  clock_divider_10000000s_300000s_15s_7s sccb_clk_0 (
	.FCCC_C0_0_GL0_1(FCCC_C0_0_GL0_1),
	.sccb_clk_i(sccb_clk_i),
	.sccb_clk_1z(sccb_clk),
	.mid_pulse_1z(mid_pulse)
);
// @12:32
  CoreSCCB coresccb_0 (
	.data_in_0(data_in[7]),
	.ip_addr_0(ip_addr[0]),
	.sub_addr(sub_addr[4:3]),
	.start(start_Z),
	.sio_c_c(sio_c_c),
	.sccb_clk(sccb_clk),
	.rw(rw_Z),
	.AND2_0_Y_arst(AND2_0_Y_arst),
	.sccb_clk_i(sccb_clk_i),
	.done_1z(done),
	.siod_o_1_1z(siod_o_1),
	.mid_pulse(mid_pulse)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* config_sccb */

module sccb_design (
  DEVRST_N,
  led1,
  led2,
  sio_c,
  xclk,
  sio_d
)
;
input DEVRST_N ;
output led1 ;
output led2 ;
output sio_c ;
output xclk ;
inout sio_d /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire led1 ;
wire led2 ;
wire sio_c ;
wire xclk ;
wire sio_d ;
wire FCCC_C0_0_LOCK ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire BIBUF_0_Y ;
wire FCCC_C0_0_GL0_1 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire VCC ;
wire GND ;
wire AND2_0_Y_arst ;
wire \config_sccb_0.coresccb_0.siod_o_1  ;
wire led1_c ;
wire led2_c ;
wire sio_c_c ;
wire xclk_c ;
wire INV_1_Y ;
// @13:89
  BIBUF BIBUF_0 (
	.Y(BIBUF_0_Y),
	.PAD(sio_d),
	.D(GND),
	.E(INV_1_Y)
);
// @13:28
  OUTBUF led1_obuf (
	.PAD(led1),
	.D(led1_c)
);
// @13:29
  OUTBUF led2_obuf (
	.PAD(led2),
	.D(led2_c)
);
// @13:30
  OUTBUF sio_c_obuf (
	.PAD(sio_c),
	.D(sio_c_c)
);
// @13:31
  OUTBUF xclk_obuf (
	.PAD(xclk),
	.D(xclk_c)
);
// @13:150
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @13:137
  LIVE_PROBE_FB LIVE_PROBE_FB_0 (
	.PROBE_A(led1_c),
	.PROBE_B(led2_c)
);
// @13:129
  INV INV_1 (
	.Y(INV_1_Y),
	.A(\config_sccb_0.coresccb_0.siod_o_1 )
);
// @13:121
  INV INV_0 (
	.Y(xclk_c),
	.A(FCCC_C0_0_GL0_1)
);
// @13:80
  AND2 AND2_0 (
	.Y(AND2_0_Y_arst),
	.A(FCCC_C0_0_LOCK),
	.B(SYSRESET_0_POWER_ON_RESET_N)
);
// @13:112
  FCCC_C0 FCCC_C0_0 (
	.FCCC_C0_0_GL0_1(FCCC_C0_0_GL0_1),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @13:144
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  config_sccb config_sccb_0 (
	.siod_o_1(\config_sccb_0.coresccb_0.siod_o_1 ),
	.sio_c_c(sio_c_c),
	.FCCC_C0_0_GL0_1(FCCC_C0_0_GL0_1),
	.AND2_0_Y_arst(AND2_0_Y_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* sccb_design */

