<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › bcma › bcma_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>bcma_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef LINUX_BCMA_REGS_H_</span>
<span class="cp">#define LINUX_BCMA_REGS_H_</span>

<span class="cm">/* Some single registers are shared between many cores */</span>
<span class="cm">/* BCMA_CLKCTLST: ChipCommon (rev &gt;= 20), PCIe, 80211 */</span>
<span class="cp">#define BCMA_CLKCTLST			0x01E0 </span><span class="cm">/* Clock control and status */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CLKCTLST_FORCEALP		0x00000001 </span><span class="cm">/* Force ALP request */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CLKCTLST_FORCEHT		0x00000002 </span><span class="cm">/* Force HT request */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CLKCTLST_FORCEILP		0x00000004 </span><span class="cm">/* Force ILP request */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CLKCTLST_HAVEALPREQ	0x00000008 </span><span class="cm">/* ALP available request */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CLKCTLST_HAVEHTREQ	0x00000010 </span><span class="cm">/* HT available request */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CLKCTLST_HWCROFF		0x00000020 </span><span class="cm">/* Force HW clock request off */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CLKCTLST_EXTRESREQ	0x00000700 </span><span class="cm">/* Mask of external resource requests */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CLKCTLST_HAVEALP		0x00010000 </span><span class="cm">/* ALP available */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CLKCTLST_HAVEHT		0x00020000 </span><span class="cm">/* HT available */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CLKCTLST_BP_ON_ALP	0x00040000 </span><span class="cm">/* RO: running on ALP clock */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CLKCTLST_BP_ON_HT		0x00080000 </span><span class="cm">/* RO: running on HT clock */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CLKCTLST_EXTRESST		0x07000000 </span><span class="cm">/* Mask of external resource status */</span><span class="cp"></span>
<span class="cm">/* Is there any BCM4328 on BCMA bus? */</span>
<span class="cp">#define  BCMA_CLKCTLST_4328A0_HAVEHT	0x00010000 </span><span class="cm">/* 4328a0 has reversed bits */</span><span class="cp"></span>
<span class="cp">#define  BCMA_CLKCTLST_4328A0_HAVEALP	0x00020000 </span><span class="cm">/* 4328a0 has reversed bits */</span><span class="cp"></span>

<span class="cm">/* Agent registers (common for every core) */</span>
<span class="cp">#define BCMA_IOCTL			0x0408 </span><span class="cm">/* IO control */</span><span class="cp"></span>
<span class="cp">#define  BCMA_IOCTL_CLK			0x0001</span>
<span class="cp">#define  BCMA_IOCTL_FGC			0x0002</span>
<span class="cp">#define  BCMA_IOCTL_CORE_BITS		0x3FFC</span>
<span class="cp">#define  BCMA_IOCTL_PME_EN		0x4000</span>
<span class="cp">#define  BCMA_IOCTL_BIST_EN		0x8000</span>
<span class="cp">#define BCMA_IOST			0x0500 </span><span class="cm">/* IO status */</span><span class="cp"></span>
<span class="cp">#define  BCMA_IOST_CORE_BITS		0x0FFF</span>
<span class="cp">#define  BCMA_IOST_DMA64		0x1000</span>
<span class="cp">#define  BCMA_IOST_GATED_CLK		0x2000</span>
<span class="cp">#define  BCMA_IOST_BIST_ERROR		0x4000</span>
<span class="cp">#define  BCMA_IOST_BIST_DONE		0x8000</span>
<span class="cp">#define BCMA_RESET_CTL			0x0800</span>
<span class="cp">#define  BCMA_RESET_CTL_RESET		0x0001</span>

<span class="cm">/* BCMA PCI config space registers. */</span>
<span class="cp">#define BCMA_PCI_PMCSR			0x44</span>
<span class="cp">#define  BCMA_PCI_PE			0x100</span>
<span class="cp">#define BCMA_PCI_BAR0_WIN		0x80	</span><span class="cm">/* Backplane address space 0 */</span><span class="cp"></span>
<span class="cp">#define BCMA_PCI_BAR1_WIN		0x84	</span><span class="cm">/* Backplane address space 1 */</span><span class="cp"></span>
<span class="cp">#define BCMA_PCI_SPROMCTL		0x88	</span><span class="cm">/* SPROM control */</span><span class="cp"></span>
<span class="cp">#define  BCMA_PCI_SPROMCTL_WE		0x10	</span><span class="cm">/* SPROM write enable */</span><span class="cp"></span>
<span class="cp">#define BCMA_PCI_BAR1_CONTROL		0x8c	</span><span class="cm">/* Address space 1 burst control */</span><span class="cp"></span>
<span class="cp">#define BCMA_PCI_IRQS			0x90	</span><span class="cm">/* PCI interrupts */</span><span class="cp"></span>
<span class="cp">#define BCMA_PCI_IRQMASK		0x94	</span><span class="cm">/* PCI IRQ control and mask (pcirev &gt;= 6 only) */</span><span class="cp"></span>
<span class="cp">#define BCMA_PCI_BACKPLANE_IRQS		0x98	</span><span class="cm">/* Backplane Interrupts */</span><span class="cp"></span>
<span class="cp">#define BCMA_PCI_BAR0_WIN2		0xAC</span>
<span class="cp">#define BCMA_PCI_GPIO_IN		0xB0	</span><span class="cm">/* GPIO Input (pcirev &gt;= 3 only) */</span><span class="cp"></span>
<span class="cp">#define BCMA_PCI_GPIO_OUT		0xB4	</span><span class="cm">/* GPIO Output (pcirev &gt;= 3 only) */</span><span class="cp"></span>
<span class="cp">#define BCMA_PCI_GPIO_OUT_ENABLE	0xB8	</span><span class="cm">/* GPIO Output Enable/Disable (pcirev &gt;= 3 only) */</span><span class="cp"></span>
<span class="cp">#define  BCMA_PCI_GPIO_SCS		0x10	</span><span class="cm">/* PCI config space bit 4 for 4306c0 slow clock source */</span><span class="cp"></span>
<span class="cp">#define  BCMA_PCI_GPIO_HWRAD		0x20	</span><span class="cm">/* PCI config space GPIO 13 for hw radio disable */</span><span class="cp"></span>
<span class="cp">#define  BCMA_PCI_GPIO_XTAL		0x40	</span><span class="cm">/* PCI config space GPIO 14 for Xtal powerup */</span><span class="cp"></span>
<span class="cp">#define  BCMA_PCI_GPIO_PLL		0x80	</span><span class="cm">/* PCI config space GPIO 15 for PLL powerdown */</span><span class="cp"></span>

<span class="cm">/* SiliconBackplane Address Map.</span>
<span class="cm"> * All regions may not exist on all chips.</span>
<span class="cm"> */</span>
<span class="cp">#define BCMA_SOC_SDRAM_BASE		0x00000000U	</span><span class="cm">/* Physical SDRAM */</span><span class="cp"></span>
<span class="cp">#define BCMA_SOC_PCI_MEM		0x08000000U	</span><span class="cm">/* Host Mode sb2pcitranslation0 (64 MB) */</span><span class="cp"></span>
<span class="cp">#define BCMA_SOC_PCI_MEM_SZ		(64 * 1024 * 1024)</span>
<span class="cp">#define BCMA_SOC_PCI_CFG		0x0c000000U	</span><span class="cm">/* Host Mode sb2pcitranslation1 (64 MB) */</span><span class="cp"></span>
<span class="cp">#define BCMA_SOC_SDRAM_SWAPPED		0x10000000U	</span><span class="cm">/* Byteswapped Physical SDRAM */</span><span class="cp"></span>
<span class="cp">#define BCMA_SOC_SDRAM_R2		0x80000000U	</span><span class="cm">/* Region 2 for sdram (512 MB) */</span><span class="cp"></span>


<span class="cp">#define BCMA_SOC_PCI_DMA		0x40000000U	</span><span class="cm">/* Client Mode sb2pcitranslation2 (1 GB) */</span><span class="cp"></span>
<span class="cp">#define BCMA_SOC_PCI_DMA2		0x80000000U	</span><span class="cm">/* Client Mode sb2pcitranslation2 (1 GB) */</span><span class="cp"></span>
<span class="cp">#define BCMA_SOC_PCI_DMA_SZ		0x40000000U	</span><span class="cm">/* Client Mode sb2pcitranslation2 size in bytes */</span><span class="cp"></span>
<span class="cp">#define BCMA_SOC_PCIE_DMA_L32		0x00000000U	</span><span class="cm">/* PCIE Client Mode sb2pcitranslation2</span>
<span class="cm">							 * (2 ZettaBytes), low 32 bits</span>
<span class="cm">							 */</span><span class="cp"></span>
<span class="cp">#define BCMA_SOC_PCIE_DMA_H32		0x80000000U	</span><span class="cm">/* PCIE Client Mode sb2pcitranslation2</span>
<span class="cm">							 * (2 ZettaBytes), high 32 bits</span>
<span class="cm">							 */</span><span class="cp"></span>

<span class="cp">#define BCMA_SOC_PCI1_MEM		0x40000000U	</span><span class="cm">/* Host Mode sb2pcitranslation0 (64 MB) */</span><span class="cp"></span>
<span class="cp">#define BCMA_SOC_PCI1_CFG		0x44000000U	</span><span class="cm">/* Host Mode sb2pcitranslation1 (64 MB) */</span><span class="cp"></span>
<span class="cp">#define BCMA_SOC_PCIE1_DMA_H32		0xc0000000U	</span><span class="cm">/* PCIE Client Mode sb2pcitranslation2</span>
<span class="cm">							 * (2 ZettaBytes), high 32 bits</span>
<span class="cm">							 */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* LINUX_BCMA_REGS_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
