CounterDesign.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/5e38/src/CounterDesign.v,
TrafficLightsDesign.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/5e38/src/TrafficLightsDesign.v,
TrafficLights.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/5e38/src/TrafficLights.v,
design_tf_TrafficLights_0_0.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_TrafficLights_0_0/sim/design_tf_TrafficLights_0_0.v,
diode.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/8b49/src/diode.v,
diode_clock_divider.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/8b49/src/diode_clock_divider.v,
top_diode.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/8b49/src/top_diode.v,
design_tf_top_diode_0_0.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_top_diode_0_0/sim/design_tf_top_diode_0_0.v,
design_tf_top_diode_1_0.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_top_diode_1_0/sim/design_tf_top_diode_1_0.v,
design_tf_top_diode_2_0.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_top_diode_2_0/sim/design_tf_top_diode_2_0.v,
design_tf_top_diode_3_0.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_top_diode_3_0/sim/design_tf_top_diode_3_0.v,
bin2digit2.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/2cf6/src/bin2digit2.v,
design_tf_bin2digit2_0_0.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_bin2digit2_0_0/sim/design_tf_bin2digit2_0_0.v,
design_tf_bin2digit2_0_1.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_bin2digit2_0_1/sim/design_tf_bin2digit2_0_1.v,
lightstoleds.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/d768/src/lightstoleds.v,
design_tf_lightstoleds_0_0.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_lightstoleds_0_0/sim/design_tf_lightstoleds_0_0.v,
kcpsm6.vhd,vhdl,xil_defaultlib,../../../bd/design_tf/ipshared/7184/src/kcpsm6.vhd,
design_tf_kcpsm6_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_tf/ip/design_tf_kcpsm6_0_0/sim/design_tf_kcpsm6_0_0.vhd,
decoder.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/3e1b/src/decoder.v,
design_tf_decoder_0_0.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_decoder_0_0/sim/design_tf_decoder_0_0.v,
mux2_1.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/a0d1/src/mux2_1.v,
design_tf_mux2_1_0_0.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_mux2_1_0_0/sim/design_tf_mux2_1_0_0.v,
pamiec_procesora.PICO6.2k.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/e390/src/pamiec_procesora.PICO6.2k.v,
design_tf_pamiec_procesora_0_2.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_pamiec_procesora_0_2/sim/design_tf_pamiec_procesora_0_2.v,
design_tf.v,verilog,xil_defaultlib,../../../bd/design_tf/sim/design_tf.v,
BCD_control.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/a8ae/src/BCD_control.v,
BCD_to_cathodes.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/a8ae/src/BCD_to_cathodes.v,
anode_control.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/a8ae/src/anode_control.v,
refreshcounter.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/a8ae/src/refreshcounter.v,
top_7LED.v,verilog,xil_defaultlib,../../../bd/design_tf/ipshared/a8ae/src/top_7LED.v,
design_tf_top_7LED_0_4.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_top_7LED_0_4/sim/design_tf_top_7LED_0_4.v,
design_tf_top_7LED_1_1.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_top_7LED_1_1/sim/design_tf_top_7LED_1_1.v,
design_tf_top_7LED_2_1.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_top_7LED_2_1/sim/design_tf_top_7LED_2_1.v,
design_tf_top_7LED_3_1.v,verilog,xil_defaultlib,../../../bd/design_tf/ip/design_tf_top_7LED_3_1/sim/design_tf_top_7LED_3_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
