INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:39:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 buffer18/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            lsq4/handshake_lsq_lsq4_core/stq_data_6_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 1.137ns (19.433%)  route 4.714ns (80.567%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3651, unset)         0.508     0.508    buffer18/clk
                         FDRE                                         r  buffer18/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer18/outs_reg[0]/Q
                         net (fo=11, unplaced)        0.434     1.168    buffer18/control/Q[0]
                         LUT5 (Prop_lut5_I2_O)        0.119     1.287 f  buffer18/control/outputValid_i_5__5/O
                         net (fo=7, unplaced)         0.740     2.027    buffer18/outs_reg[5]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.070 r  buffer18/dataReg[0]_i_3__5/O
                         net (fo=5, unplaced)         0.272     2.342    control_merge5/tehb/control/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I4_O)        0.043     2.385 f  control_merge5/tehb/control/fullReg_i_3__18/O
                         net (fo=14, unplaced)        0.295     2.680    buffer36/control/fullReg_reg_0
                         LUT4 (Prop_lut4_I1_O)        0.043     2.723 f  buffer36/control/fullReg_i_2__18/O
                         net (fo=5, unplaced)         0.272     2.995    buffer36/control/transmitValue_reg_0
                         LUT2 (Prop_lut2_I0_O)        0.047     3.042 f  buffer36/control/outputValid_i_4__4/O
                         net (fo=5, unplaced)         0.272     3.314    control_merge7/tehb/control/transmitValue_reg_18
                         LUT5 (Prop_lut5_I4_O)        0.043     3.357 f  control_merge7/tehb/control/Empty_i_3__1/O
                         net (fo=23, unplaced)        0.307     3.664    lsq4/handshake_lsq_lsq4_core/stq_data_6_q_reg[0]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.707 r  lsq4/handshake_lsq_lsq4_core/stq_data_1_q[31]_i_4__0/O
                         net (fo=3, unplaced)         0.477     4.184    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/entry_port_options_1_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.429 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_5__0/CO[3]
                         net (fo=1, unplaced)         0.007     4.436    lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_5__0_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     4.552 f  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_4__0/O[2]
                         net (fo=1, unplaced)         0.705     5.257    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/TEMP_11_double_out_01[6]
                         LUT6 (Prop_lut6_I1_O)        0.126     5.383 r  lsq4/handshake_lsq_lsq4_core/stq_data_6_q[31]_i_2__0/O
                         net (fo=34, unplaced)        0.317     5.700    lsq4/handshake_lsq_lsq4_core/stq_data_wen_6
                         LUT2 (Prop_lut2_I0_O)        0.043     5.743 r  lsq4/handshake_lsq_lsq4_core/stq_data_6_q[31]_i_1__0/O
                         net (fo=32, unplaced)        0.616     6.359    lsq4/handshake_lsq_lsq4_core/stq_data_6_q[31]_i_1__0_n_0
                         FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_6_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=3651, unset)         0.483    12.183    lsq4/handshake_lsq_lsq4_core/clk
                         FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_6_q_reg[0]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
                         FDRE (Setup_fdre_C_R)       -0.294    11.853    lsq4/handshake_lsq_lsq4_core/stq_data_6_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.853    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                  5.494    




