================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.2
  Build 1266856 on Fri Jun 26 16:57:37 PM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/research/brg/install/bare-pkgs/x86_64-centos6/pkgs/xilinx-vivado-2015.2/Vivado_HLS/2015.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'iyv2' on host 'amdpool-01.ece.cornell.edu' (Linux_x86_64 version 2.6.18-371.6.1.el5) on Sun Dec 06 14:06:38 EST 2015
            in directory '/home/student/iyv2/ece5775/ece5775-final/combined'
@I [HLS-10] Opening and resetting project '/home/student/iyv2/ece5775/ece5775-final/combined/voicerec.prj'.
@I [HLS-10] Adding design file 'voicerec.cpp' to the project
@I [HLS-10] Adding design file 'neuralNetworkSynth.cpp' to the project
@I [HLS-10] Adding test bench file 'voicerec_test.cpp' to the project
@I [HLS-10] Adding test bench file 'data' to the project
@I [HLS-10] Opening and resetting solution '/home/student/iyv2/ece5775/ece5775-final/combined/voicerec.prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'neuralNetworkSynth.cpp' ... 
@I [HLS-10] Analyzing design file 'voicerec.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:504) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:518) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::copysign' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls_math.h:254) automatically.
@I [XFORM-602] Inlining function 'hls::copysign' into 'hls::fabs' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls_math.h:276) automatically.
@I [XFORM-602] Inlining function 'hls::fabs' into 'fabs' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/lib_hlsm.cpp:134) automatically.
@I [XFORM-602] Inlining function 'fabs' into 'preprocessSound' (voicerec.cpp:240) automatically.
@I [XFORM-602] Inlining function 'fastlog2' into 'fastlog' (voicerec.cpp:40) automatically.
@I [XFORM-602] Inlining function 'fastlog' into 'processChunk' (voicerec.cpp:204) automatically.
@I [XFORM-602] Inlining function 'dct_ii' into 'processChunk' (voicerec.cpp:209) automatically.
@I [XFORM-602] Inlining function 'guessClassification' into 'classifySound' (neuralNetworkSynth.cpp:60) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:504) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:518) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::copysign' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls_math.h:254) automatically.
@I [XFORM-602] Inlining function 'hls::copysign' into 'hls::fabs' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls_math.h:276) automatically.
@I [XFORM-602] Inlining function 'hls::fabs' into 'fabs' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/lib_hlsm.cpp:134) automatically.
@I [XFORM-602] Inlining function 'fabs' into 'preprocessSound' (voicerec.cpp:240) automatically.
@I [XFORM-602] Inlining function 'fastlog2' into 'fastlog' (voicerec.cpp:40) automatically.
@I [XFORM-602] Inlining function 'fastlog' into 'processChunk' (voicerec.cpp:204) automatically.
@I [XFORM-602] Inlining function 'dct_ii' into 'processChunk' (voicerec.cpp:209) automatically.
@I [XFORM-602] Inlining function 'guessClassification' into 'classifySound' (neuralNetworkSynth.cpp:60) automatically.
@I [HLS-111] Elapsed time: 22.2 seconds; current memory usage: 477 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'voicerec' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'voicerec_preprocessSound' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 478 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'voicerec_preprocessSound' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 478 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'voicerec_FFT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.46 seconds; current memory usage: 479 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'voicerec_FFT' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 480 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'voicerec_processChunk' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.51 seconds; current memory usage: 481 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'voicerec_processChunk' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.19 seconds; current memory usage: 482 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'voicerec_feedForward' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.42 seconds; current memory usage: 482 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'voicerec_feedForward' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 483 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'voicerec_classifySound' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.2 seconds; current memory usage: 483 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'voicerec_classifySound' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 483 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'voicerec' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.18 seconds; current memory usage: 484 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'voicerec' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.42 seconds; current memory usage: 484 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'voicerec_preprocessSound' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'voicerec_dcmp_64ns_64ns_1_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'voicerec_preprocessSound'.
@I [HLS-111] Elapsed time: 0.48 seconds; current memory usage: 485 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'voicerec_FFT' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'voicerec_dadddsub_64ns_64ns_64_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_dmul_64ns_64ns_64_6_max_dsp': 4 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_sdiv_32ns_32ns_32_36_seq': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'voicerec_FFT'.
@I [HLS-111] Elapsed time: 0.44 seconds; current memory usage: 488 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'voicerec_processChunk' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'voicerec_dadd_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_dcmp_64ns_64ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_dmul_64ns_64ns_64_6_max_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_faddfsub_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_fpext_32ns_64_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_fptrunc_64ns_32_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_sitofp_64ns_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'voicerec_processChunk'.
@I [HLS-111] Elapsed time: 0.54 seconds; current memory usage: 492 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'voicerec_feedForward' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'voicerec_dadd_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_ddiv_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_dexp_64ns_64ns_64_18_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_fpext_32ns_64_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_fptrunc_64ns_32_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'voicerec_feedForward'.
@I [HLS-111] Elapsed time: 0.77 seconds; current memory usage: 496 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'voicerec_classifySound' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'voicerec_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'voicerec_fptrunc_64ns_32_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'voicerec_classifySound'.
@I [HLS-111] Elapsed time: 0.42 seconds; current memory usage: 498 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'voicerec' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'voicerec/np' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'voicerec/inSound' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'voicerec' to 'ap_ctrl_hs'.
@W [RTGEN-101] Global array 'c' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'd' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'e' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'result' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'input_r' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'hidden' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'weightIH' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'output_r' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'weightHO' will not be exposed as RTL port.
@I [RTGEN-100] Finished creating RTL model for 'voicerec'.
@I [HLS-111] Elapsed time: 0.33 seconds; current memory usage: 500 MB.
@I [RTMG-282] Generating pipelined core: 'voicerec_sdiv_32ns_32ns_32_36_seq_div'
@I [RTMG-279] Implementing memory 'voicerec_FFT_cosVec_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'voicerec_FFT_sinVec_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'voicerec_processChunk_c_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'voicerec_processChunk_d_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'voicerec_processChunk_e_ram' using block RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'voicerec_processChunk_mell_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'voicerec_processChunk_dctMatrix_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'voicerec_feedForward_input_r_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'voicerec_feedForward_hidden_ram' using distributed RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'voicerec_feedForward_weightIH_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'voicerec_feedForward_weightHO_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'voicerec_classifySound_output_r_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'voicerec_classifySound_flatInput_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'voicerec_result_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'voicerec_outSound_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'voicerec'.
@I [WVHDL-304] Generating RTL VHDL for 'voicerec'.
@I [WVLOG-307] Generating RTL Verilog for 'voicerec'.
@I [HLS-112] Total elapsed time: 83.58 seconds; peak memory usage: 500 MB.
@I [LIC-101] Checked in feature [HLS]
