Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 03:20:29 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_30_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.003ns (30.645%)  route 2.270ns (69.355%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 6.242 - 4.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.711ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.646ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=13458, routed)       1.890     2.841    Delay1No17_instance/clk_IBUF_BUFG
    SLICE_X154Y440       FDCE                                         r  Delay1No17_instance/Y_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y440       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.919 r  Delay1No17_instance/Y_reg[16]/Q
                         net (fo=4, routed)           0.671     3.590    Delay1No16_instance/Y_reg[33]_0[16]
    SLICE_X130Y456       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     3.714 r  Delay1No16_instance/geqOp_carry__0_i_16/O
                         net (fo=1, routed)           0.009     3.723    Sum1_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[0]
    SLICE_X130Y456       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.913 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.939    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y457       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.991 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.311     4.302    Delay1No16_instance/CO[0]
    SLICE_X131Y461       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     4.400 r  Delay1No16_instance/shiftedFracY_d1[49]_i_8/O
                         net (fo=2, routed)           0.114     4.514    Delay1No16_instance/shiftedFracY_d1[49]_i_8_n_0
    SLICE_X131Y461       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     4.664 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.098     4.762    Delay1No16_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X131Y460       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.859 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.292     5.151    Delay1No17_instance/shiftVal__5[0]
    SLICE_X128Y456       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037     5.188 r  Delay1No17_instance/shiftedFracY_d1[8]_i_3/O
                         net (fo=4, routed)           0.379     5.567    Delay1No16_instance/level2[3]
    SLICE_X125Y457       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     5.656 r  Delay1No16_instance/shiftedFracY_d1[0]_i_1/O
                         net (fo=2, routed)           0.298     5.954    Delay1No16_instance/level4__0[0]
    SLICE_X128Y457       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     6.042 r  Delay1No16_instance/shiftedFracY_d1[16]_i_1/O
                         net (fo=1, routed)           0.072     6.114    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY[5]
    SLICE_X128Y457       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=13458, routed)       1.582     6.242    Sum1_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y457       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
                         clock pessimism              0.413     6.654    
                         clock uncertainty           -0.035     6.619    
    SLICE_X128Y457       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.644    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.644    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  0.530    




