
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tap_state[2]$_DFF_PN0_ (rising edge-triggered flip-flop)
Endpoint: update_dr (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.29    0.00    0.00 ^ tap_state[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.10    0.39    0.67    0.67 ^ tap_state[2]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         tap_state[2] (net)
                  0.39    0.00    0.67 ^ _166_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     9    0.10    0.22    0.16    0.82 v _166_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _081_ (net)
                  0.22    0.00    0.82 v _167_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.05    0.13    0.26    1.08 v _167_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _082_ (net)
                  0.13    0.00    1.08 v _170_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     6    0.13    0.16    0.25    1.33 v _170_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _084_ (net)
                  0.16    0.00    1.33 v _171_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.17    0.20    0.25    1.58 v _171_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net76 (net)
                  0.20    0.00    1.58 v output76/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.75    2.33 v output76/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         update_dr (net)
                  0.16    0.00    2.33 v update_dr (out)
                                  2.33   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.405681848526001

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8592

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2798128128051758

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9583

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.15e-02   2.68e-03   4.73e-08   1.41e-02  60.7%
Combinational          7.68e-03   1.48e-03   5.98e-08   9.16e-03  39.3%
Clock                  0.00e+00   0.00e+00   5.51e-09   5.51e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.92e-02   4.15e-03   1.13e-07   2.33e-02 100.0%
                          82.2%      17.8%       0.0%
