Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jul 27 15:56:07 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7v2000t-flg1925
| Speed File   : -1  PRODUCTION 1.10 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3348 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.827        0.000                      0                 8634        0.004        0.000                      0                 8618        2.633        0.000                       0                  3837  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clock                                                                                       {0.000 25.000}     50.000          20.000          
  clk_out1_clk_wiz_0                                                                        {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0                                                                        {0.000 25.000}     50.000          20.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk_pin                                                                                 {0.000 25.000}     50.000          20.000          
  clk_out1_clk_wiz_0_1                                                                      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1                                                                      {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                                                                                         2.633        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                              6.827        0.000                      0                 7499        0.172        0.000                      0                 7499        9.090        0.000                       0                  3350  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          2.633        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.677        0.000                      0                  928        0.067        0.000                      0                  928       15.590        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   2.633        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                            6.844        0.000                      0                 7499        0.172        0.000                      0                 7499        9.090        0.000                       0                  3350  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                        2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               32.117        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                                6.827        0.000                      0                 7499        0.004        0.000                      0                 7499  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       19.079        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       19.079        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                              6.827        0.000                      0                 7499        0.004        0.000                      0                 7499  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0_1                                                                             32.117        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               18.072        0.000                      0                   91        0.239        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               18.072        0.000                      0                   91        0.071        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             18.072        0.000                      0                   91        0.071        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                             18.089        0.000                      0                   91        0.239        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.298        0.000                      0                  100        0.282        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 3.055ns (24.280%)  route 9.527ns (75.720%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          3.240    10.715    u_ila_0/inst/ila_core_inst/probe9[0]
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.955    18.148    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8/CLK
                         clock pessimism             -0.408    17.740    
                         clock uncertainty           -0.168    17.573    
    SLICE_X316Y355       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.543    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8
  -------------------------------------------------------------------
                         required time                         17.543    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.402ns  (logic 3.055ns (24.632%)  route 9.347ns (75.368%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.602     5.381    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X440Y342       LUT6 (Prop_lut6_I3_O)        0.053     5.434 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296/O
                         net (fo=2, routed)           0.346     5.780    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296_n_0
    SLICE_X441Y342       LUT2 (Prop_lut2_I1_O)        0.053     5.833 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256/O
                         net (fo=12, routed)          0.479     6.311    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256_n_0
    SLICE_X438Y342       LUT4 (Prop_lut4_I3_O)        0.053     6.364 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107/O
                         net (fo=13, routed)          0.772     7.137    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107_n_0
    SLICE_X435Y345       LUT6 (Prop_lut6_I2_O)        0.053     7.190 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_19/O
                         net (fo=4, routed)           3.346    10.535    u_ila_0/inst/ila_core_inst/probe5[31]
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.955    18.148    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/CLK
                         clock pessimism             -0.408    17.740    
                         clock uncertainty           -0.168    17.573    
    SLICE_X316Y355       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.035    17.538    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8
  -------------------------------------------------------------------
                         required time                         17.538    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.335ns  (logic 3.184ns (25.812%)  route 9.151ns (74.188%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.602     5.381    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X440Y342       LUT6 (Prop_lut6_I3_O)        0.053     5.434 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296/O
                         net (fo=2, routed)           0.346     5.780    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296_n_0
    SLICE_X441Y342       LUT2 (Prop_lut2_I1_O)        0.053     5.833 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256/O
                         net (fo=12, routed)          0.479     6.311    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256_n_0
    SLICE_X438Y342       LUT5 (Prop_lut5_I0_O)        0.065     6.376 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_109/O
                         net (fo=1, routed)           0.474     6.850    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_109_n_0
    SLICE_X436Y342       LUT6 (Prop_lut6_I2_O)        0.170     7.020 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_20/O
                         net (fo=4, routed)           3.448    10.468    u_ila_0/inst/ila_core_inst/probe5[30]
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.955    18.148    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/CLK
                         clock pessimism             -0.408    17.740    
                         clock uncertainty           -0.168    17.573    
    SLICE_X316Y355       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    17.535    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8
  -------------------------------------------------------------------
                         required time                         17.535    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.798ns  (logic 3.055ns (28.292%)  route 7.743ns (71.708%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.602     5.381    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X440Y342       LUT6 (Prop_lut6_I3_O)        0.053     5.434 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296/O
                         net (fo=2, routed)           0.346     5.780    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296_n_0
    SLICE_X441Y342       LUT2 (Prop_lut2_I1_O)        0.053     5.833 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256/O
                         net (fo=12, routed)          0.479     6.311    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256_n_0
    SLICE_X438Y342       LUT4 (Prop_lut4_I3_O)        0.053     6.364 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107/O
                         net (fo=13, routed)          0.606     6.970    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I4_O)        0.053     7.023 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_21/O
                         net (fo=4, routed)           1.908     8.931    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[29]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.624    17.318    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 3.055ns (27.708%)  route 7.971ns (72.292%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.480     5.898    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X436Y339       LUT5 (Prop_lut5_I0_O)        0.053     5.951 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111/O
                         net (fo=31, routed)          0.614     6.565    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     6.618 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116/O
                         net (fo=1, routed)           0.457     7.075    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     7.128 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_23/O
                         net (fo=4, routed)           2.031     9.159    u_ila_0/inst/ila_core_inst/probe5[27]
    SLICE_X396Y357       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.028    18.221    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X396Y357       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/CLK
                         clock pessimism             -0.408    17.813    
                         clock uncertainty           -0.168    17.646    
    SLICE_X396Y357       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.616    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8
  -------------------------------------------------------------------
                         required time                         17.616    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.695ns  (logic 3.055ns (28.565%)  route 7.640ns (71.435%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.480     5.898    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X436Y339       LUT5 (Prop_lut5_I0_O)        0.053     5.951 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111/O
                         net (fo=31, routed)          0.614     6.565    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     6.618 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116/O
                         net (fo=1, routed)           0.457     7.075    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     7.128 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_23/O
                         net (fo=4, routed)           1.700     8.828    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[27]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.624    17.318    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.494ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.691ns  (logic 3.055ns (28.575%)  route 7.636ns (71.425%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.480     5.898    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X436Y339       LUT5 (Prop_lut5_I0_O)        0.053     5.951 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111/O
                         net (fo=31, routed)          0.372     6.323    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111_n_0
    SLICE_X436Y340       LUT6 (Prop_lut6_I0_O)        0.053     6.376 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_147/O
                         net (fo=1, routed)           0.692     7.068    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_147_n_0
    SLICE_X440Y341       LUT6 (Prop_lut6_I0_O)        0.053     7.121 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_36/O
                         net (fo=4, routed)           1.704     8.824    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.624    17.318    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  8.494    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 3.055ns (28.157%)  route 7.795ns (71.843%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          1.508     8.983    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.451    17.491    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.491    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 3.055ns (28.157%)  route 7.795ns (71.843%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          1.508     8.983    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.451    17.491    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.491    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 3.055ns (28.157%)  route 7.795ns (71.843%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          1.508     8.983    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y135        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.451    17.491    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.491    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  8.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/out[0]
    SLR Crossing[3->2]   
    SLICE_X424Y320       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y320       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/Q31
                         net (fo=1, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.SRL_Q31_1
    SLICE_X424Y320       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/out[0]
    SLR Crossing[3->2]   
    SLICE_X424Y320       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.003    -0.294    
    SLICE_X424Y320       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.195    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.943    -0.298    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y326       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.027 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.228    -0.302    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.004    -0.298    
    SLICE_X420Y326       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.199    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.943    -0.298    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y326       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.027 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y326       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.228    -0.302    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.004    -0.298    
    SLICE_X420Y326       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.199    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.942    -0.299    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y322       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.028 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.028    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.229    -0.301    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.002    -0.299    
    SLICE_X416Y322       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.200    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.942    -0.299    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y322       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.028 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.028    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X416Y322       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.229    -0.301    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.002    -0.299    
    SLICE_X416Y322       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.200    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.002    -0.290    
    SLICE_X420Y335       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.191    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.002    -0.290    
    SLICE_X420Y335       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.191    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.948    -0.293    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X444Y325       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.022 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.022    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.004    -0.293    
    SLICE_X444Y325       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.194    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.948    -0.293    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X444Y325       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.022 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.022    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X444Y325       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.004    -0.293    
    SLICE_X444Y325       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.194    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.957    -0.284    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y334       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X444Y334       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.013 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.013    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X444Y334       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.243    -0.287    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y334       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.003    -0.284    
    SLICE_X444Y334       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.185    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X8Y72     u_fwrisc_fpga_top/rom_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y64     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y64     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y70     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y70     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X6Y62     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X6Y62     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X7Y75     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X7Y75     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X6Y67     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y312   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y312   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y98   u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.481ns (10.086%)  route 4.288ns (89.914%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 37.592 - 33.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.592ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.255     5.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X427Y296       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y296       FDRE (Prop_fdre_C_Q)         0.269     5.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.859     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X427Y296       LUT6 (Prop_lut6_I0_O)        0.053     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     7.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X428Y293       LUT5 (Prop_lut5_I3_O)        0.053     7.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.913     9.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLR Crossing[1->2]   
    SLICE_X430Y307       LUT4 (Prop_lut4_I1_O)        0.053     9.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.325     9.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X429Y306       LUT5 (Prop_lut5_I4_O)        0.053     9.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528    10.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X426Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.211    37.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X426Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.973    38.565    
                         inter-SLR compensation      -0.245    38.320    
                         clock uncertainty           -0.035    38.285    
    SLICE_X426Y310       FDRE (Setup_fdre_C_R)       -0.367    37.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.918    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 27.677    

Slack (MET) :             27.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.481ns (10.086%)  route 4.288ns (89.914%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 37.592 - 33.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.592ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.255     5.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X427Y296       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y296       FDRE (Prop_fdre_C_Q)         0.269     5.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.859     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X427Y296       LUT6 (Prop_lut6_I0_O)        0.053     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     7.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X428Y293       LUT5 (Prop_lut5_I3_O)        0.053     7.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.913     9.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLR Crossing[1->2]   
    SLICE_X430Y307       LUT4 (Prop_lut4_I1_O)        0.053     9.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.325     9.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X429Y306       LUT5 (Prop_lut5_I4_O)        0.053     9.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528    10.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X426Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.211    37.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X426Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.973    38.565    
                         inter-SLR compensation      -0.245    38.320    
                         clock uncertainty           -0.035    38.285    
    SLICE_X426Y310       FDRE (Setup_fdre_C_R)       -0.367    37.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.918    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 27.677    

Slack (MET) :             27.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.481ns (10.086%)  route 4.288ns (89.914%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 37.592 - 33.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.592ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.255     5.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X427Y296       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y296       FDRE (Prop_fdre_C_Q)         0.269     5.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.859     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X427Y296       LUT6 (Prop_lut6_I0_O)        0.053     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     7.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X428Y293       LUT5 (Prop_lut5_I3_O)        0.053     7.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.913     9.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLR Crossing[1->2]   
    SLICE_X430Y307       LUT4 (Prop_lut4_I1_O)        0.053     9.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.325     9.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X429Y306       LUT5 (Prop_lut5_I4_O)        0.053     9.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528    10.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X426Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.211    37.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X426Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.973    38.565    
                         inter-SLR compensation      -0.245    38.320    
                         clock uncertainty           -0.035    38.285    
    SLICE_X426Y310       FDRE (Setup_fdre_C_R)       -0.367    37.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.918    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 27.677    

Slack (MET) :             27.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.481ns (10.086%)  route 4.288ns (89.914%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 37.592 - 33.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.592ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.255     5.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X427Y296       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y296       FDRE (Prop_fdre_C_Q)         0.269     5.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.859     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X427Y296       LUT6 (Prop_lut6_I0_O)        0.053     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     7.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X428Y293       LUT5 (Prop_lut5_I3_O)        0.053     7.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.913     9.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLR Crossing[1->2]   
    SLICE_X430Y307       LUT4 (Prop_lut4_I1_O)        0.053     9.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.325     9.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X429Y306       LUT5 (Prop_lut5_I4_O)        0.053     9.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528    10.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X426Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.211    37.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X426Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.973    38.565    
                         inter-SLR compensation      -0.245    38.320    
                         clock uncertainty           -0.035    38.285    
    SLICE_X426Y310       FDRE (Setup_fdre_C_R)       -0.367    37.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.918    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 27.677    

Slack (MET) :             27.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.481ns (10.086%)  route 4.288ns (89.914%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 37.592 - 33.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.592ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.255     5.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X427Y296       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y296       FDRE (Prop_fdre_C_Q)         0.269     5.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.859     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X427Y296       LUT6 (Prop_lut6_I0_O)        0.053     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     7.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X428Y293       LUT5 (Prop_lut5_I3_O)        0.053     7.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.913     9.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLR Crossing[1->2]   
    SLICE_X430Y307       LUT4 (Prop_lut4_I1_O)        0.053     9.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.325     9.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X429Y306       LUT5 (Prop_lut5_I4_O)        0.053     9.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528    10.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X426Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.211    37.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X426Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.973    38.565    
                         inter-SLR compensation      -0.245    38.320    
                         clock uncertainty           -0.035    38.285    
    SLICE_X426Y310       FDRE (Setup_fdre_C_R)       -0.367    37.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.918    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 27.677    

Slack (MET) :             27.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.481ns (10.086%)  route 4.288ns (89.914%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 37.592 - 33.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.592ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.255     5.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X427Y296       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y296       FDRE (Prop_fdre_C_Q)         0.269     5.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.859     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X427Y296       LUT6 (Prop_lut6_I0_O)        0.053     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     7.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X428Y293       LUT5 (Prop_lut5_I3_O)        0.053     7.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.913     9.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLR Crossing[1->2]   
    SLICE_X430Y307       LUT4 (Prop_lut4_I1_O)        0.053     9.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.325     9.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X429Y306       LUT5 (Prop_lut5_I4_O)        0.053     9.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528    10.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X426Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.211    37.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X426Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.973    38.565    
                         inter-SLR compensation      -0.245    38.320    
                         clock uncertainty           -0.035    38.285    
    SLICE_X426Y310       FDRE (Setup_fdre_C_R)       -0.367    37.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.918    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 27.677    

Slack (MET) :             27.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.440ns (10.073%)  route 3.928ns (89.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 37.594 - 33.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.594ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.255     5.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X427Y296       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y296       FDRE (Prop_fdre_C_Q)         0.269     5.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.859     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X427Y296       LUT6 (Prop_lut6_I0_O)        0.053     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     7.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X428Y293       LUT5 (Prop_lut5_I3_O)        0.053     7.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.913     9.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLR Crossing[1->2]   
    SLICE_X430Y307       LUT4 (Prop_lut4_I0_O)        0.065     9.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.493     9.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X432Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.213    37.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X432Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.973    38.567    
                         inter-SLR compensation      -0.245    38.322    
                         clock uncertainty           -0.035    38.286    
    SLICE_X432Y308       FDRE (Setup_fdre_C_R)       -0.461    37.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                 27.986    

Slack (MET) :             27.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.440ns (10.073%)  route 3.928ns (89.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 37.594 - 33.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.594ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.255     5.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X427Y296       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y296       FDRE (Prop_fdre_C_Q)         0.269     5.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.859     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X427Y296       LUT6 (Prop_lut6_I0_O)        0.053     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     7.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X428Y293       LUT5 (Prop_lut5_I3_O)        0.053     7.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.913     9.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLR Crossing[1->2]   
    SLICE_X430Y307       LUT4 (Prop_lut4_I0_O)        0.065     9.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.493     9.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X432Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.213    37.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X432Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.973    38.567    
                         inter-SLR compensation      -0.245    38.322    
                         clock uncertainty           -0.035    38.286    
    SLICE_X432Y308       FDRE (Setup_fdre_C_R)       -0.461    37.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                 27.986    

Slack (MET) :             27.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.440ns (10.073%)  route 3.928ns (89.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 37.594 - 33.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.594ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.255     5.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X427Y296       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y296       FDRE (Prop_fdre_C_Q)         0.269     5.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.859     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X427Y296       LUT6 (Prop_lut6_I0_O)        0.053     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     7.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X428Y293       LUT5 (Prop_lut5_I3_O)        0.053     7.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.913     9.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLR Crossing[1->2]   
    SLICE_X430Y307       LUT4 (Prop_lut4_I0_O)        0.065     9.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.493     9.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X432Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.213    37.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X432Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.973    38.567    
                         inter-SLR compensation      -0.245    38.322    
                         clock uncertainty           -0.035    38.286    
    SLICE_X432Y308       FDRE (Setup_fdre_C_R)       -0.461    37.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                 27.986    

Slack (MET) :             28.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.440ns (10.592%)  route 3.714ns (89.408%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 37.594 - 33.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.594ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.255     5.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X427Y296       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y296       FDRE (Prop_fdre_C_Q)         0.269     5.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.859     6.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X427Y296       LUT6 (Prop_lut6_I0_O)        0.053     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     7.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X428Y293       LUT5 (Prop_lut5_I3_O)        0.053     7.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.913     9.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLR Crossing[1->2]   
    SLICE_X430Y307       LUT4 (Prop_lut4_I0_O)        0.065     9.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.279     9.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X431Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.213    37.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X431Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.973    38.567    
                         inter-SLR compensation      -0.245    38.322    
                         clock uncertainty           -0.035    38.286    
    SLICE_X431Y308       FDRE (Setup_fdre_C_R)       -0.484    37.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         37.802    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                 28.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.866%)  route 0.109ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X439Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X439Y312       FDCE (Prop_fdce_C_Q)         0.100     2.367 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.109     2.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.374     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLR Crossing[0->2]   
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.700     2.280    
    SLICE_X440Y312       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.359%)  route 0.111ns (52.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X438Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y312       FDCE (Prop_fdce_C_Q)         0.100     2.367 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.111     2.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.374     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLR Crossing[0->2]   
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.700     2.280    
    SLICE_X440Y312       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.441%)  route 0.111ns (52.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.087     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X439Y314       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X439Y314       FDCE (Prop_fdce_C_Q)         0.100     2.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.111     2.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X440Y314       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLR Crossing[0->2]   
    SLICE_X440Y314       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.700     2.279    
    SLICE_X440Y314       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.849%)  route 0.109ns (52.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.087     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X439Y314       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X439Y314       FDCE (Prop_fdce_C_Q)         0.100     2.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.109     2.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X440Y314       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLR Crossing[0->2]   
    SLICE_X440Y314       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.700     2.279    
    SLICE_X440Y314       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.667%)  route 0.110ns (52.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X439Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X439Y312       FDCE (Prop_fdce_C_Q)         0.100     2.367 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.110     2.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.374     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLR Crossing[0->2]   
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.700     2.280    
    SLICE_X440Y312       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.770%)  route 0.260ns (72.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.090     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[0->2]   
    SLICE_X443Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X443Y311       FDCE (Prop_fdce_C_Q)         0.100     2.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.260     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.374     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLR Crossing[0->2]   
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.678     2.302    
    SLICE_X440Y312       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.770%)  route 0.260ns (72.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.090     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[0->2]   
    SLICE_X443Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X443Y311       FDCE (Prop_fdce_C_Q)         0.100     2.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.260     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.374     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLR Crossing[0->2]   
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.678     2.302    
    SLICE_X440Y312       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.770%)  route 0.260ns (72.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.090     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[0->2]   
    SLICE_X443Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X443Y311       FDCE (Prop_fdce_C_Q)         0.100     2.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.260     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.374     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLR Crossing[0->2]   
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.678     2.302    
    SLICE_X440Y312       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.770%)  route 0.260ns (72.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.090     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[0->2]   
    SLICE_X443Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X443Y311       FDCE (Prop_fdce_C_Q)         0.100     2.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.260     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.374     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLR Crossing[0->2]   
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.678     2.302    
    SLICE_X440Y312       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.770%)  route 0.260ns (72.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.090     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[0->2]   
    SLICE_X443Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X443Y311       FDCE (Prop_fdce_C_Q)         0.100     2.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.260     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.374     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLR Crossing[0->2]   
    SLICE_X440Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.678     2.302    
    SLICE_X440Y312       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y1   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X434Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X435Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X437Y305  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X435Y305  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X436Y307  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X436Y305  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X434Y305  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X433Y308  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X435Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y313  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X440Y313  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 3.055ns (24.280%)  route 9.527ns (75.720%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          3.240    10.715    u_ila_0/inst/ila_core_inst/probe9[0]
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.955    18.148    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8/CLK
                         clock pessimism             -0.408    17.740    
                         clock uncertainty           -0.151    17.589    
    SLICE_X316Y355       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.559    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8
  -------------------------------------------------------------------
                         required time                         17.559    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             7.019ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.402ns  (logic 3.055ns (24.632%)  route 9.347ns (75.368%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.602     5.381    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X440Y342       LUT6 (Prop_lut6_I3_O)        0.053     5.434 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296/O
                         net (fo=2, routed)           0.346     5.780    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296_n_0
    SLICE_X441Y342       LUT2 (Prop_lut2_I1_O)        0.053     5.833 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256/O
                         net (fo=12, routed)          0.479     6.311    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256_n_0
    SLICE_X438Y342       LUT4 (Prop_lut4_I3_O)        0.053     6.364 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107/O
                         net (fo=13, routed)          0.772     7.137    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107_n_0
    SLICE_X435Y345       LUT6 (Prop_lut6_I2_O)        0.053     7.190 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_19/O
                         net (fo=4, routed)           3.346    10.535    u_ila_0/inst/ila_core_inst/probe5[31]
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.955    18.148    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/CLK
                         clock pessimism             -0.408    17.740    
                         clock uncertainty           -0.151    17.589    
    SLICE_X316Y355       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.035    17.554    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8
  -------------------------------------------------------------------
                         required time                         17.554    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  7.019    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.335ns  (logic 3.184ns (25.812%)  route 9.151ns (74.188%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.602     5.381    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X440Y342       LUT6 (Prop_lut6_I3_O)        0.053     5.434 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296/O
                         net (fo=2, routed)           0.346     5.780    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296_n_0
    SLICE_X441Y342       LUT2 (Prop_lut2_I1_O)        0.053     5.833 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256/O
                         net (fo=12, routed)          0.479     6.311    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256_n_0
    SLICE_X438Y342       LUT5 (Prop_lut5_I0_O)        0.065     6.376 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_109/O
                         net (fo=1, routed)           0.474     6.850    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_109_n_0
    SLICE_X436Y342       LUT6 (Prop_lut6_I2_O)        0.170     7.020 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_20/O
                         net (fo=4, routed)           3.448    10.468    u_ila_0/inst/ila_core_inst/probe5[30]
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.955    18.148    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/CLK
                         clock pessimism             -0.408    17.740    
                         clock uncertainty           -0.151    17.589    
    SLICE_X316Y355       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    17.551    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8
  -------------------------------------------------------------------
                         required time                         17.551    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.798ns  (logic 3.055ns (28.292%)  route 7.743ns (71.708%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.602     5.381    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X440Y342       LUT6 (Prop_lut6_I3_O)        0.053     5.434 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296/O
                         net (fo=2, routed)           0.346     5.780    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296_n_0
    SLICE_X441Y342       LUT2 (Prop_lut2_I1_O)        0.053     5.833 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256/O
                         net (fo=12, routed)          0.479     6.311    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256_n_0
    SLICE_X438Y342       LUT4 (Prop_lut4_I3_O)        0.053     6.364 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107/O
                         net (fo=13, routed)          0.606     6.970    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I4_O)        0.053     7.023 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_21/O
                         net (fo=4, routed)           1.908     8.931    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[29]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.151    17.959    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.624    17.335    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.335    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.474ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 3.055ns (27.708%)  route 7.971ns (72.292%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.480     5.898    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X436Y339       LUT5 (Prop_lut5_I0_O)        0.053     5.951 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111/O
                         net (fo=31, routed)          0.614     6.565    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     6.618 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116/O
                         net (fo=1, routed)           0.457     7.075    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     7.128 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_23/O
                         net (fo=4, routed)           2.031     9.159    u_ila_0/inst/ila_core_inst/probe5[27]
    SLICE_X396Y357       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.028    18.221    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X396Y357       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/CLK
                         clock pessimism             -0.408    17.813    
                         clock uncertainty           -0.151    17.662    
    SLICE_X396Y357       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.632    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8
  -------------------------------------------------------------------
                         required time                         17.632    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  8.474    

Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.695ns  (logic 3.055ns (28.565%)  route 7.640ns (71.435%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.480     5.898    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X436Y339       LUT5 (Prop_lut5_I0_O)        0.053     5.951 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111/O
                         net (fo=31, routed)          0.614     6.565    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     6.618 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116/O
                         net (fo=1, routed)           0.457     7.075    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     7.128 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_23/O
                         net (fo=4, routed)           1.700     8.828    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[27]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.151    17.959    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.624    17.335    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.335    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.511ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.691ns  (logic 3.055ns (28.575%)  route 7.636ns (71.425%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.480     5.898    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X436Y339       LUT5 (Prop_lut5_I0_O)        0.053     5.951 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111/O
                         net (fo=31, routed)          0.372     6.323    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111_n_0
    SLICE_X436Y340       LUT6 (Prop_lut6_I0_O)        0.053     6.376 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_147/O
                         net (fo=1, routed)           0.692     7.068    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_147_n_0
    SLICE_X440Y341       LUT6 (Prop_lut6_I0_O)        0.053     7.121 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_36/O
                         net (fo=4, routed)           1.704     8.824    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.151    17.959    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.624    17.335    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.335    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  8.511    

Slack (MET) :             8.525ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 3.055ns (28.157%)  route 7.795ns (71.843%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          1.508     8.983    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.151    17.959    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.451    17.508    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.508    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  8.525    

Slack (MET) :             8.525ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 3.055ns (28.157%)  route 7.795ns (71.843%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          1.508     8.983    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.151    17.959    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.451    17.508    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.508    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  8.525    

Slack (MET) :             8.525ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 3.055ns (28.157%)  route 7.795ns (71.843%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          1.508     8.983    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.151    17.959    
    RAMB18_X7Y135        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.451    17.508    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.508    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  8.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/out[0]
    SLR Crossing[3->2]   
    SLICE_X424Y320       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y320       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/Q31
                         net (fo=1, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.SRL_Q31_1
    SLICE_X424Y320       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/out[0]
    SLR Crossing[3->2]   
    SLICE_X424Y320       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.003    -0.294    
    SLICE_X424Y320       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.195    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.943    -0.298    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y326       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.027 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.228    -0.302    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.004    -0.298    
    SLICE_X420Y326       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.199    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.943    -0.298    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y326       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.027 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y326       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.228    -0.302    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.004    -0.298    
    SLICE_X420Y326       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.199    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.942    -0.299    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y322       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.028 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.028    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.229    -0.301    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.002    -0.299    
    SLICE_X416Y322       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.200    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.942    -0.299    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y322       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.028 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.028    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X416Y322       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.229    -0.301    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.002    -0.299    
    SLICE_X416Y322       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.200    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.002    -0.290    
    SLICE_X420Y335       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.191    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.002    -0.290    
    SLICE_X420Y335       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.191    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.948    -0.293    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X444Y325       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.022 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.022    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.004    -0.293    
    SLICE_X444Y325       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.194    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.948    -0.293    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X444Y325       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.022 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.022    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X444Y325       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.004    -0.293    
    SLICE_X444Y325       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.194    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.957    -0.284    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y334       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X444Y334       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.013 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.013    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X444Y334       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.243    -0.287    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y334       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.003    -0.284    
    SLICE_X444Y334       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.185    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X8Y72     u_fwrisc_fpga_top/rom_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y64     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y64     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y70     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X5Y70     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X6Y62     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X6Y62     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X7Y75     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB36_X7Y75     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X6Y67     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y310   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y312   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y312   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X448Y311   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y98   u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y10  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.117ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.865ns  (logic 0.269ns (31.081%)  route 0.596ns (68.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X442Y312                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X442Y312       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.596     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X441Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X441Y312       FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.982    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 32.117    

Slack (MET) :             32.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.713ns  (logic 0.246ns (34.499%)  route 0.467ns (65.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X442Y312                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X442Y312       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.467     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X441Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X441Y312       FDCE (Setup_fdce_C_D)       -0.120    32.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.880    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 32.167    

Slack (MET) :             32.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.626ns  (logic 0.246ns (39.294%)  route 0.380ns (60.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y308                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X447Y308       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.380     0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X447Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X447Y307       FDCE (Setup_fdce_C_D)       -0.118    32.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.882    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                 32.256    

Slack (MET) :             32.260ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.722ns  (logic 0.269ns (37.279%)  route 0.453ns (62.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X442Y312                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X442Y312       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X443Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X443Y312       FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.982    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 32.260    

Slack (MET) :             32.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.594ns  (logic 0.246ns (41.391%)  route 0.348ns (58.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X442Y312                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X442Y312       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.348     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X441Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X441Y312       FDCE (Setup_fdce_C_D)       -0.122    32.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.878    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 32.284    

Slack (MET) :             32.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.652ns  (logic 0.269ns (41.267%)  route 0.383ns (58.733%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X446Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X446Y307       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.383     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X446Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X446Y306       FDCE (Setup_fdce_C_D)       -0.019    32.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.981    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                 32.329    

Slack (MET) :             32.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.641ns  (logic 0.269ns (41.957%)  route 0.372ns (58.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y308                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X447Y308       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.372     0.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X447Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X447Y307       FDCE (Setup_fdce_C_D)       -0.019    32.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.981    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                 32.340    

Slack (MET) :             32.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.611ns  (logic 0.269ns (44.050%)  route 0.342ns (55.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X446Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X446Y307       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.342     0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X446Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X446Y306       FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.982    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                 32.371    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 3.055ns (24.280%)  route 9.527ns (75.720%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          3.240    10.715    u_ila_0/inst/ila_core_inst/probe9[0]
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.955    18.148    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8/CLK
                         clock pessimism             -0.408    17.740    
                         clock uncertainty           -0.168    17.573    
    SLICE_X316Y355       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.543    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8
  -------------------------------------------------------------------
                         required time                         17.543    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.402ns  (logic 3.055ns (24.632%)  route 9.347ns (75.368%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.602     5.381    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X440Y342       LUT6 (Prop_lut6_I3_O)        0.053     5.434 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296/O
                         net (fo=2, routed)           0.346     5.780    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296_n_0
    SLICE_X441Y342       LUT2 (Prop_lut2_I1_O)        0.053     5.833 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256/O
                         net (fo=12, routed)          0.479     6.311    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256_n_0
    SLICE_X438Y342       LUT4 (Prop_lut4_I3_O)        0.053     6.364 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107/O
                         net (fo=13, routed)          0.772     7.137    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107_n_0
    SLICE_X435Y345       LUT6 (Prop_lut6_I2_O)        0.053     7.190 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_19/O
                         net (fo=4, routed)           3.346    10.535    u_ila_0/inst/ila_core_inst/probe5[31]
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.955    18.148    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/CLK
                         clock pessimism             -0.408    17.740    
                         clock uncertainty           -0.168    17.573    
    SLICE_X316Y355       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.035    17.538    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8
  -------------------------------------------------------------------
                         required time                         17.538    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.335ns  (logic 3.184ns (25.812%)  route 9.151ns (74.188%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.602     5.381    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X440Y342       LUT6 (Prop_lut6_I3_O)        0.053     5.434 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296/O
                         net (fo=2, routed)           0.346     5.780    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296_n_0
    SLICE_X441Y342       LUT2 (Prop_lut2_I1_O)        0.053     5.833 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256/O
                         net (fo=12, routed)          0.479     6.311    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256_n_0
    SLICE_X438Y342       LUT5 (Prop_lut5_I0_O)        0.065     6.376 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_109/O
                         net (fo=1, routed)           0.474     6.850    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_109_n_0
    SLICE_X436Y342       LUT6 (Prop_lut6_I2_O)        0.170     7.020 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_20/O
                         net (fo=4, routed)           3.448    10.468    u_ila_0/inst/ila_core_inst/probe5[30]
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.955    18.148    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/CLK
                         clock pessimism             -0.408    17.740    
                         clock uncertainty           -0.168    17.573    
    SLICE_X316Y355       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    17.535    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8
  -------------------------------------------------------------------
                         required time                         17.535    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.798ns  (logic 3.055ns (28.292%)  route 7.743ns (71.708%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.602     5.381    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X440Y342       LUT6 (Prop_lut6_I3_O)        0.053     5.434 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296/O
                         net (fo=2, routed)           0.346     5.780    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296_n_0
    SLICE_X441Y342       LUT2 (Prop_lut2_I1_O)        0.053     5.833 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256/O
                         net (fo=12, routed)          0.479     6.311    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256_n_0
    SLICE_X438Y342       LUT4 (Prop_lut4_I3_O)        0.053     6.364 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107/O
                         net (fo=13, routed)          0.606     6.970    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I4_O)        0.053     7.023 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_21/O
                         net (fo=4, routed)           1.908     8.931    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[29]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.624    17.318    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 3.055ns (27.708%)  route 7.971ns (72.292%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.480     5.898    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X436Y339       LUT5 (Prop_lut5_I0_O)        0.053     5.951 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111/O
                         net (fo=31, routed)          0.614     6.565    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     6.618 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116/O
                         net (fo=1, routed)           0.457     7.075    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     7.128 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_23/O
                         net (fo=4, routed)           2.031     9.159    u_ila_0/inst/ila_core_inst/probe5[27]
    SLICE_X396Y357       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.028    18.221    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X396Y357       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/CLK
                         clock pessimism             -0.408    17.813    
                         clock uncertainty           -0.168    17.646    
    SLICE_X396Y357       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.616    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8
  -------------------------------------------------------------------
                         required time                         17.616    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.695ns  (logic 3.055ns (28.565%)  route 7.640ns (71.435%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.480     5.898    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X436Y339       LUT5 (Prop_lut5_I0_O)        0.053     5.951 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111/O
                         net (fo=31, routed)          0.614     6.565    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     6.618 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116/O
                         net (fo=1, routed)           0.457     7.075    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     7.128 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_23/O
                         net (fo=4, routed)           1.700     8.828    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[27]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.624    17.318    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.494ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.691ns  (logic 3.055ns (28.575%)  route 7.636ns (71.425%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.480     5.898    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X436Y339       LUT5 (Prop_lut5_I0_O)        0.053     5.951 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111/O
                         net (fo=31, routed)          0.372     6.323    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111_n_0
    SLICE_X436Y340       LUT6 (Prop_lut6_I0_O)        0.053     6.376 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_147/O
                         net (fo=1, routed)           0.692     7.068    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_147_n_0
    SLICE_X440Y341       LUT6 (Prop_lut6_I0_O)        0.053     7.121 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_36/O
                         net (fo=4, routed)           1.704     8.824    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.624    17.318    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  8.494    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 3.055ns (28.157%)  route 7.795ns (71.843%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          1.508     8.983    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.451    17.491    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.491    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 3.055ns (28.157%)  route 7.795ns (71.843%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          1.508     8.983    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.451    17.491    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.491    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 3.055ns (28.157%)  route 7.795ns (71.843%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          1.508     8.983    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y135        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.451    17.491    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.491    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  8.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/out[0]
    SLR Crossing[3->2]   
    SLICE_X424Y320       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y320       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/Q31
                         net (fo=1, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.SRL_Q31_1
    SLICE_X424Y320       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/out[0]
    SLR Crossing[3->2]   
    SLICE_X424Y320       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.003    -0.294    
                         clock uncertainty            0.168    -0.126    
    SLICE_X424Y320       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.943    -0.298    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y326       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.027 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.228    -0.302    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.004    -0.298    
                         clock uncertainty            0.168    -0.130    
    SLICE_X420Y326       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.031    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.943    -0.298    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y326       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.027 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y326       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.228    -0.302    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.004    -0.298    
                         clock uncertainty            0.168    -0.130    
    SLICE_X420Y326       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.031    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.942    -0.299    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y322       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.028 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.028    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.229    -0.301    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.002    -0.299    
                         clock uncertainty            0.168    -0.131    
    SLICE_X416Y322       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.032    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.942    -0.299    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y322       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.028 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.028    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X416Y322       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.229    -0.301    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.002    -0.299    
                         clock uncertainty            0.168    -0.131    
    SLICE_X416Y322       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.032    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.002    -0.290    
                         clock uncertainty            0.168    -0.122    
    SLICE_X420Y335       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.023    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.002    -0.290    
                         clock uncertainty            0.168    -0.122    
    SLICE_X420Y335       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.023    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.948    -0.293    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X444Y325       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.022 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.022    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.004    -0.293    
                         clock uncertainty            0.168    -0.125    
    SLICE_X444Y325       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.026    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.948    -0.293    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X444Y325       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.022 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.022    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X444Y325       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.004    -0.293    
                         clock uncertainty            0.168    -0.125    
    SLICE_X444Y325       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.026    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.957    -0.284    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y334       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X444Y334       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.013 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.013    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X444Y334       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.243    -0.287    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y334       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.003    -0.284    
                         clock uncertainty            0.168    -0.116    
    SLICE_X444Y334       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.017    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.004    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       19.079ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.079ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.797ns  (logic 0.246ns (30.870%)  route 0.551ns (69.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X446Y306                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X446Y306       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.551     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X446Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X446Y307       FDCE (Setup_fdce_C_D)       -0.124    19.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.876    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 19.079    

Slack (MET) :             19.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.766ns  (logic 0.308ns (40.233%)  route 0.458ns (59.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X440Y310                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X440Y310       FDCE (Prop_fdce_C_Q)         0.308     0.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.458     0.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X442Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X442Y312       FDCE (Setup_fdce_C_D)       -0.018    19.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.982    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                 19.216    

Slack (MET) :             19.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.739ns  (logic 0.269ns (36.396%)  route 0.470ns (63.604%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X447Y307       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.470     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X447Y308       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X447Y308       FDCE (Setup_fdce_C_D)       -0.018    19.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.982    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 19.243    

Slack (MET) :             19.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.640ns  (logic 0.246ns (38.414%)  route 0.394ns (61.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X441Y311                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X441Y311       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.394     0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X444Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X444Y311       FDCE (Setup_fdce_C_D)       -0.081    19.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.919    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                 19.279    

Slack (MET) :             19.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.602ns  (logic 0.246ns (40.839%)  route 0.356ns (59.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X447Y307       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.356     0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X448Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X448Y307       FDCE (Setup_fdce_C_D)       -0.085    19.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                 19.313    

Slack (MET) :             19.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.595ns  (logic 0.246ns (41.312%)  route 0.349ns (58.688%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X441Y311                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X441Y311       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.349     0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X444Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X444Y311       FDCE (Setup_fdce_C_D)       -0.087    19.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.913    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 19.318    

Slack (MET) :             19.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.676ns  (logic 0.269ns (39.802%)  route 0.407ns (60.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X447Y307       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.407     0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X448Y308       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X448Y308       FDCE (Setup_fdce_C_D)        0.018    20.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         20.018    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                 19.342    

Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.619ns  (logic 0.269ns (43.474%)  route 0.350ns (56.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X441Y312                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X441Y312       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.350     0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X442Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X442Y312       FDCE (Setup_fdce_C_D)       -0.019    19.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.981    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                 19.362    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       19.079ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.079ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.797ns  (logic 0.246ns (30.870%)  route 0.551ns (69.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X446Y306                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X446Y306       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.551     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X446Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X446Y307       FDCE (Setup_fdce_C_D)       -0.124    19.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.876    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 19.079    

Slack (MET) :             19.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.766ns  (logic 0.308ns (40.233%)  route 0.458ns (59.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X440Y310                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X440Y310       FDCE (Prop_fdce_C_Q)         0.308     0.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.458     0.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X442Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X442Y312       FDCE (Setup_fdce_C_D)       -0.018    19.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.982    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                 19.216    

Slack (MET) :             19.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.739ns  (logic 0.269ns (36.396%)  route 0.470ns (63.604%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X447Y307       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.470     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X447Y308       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X447Y308       FDCE (Setup_fdce_C_D)       -0.018    19.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.982    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 19.243    

Slack (MET) :             19.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.640ns  (logic 0.246ns (38.414%)  route 0.394ns (61.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X441Y311                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X441Y311       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.394     0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X444Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X444Y311       FDCE (Setup_fdce_C_D)       -0.081    19.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.919    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                 19.279    

Slack (MET) :             19.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.602ns  (logic 0.246ns (40.839%)  route 0.356ns (59.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X447Y307       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.356     0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X448Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X448Y307       FDCE (Setup_fdce_C_D)       -0.085    19.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                 19.313    

Slack (MET) :             19.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.595ns  (logic 0.246ns (41.312%)  route 0.349ns (58.688%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X441Y311                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X441Y311       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.349     0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X444Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X444Y311       FDCE (Setup_fdce_C_D)       -0.087    19.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.913    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 19.318    

Slack (MET) :             19.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.676ns  (logic 0.269ns (39.802%)  route 0.407ns (60.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X447Y307       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.407     0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X448Y308       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X448Y308       FDCE (Setup_fdce_C_D)        0.018    20.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         20.018    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                 19.342    

Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.619ns  (logic 0.269ns (43.474%)  route 0.350ns (56.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X441Y312                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X441Y312       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.350     0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X442Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X442Y312       FDCE (Setup_fdce_C_D)       -0.019    19.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.981    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                 19.362    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 3.055ns (24.280%)  route 9.527ns (75.720%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          3.240    10.715    u_ila_0/inst/ila_core_inst/probe9[0]
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.955    18.148    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8/CLK
                         clock pessimism             -0.408    17.740    
                         clock uncertainty           -0.168    17.573    
    SLICE_X316Y355       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.543    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8
  -------------------------------------------------------------------
                         required time                         17.543    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.402ns  (logic 3.055ns (24.632%)  route 9.347ns (75.368%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.602     5.381    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X440Y342       LUT6 (Prop_lut6_I3_O)        0.053     5.434 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296/O
                         net (fo=2, routed)           0.346     5.780    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296_n_0
    SLICE_X441Y342       LUT2 (Prop_lut2_I1_O)        0.053     5.833 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256/O
                         net (fo=12, routed)          0.479     6.311    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256_n_0
    SLICE_X438Y342       LUT4 (Prop_lut4_I3_O)        0.053     6.364 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107/O
                         net (fo=13, routed)          0.772     7.137    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107_n_0
    SLICE_X435Y345       LUT6 (Prop_lut6_I2_O)        0.053     7.190 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_19/O
                         net (fo=4, routed)           3.346    10.535    u_ila_0/inst/ila_core_inst/probe5[31]
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.955    18.148    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/CLK
                         clock pessimism             -0.408    17.740    
                         clock uncertainty           -0.168    17.573    
    SLICE_X316Y355       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.035    17.538    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8
  -------------------------------------------------------------------
                         required time                         17.538    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.335ns  (logic 3.184ns (25.812%)  route 9.151ns (74.188%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.602     5.381    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X440Y342       LUT6 (Prop_lut6_I3_O)        0.053     5.434 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296/O
                         net (fo=2, routed)           0.346     5.780    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296_n_0
    SLICE_X441Y342       LUT2 (Prop_lut2_I1_O)        0.053     5.833 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256/O
                         net (fo=12, routed)          0.479     6.311    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256_n_0
    SLICE_X438Y342       LUT5 (Prop_lut5_I0_O)        0.065     6.376 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_109/O
                         net (fo=1, routed)           0.474     6.850    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_109_n_0
    SLICE_X436Y342       LUT6 (Prop_lut6_I2_O)        0.170     7.020 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_20/O
                         net (fo=4, routed)           3.448    10.468    u_ila_0/inst/ila_core_inst/probe5[30]
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.955    18.148    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X316Y355       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/CLK
                         clock pessimism             -0.408    17.740    
                         clock uncertainty           -0.168    17.573    
    SLICE_X316Y355       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    17.535    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8
  -------------------------------------------------------------------
                         required time                         17.535    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.798ns  (logic 3.055ns (28.292%)  route 7.743ns (71.708%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.602     5.381    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X440Y342       LUT6 (Prop_lut6_I3_O)        0.053     5.434 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296/O
                         net (fo=2, routed)           0.346     5.780    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_296_n_0
    SLICE_X441Y342       LUT2 (Prop_lut2_I1_O)        0.053     5.833 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256/O
                         net (fo=12, routed)          0.479     6.311    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_256_n_0
    SLICE_X438Y342       LUT4 (Prop_lut4_I3_O)        0.053     6.364 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107/O
                         net (fo=13, routed)          0.606     6.970    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_107_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I4_O)        0.053     7.023 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_21/O
                         net (fo=4, routed)           1.908     8.931    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[29]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.624    17.318    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 3.055ns (27.708%)  route 7.971ns (72.292%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.480     5.898    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X436Y339       LUT5 (Prop_lut5_I0_O)        0.053     5.951 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111/O
                         net (fo=31, routed)          0.614     6.565    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     6.618 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116/O
                         net (fo=1, routed)           0.457     7.075    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     7.128 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_23/O
                         net (fo=4, routed)           2.031     9.159    u_ila_0/inst/ila_core_inst/probe5[27]
    SLICE_X396Y357       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.028    18.221    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[3->2]   
    SLICE_X396Y357       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/CLK
                         clock pessimism             -0.408    17.813    
                         clock uncertainty           -0.168    17.646    
    SLICE_X396Y357       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    17.616    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8
  -------------------------------------------------------------------
                         required time                         17.616    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.695ns  (logic 3.055ns (28.565%)  route 7.640ns (71.435%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.480     5.898    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X436Y339       LUT5 (Prop_lut5_I0_O)        0.053     5.951 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111/O
                         net (fo=31, routed)          0.614     6.565    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     6.618 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116/O
                         net (fo=1, routed)           0.457     7.075    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_116_n_0
    SLICE_X437Y344       LUT6 (Prop_lut6_I0_O)        0.053     7.128 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_23/O
                         net (fo=4, routed)           1.700     8.828    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[27]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.624    17.318    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.494ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.691ns  (logic 3.055ns (28.575%)  route 7.636ns (71.425%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 r  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.480     5.898    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X436Y339       LUT5 (Prop_lut5_I0_O)        0.053     5.951 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111/O
                         net (fo=31, routed)          0.372     6.323    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_111_n_0
    SLICE_X436Y340       LUT6 (Prop_lut6_I0_O)        0.053     6.376 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_147/O
                         net (fo=1, routed)           0.692     7.068    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_147_n_0
    SLICE_X440Y341       LUT6 (Prop_lut6_I0_O)        0.053     7.121 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_36/O
                         net (fo=4, routed)           1.704     8.824    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.624    17.318    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  8.494    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 3.055ns (28.157%)  route 7.795ns (71.843%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          1.508     8.983    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.451    17.491    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.491    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 3.055ns (28.157%)  route 7.795ns (71.843%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          1.508     8.983    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y134        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y134        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.451    17.491    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.491    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 3.055ns (28.157%)  route 7.795ns (71.843%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.389    -1.867    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y135        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     0.213 r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=15, routed)          2.169     2.382    u_fwrisc_fpga_top/u_core/u_alu/rb_rdata[0]
    SLICE_X432Y335       LUT6 (Prop_lut6_I0_O)        0.053     2.435 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43/O
                         net (fo=1, routed)           0.246     2.680    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_43_n_0
    SLICE_X432Y335       LUT6 (Prop_lut6_I2_O)        0.053     2.733 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_29/O
                         net (fo=5, routed)           0.559     3.293    u_fwrisc_fpga_top/u_core/u_alu/out1_carry_i_9_n_0
    SLICE_X428Y337       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.324     3.617 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.492     4.108    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X430Y338       LUT2 (Prop_lut2_I0_O)        0.168     4.276 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6/O
                         net (fo=1, routed)           0.337     4.614    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_6_n_0
    SLICE_X431Y337       LUT6 (Prop_lut6_I0_O)        0.165     4.779 f  u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3/O
                         net (fo=26, routed)          0.586     5.365    u_fwrisc_fpga_top/u_core/u_alu/dstrb[3]_i_3_n_0
    SLICE_X434Y337       LUT6 (Prop_lut6_I1_O)        0.053     5.418 f  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_60/O
                         net (fo=51, routed)          0.718     6.136    u_fwrisc_fpga_top/u_core/u_alu/cycle_counter_reg[7][3]
    SLICE_X437Y330       LUT6 (Prop_lut6_I1_O)        0.053     6.189 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_14/O
                         net (fo=5, routed)           0.697     6.886    u_fwrisc_fpga_top/u_core/u_alu/rd_waddr[4]
    SLICE_X435Y333       LUT5 (Prop_lut5_I3_O)        0.053     6.939 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197/O
                         net (fo=1, routed)           0.483     7.422    u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_197_n_0
    SLICE_X436Y334       LUT6 (Prop_lut6_I0_O)        0.053     7.475 r  u_fwrisc_fpga_top/u_core/u_alu/u_regfile_i_51/O
                         net (fo=10, routed)          1.508     8.983    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.239    18.432    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLR Crossing[3->2]   
    RAMB18_X7Y135        RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322    18.110    
                         clock uncertainty           -0.168    17.942    
    RAMB18_X7Y135        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.451    17.491    u_fwrisc_fpga_top/u_core/u_regfile/u_regfile_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.491    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  8.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.947    -0.294    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/out[0]
    SLR Crossing[3->2]   
    SLICE_X424Y320       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y320       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.023 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/Q31
                         net (fo=1, routed)           0.000    -0.023    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.SRL_Q31_1
    SLICE_X424Y320       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/out[0]
    SLR Crossing[3->2]   
    SLICE_X424Y320       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.003    -0.294    
                         clock uncertainty            0.168    -0.126    
    SLICE_X424Y320       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.943    -0.298    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y326       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.027 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.228    -0.302    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.004    -0.298    
                         clock uncertainty            0.168    -0.130    
    SLICE_X420Y326       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.031    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.943    -0.298    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y326       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.027 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.027    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y326       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.228    -0.302    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y326       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.004    -0.298    
                         clock uncertainty            0.168    -0.130    
    SLICE_X420Y326       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.031    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.942    -0.299    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y322       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.028 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.028    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.229    -0.301    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.002    -0.299    
                         clock uncertainty            0.168    -0.131    
    SLICE_X416Y322       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.032    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.942    -0.299    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y322       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.028 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.028    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X416Y322       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.229    -0.301    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X416Y322       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.002    -0.299    
                         clock uncertainty            0.168    -0.131    
    SLICE_X416Y322       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.032    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.002    -0.290    
                         clock uncertainty            0.168    -0.122    
    SLICE_X420Y335       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.023    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.951    -0.290    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y335       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.019 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.019    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.238    -0.292    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X420Y335       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.002    -0.290    
                         clock uncertainty            0.168    -0.122    
    SLICE_X420Y335       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.023    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.948    -0.293    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X444Y325       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.022 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.022    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.004    -0.293    
                         clock uncertainty            0.168    -0.125    
    SLICE_X444Y325       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.026    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.948    -0.293    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X444Y325       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.022 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.022    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X444Y325       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.233    -0.297    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y325       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.004    -0.293    
                         clock uncertainty            0.168    -0.125    
    SLICE_X444Y325       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.026    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.957    -0.284    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y334       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X444Y334       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    -0.013 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, routed)           0.000    -0.013    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X444Y334       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.243    -0.287    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CLK
    SLR Crossing[3->2]   
    SLICE_X444Y334       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.003    -0.284    
                         clock uncertainty            0.168    -0.116    
    SLICE_X444Y334       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.017    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.004    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.117ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.865ns  (logic 0.269ns (31.081%)  route 0.596ns (68.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X442Y312                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X442Y312       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.596     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X441Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X441Y312       FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.982    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 32.117    

Slack (MET) :             32.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.713ns  (logic 0.246ns (34.499%)  route 0.467ns (65.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X442Y312                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X442Y312       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.467     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X441Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X441Y312       FDCE (Setup_fdce_C_D)       -0.120    32.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.880    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 32.167    

Slack (MET) :             32.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.626ns  (logic 0.246ns (39.294%)  route 0.380ns (60.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y308                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X447Y308       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.380     0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X447Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X447Y307       FDCE (Setup_fdce_C_D)       -0.118    32.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.882    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                 32.256    

Slack (MET) :             32.260ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.722ns  (logic 0.269ns (37.279%)  route 0.453ns (62.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X442Y312                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X442Y312       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X443Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X443Y312       FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.982    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 32.260    

Slack (MET) :             32.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.594ns  (logic 0.246ns (41.391%)  route 0.348ns (58.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X442Y312                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X442Y312       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.348     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X441Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X441Y312       FDCE (Setup_fdce_C_D)       -0.122    32.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.878    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 32.284    

Slack (MET) :             32.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.652ns  (logic 0.269ns (41.267%)  route 0.383ns (58.733%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X446Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X446Y307       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.383     0.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X446Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X446Y306       FDCE (Setup_fdce_C_D)       -0.019    32.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.981    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                 32.329    

Slack (MET) :             32.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.641ns  (logic 0.269ns (41.957%)  route 0.372ns (58.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y308                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X447Y308       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.372     0.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X447Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X447Y307       FDCE (Setup_fdce_C_D)       -0.019    32.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.981    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                 32.340    

Slack (MET) :             32.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.611ns  (logic 0.269ns (44.050%)  route 0.342ns (55.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X446Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X446Y307       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.342     0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X446Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X446Y306       FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.982    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                 32.371    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.322ns (21.143%)  route 1.201ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.477    -1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X438Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y311       FDPE (Prop_fdpe_C_Q)         0.269    -1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.794    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X438Y310       LUT2 (Prop_lut2_I0_O)        0.053    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.407    -0.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X439Y310       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X439Y310       FDPE (Recov_fdpe_C_PRE)     -0.217    17.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                 18.072    

Slack (MET) :             18.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.322ns (21.143%)  route 1.201ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.477    -1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X438Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y311       FDPE (Prop_fdpe_C_Q)         0.269    -1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.794    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X438Y310       LUT2 (Prop_lut2_I0_O)        0.053    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.407    -0.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X439Y310       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X439Y310       FDPE (Recov_fdpe_C_PRE)     -0.217    17.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                 18.072    

Slack (MET) :             18.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.322ns (21.143%)  route 1.201ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.477    -1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X438Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y311       FDPE (Prop_fdpe_C_Q)         0.269    -1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.794    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X438Y310       LUT2 (Prop_lut2_I0_O)        0.053    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.407    -0.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X439Y310       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X439Y310       FDPE (Recov_fdpe_C_PRE)     -0.217    17.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                 18.072    

Slack (MET) :             18.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.308ns (21.677%)  route 1.113ns (78.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.479    -1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLR Crossing[3->2]   
    SLICE_X440Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X440Y308       FDRE (Prop_fdre_C_Q)         0.308    -1.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.113    -0.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X450Y306       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X450Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.327    18.200    
                         clock uncertainty           -0.168    18.033    
    SLICE_X450Y306       FDPE (Recov_fdpe_C_PRE)     -0.217    17.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         17.816    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                 18.171    

Slack (MET) :             18.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.308ns (21.677%)  route 1.113ns (78.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.479    -1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLR Crossing[3->2]   
    SLICE_X440Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X440Y308       FDRE (Prop_fdre_C_Q)         0.308    -1.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.113    -0.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X450Y306       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X450Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.327    18.200    
                         clock uncertainty           -0.168    18.033    
    SLICE_X450Y306       FDPE (Recov_fdpe_C_PRE)     -0.217    17.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         17.816    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                 18.171    

Slack (MET) :             18.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.269ns (22.045%)  route 0.951ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.476    -1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[3->2]   
    SLICE_X435Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X435Y311       FDRE (Prop_fdre_C_Q)         0.269    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.951    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X437Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[3->2]   
    SLICE_X437Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X437Y306       FDCE (Recov_fdce_C_CLR)     -0.255    17.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         17.779    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                 18.338    

Slack (MET) :             18.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.269ns (22.045%)  route 0.951ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.476    -1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[3->2]   
    SLICE_X435Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X435Y311       FDRE (Prop_fdre_C_Q)         0.269    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.951    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X437Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[3->2]   
    SLICE_X437Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X437Y306       FDCE (Recov_fdce_C_CLR)     -0.255    17.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         17.779    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                 18.338    

Slack (MET) :             18.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.269ns (22.045%)  route 0.951ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.476    -1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[3->2]   
    SLICE_X435Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X435Y311       FDRE (Prop_fdre_C_Q)         0.269    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.951    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X437Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[3->2]   
    SLICE_X437Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X437Y306       FDCE (Recov_fdce_C_CLR)     -0.255    17.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.779    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                 18.338    

Slack (MET) :             18.372ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.322ns (26.368%)  route 0.899ns (73.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.481    -1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X449Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y306       FDPE (Prop_fdpe_C_Q)         0.269    -1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.468    -1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X448Y306       LUT2 (Prop_lut2_I0_O)        0.053    -0.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.431    -0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X447Y305       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.324    18.203    
                         clock uncertainty           -0.168    18.036    
    SLICE_X447Y305       FDPE (Recov_fdpe_C_PRE)     -0.217    17.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.819    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                 18.372    

Slack (MET) :             18.372ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.322ns (26.368%)  route 0.899ns (73.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.481    -1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X449Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y306       FDPE (Prop_fdpe_C_Q)         0.269    -1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.468    -1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X448Y306       LUT2 (Prop_lut2_I0_O)        0.053    -0.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.431    -0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X447Y305       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.324    18.203    
                         clock uncertainty           -0.168    18.036    
    SLICE_X447Y305       FDPE (Recov_fdpe_C_PRE)     -0.217    17.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.819    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                 18.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.298%)  route 0.103ns (50.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.958    -0.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X439Y310       FDPE (Prop_fdpe_C_Q)         0.100    -0.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103    -0.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X440Y310       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.246    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[3->2]   
    SLICE_X440Y310       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.015    -0.269    
    SLICE_X440Y310       FDCE (Remov_fdce_C_CLR)     -0.050    -0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.455%)  route 0.160ns (61.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.160    -0.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X447Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.015    -0.266    
    SLICE_X447Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.322ns (21.143%)  route 1.201ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.477    -1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X438Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y311       FDPE (Prop_fdpe_C_Q)         0.269    -1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.794    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X438Y310       LUT2 (Prop_lut2_I0_O)        0.053    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.407    -0.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X439Y310       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X439Y310       FDPE (Recov_fdpe_C_PRE)     -0.217    17.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                 18.072    

Slack (MET) :             18.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.322ns (21.143%)  route 1.201ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.477    -1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X438Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y311       FDPE (Prop_fdpe_C_Q)         0.269    -1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.794    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X438Y310       LUT2 (Prop_lut2_I0_O)        0.053    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.407    -0.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X439Y310       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X439Y310       FDPE (Recov_fdpe_C_PRE)     -0.217    17.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                 18.072    

Slack (MET) :             18.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.322ns (21.143%)  route 1.201ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.477    -1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X438Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y311       FDPE (Prop_fdpe_C_Q)         0.269    -1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.794    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X438Y310       LUT2 (Prop_lut2_I0_O)        0.053    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.407    -0.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X439Y310       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X439Y310       FDPE (Recov_fdpe_C_PRE)     -0.217    17.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                 18.072    

Slack (MET) :             18.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.308ns (21.677%)  route 1.113ns (78.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.479    -1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLR Crossing[3->2]   
    SLICE_X440Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X440Y308       FDRE (Prop_fdre_C_Q)         0.308    -1.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.113    -0.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X450Y306       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X450Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.327    18.200    
                         clock uncertainty           -0.168    18.033    
    SLICE_X450Y306       FDPE (Recov_fdpe_C_PRE)     -0.217    17.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         17.816    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                 18.171    

Slack (MET) :             18.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.308ns (21.677%)  route 1.113ns (78.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.479    -1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLR Crossing[3->2]   
    SLICE_X440Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X440Y308       FDRE (Prop_fdre_C_Q)         0.308    -1.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.113    -0.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X450Y306       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X450Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.327    18.200    
                         clock uncertainty           -0.168    18.033    
    SLICE_X450Y306       FDPE (Recov_fdpe_C_PRE)     -0.217    17.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         17.816    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                 18.171    

Slack (MET) :             18.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.269ns (22.045%)  route 0.951ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.476    -1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[3->2]   
    SLICE_X435Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X435Y311       FDRE (Prop_fdre_C_Q)         0.269    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.951    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X437Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[3->2]   
    SLICE_X437Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X437Y306       FDCE (Recov_fdce_C_CLR)     -0.255    17.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         17.779    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                 18.338    

Slack (MET) :             18.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.269ns (22.045%)  route 0.951ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.476    -1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[3->2]   
    SLICE_X435Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X435Y311       FDRE (Prop_fdre_C_Q)         0.269    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.951    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X437Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[3->2]   
    SLICE_X437Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X437Y306       FDCE (Recov_fdce_C_CLR)     -0.255    17.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         17.779    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                 18.338    

Slack (MET) :             18.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.269ns (22.045%)  route 0.951ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.476    -1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[3->2]   
    SLICE_X435Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X435Y311       FDRE (Prop_fdre_C_Q)         0.269    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.951    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X437Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[3->2]   
    SLICE_X437Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X437Y306       FDCE (Recov_fdce_C_CLR)     -0.255    17.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.779    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                 18.338    

Slack (MET) :             18.372ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.322ns (26.368%)  route 0.899ns (73.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.481    -1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X449Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y306       FDPE (Prop_fdpe_C_Q)         0.269    -1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.468    -1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X448Y306       LUT2 (Prop_lut2_I0_O)        0.053    -0.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.431    -0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X447Y305       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.324    18.203    
                         clock uncertainty           -0.168    18.036    
    SLICE_X447Y305       FDPE (Recov_fdpe_C_PRE)     -0.217    17.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.819    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                 18.372    

Slack (MET) :             18.372ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.322ns (26.368%)  route 0.899ns (73.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.481    -1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X449Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y306       FDPE (Prop_fdpe_C_Q)         0.269    -1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.468    -1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X448Y306       LUT2 (Prop_lut2_I0_O)        0.053    -0.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.431    -0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X447Y305       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.324    18.203    
                         clock uncertainty           -0.168    18.036    
    SLICE_X447Y305       FDPE (Recov_fdpe_C_PRE)     -0.217    17.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.819    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                 18.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.298%)  route 0.103ns (50.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.958    -0.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X439Y310       FDPE (Prop_fdpe_C_Q)         0.100    -0.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103    -0.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X440Y310       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.246    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[3->2]   
    SLICE_X440Y310       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.015    -0.269    
                         clock uncertainty            0.168    -0.101    
    SLICE_X440Y310       FDCE (Remov_fdce_C_CLR)     -0.050    -0.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.455%)  route 0.160ns (61.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.160    -0.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X447Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.015    -0.266    
                         clock uncertainty            0.168    -0.098    
    SLICE_X447Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.322ns (21.143%)  route 1.201ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.477    -1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X438Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y311       FDPE (Prop_fdpe_C_Q)         0.269    -1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.794    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X438Y310       LUT2 (Prop_lut2_I0_O)        0.053    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.407    -0.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X439Y310       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X439Y310       FDPE (Recov_fdpe_C_PRE)     -0.217    17.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                 18.072    

Slack (MET) :             18.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.322ns (21.143%)  route 1.201ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.477    -1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X438Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y311       FDPE (Prop_fdpe_C_Q)         0.269    -1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.794    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X438Y310       LUT2 (Prop_lut2_I0_O)        0.053    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.407    -0.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X439Y310       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X439Y310       FDPE (Recov_fdpe_C_PRE)     -0.217    17.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                 18.072    

Slack (MET) :             18.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.322ns (21.143%)  route 1.201ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.477    -1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X438Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y311       FDPE (Prop_fdpe_C_Q)         0.269    -1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.794    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X438Y310       LUT2 (Prop_lut2_I0_O)        0.053    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.407    -0.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X439Y310       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X439Y310       FDPE (Recov_fdpe_C_PRE)     -0.217    17.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                 18.072    

Slack (MET) :             18.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.308ns (21.677%)  route 1.113ns (78.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.479    -1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLR Crossing[3->2]   
    SLICE_X440Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X440Y308       FDRE (Prop_fdre_C_Q)         0.308    -1.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.113    -0.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X450Y306       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X450Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.327    18.200    
                         clock uncertainty           -0.168    18.033    
    SLICE_X450Y306       FDPE (Recov_fdpe_C_PRE)     -0.217    17.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         17.816    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                 18.171    

Slack (MET) :             18.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.308ns (21.677%)  route 1.113ns (78.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.479    -1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLR Crossing[3->2]   
    SLICE_X440Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X440Y308       FDRE (Prop_fdre_C_Q)         0.308    -1.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.113    -0.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X450Y306       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X450Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.327    18.200    
                         clock uncertainty           -0.168    18.033    
    SLICE_X450Y306       FDPE (Recov_fdpe_C_PRE)     -0.217    17.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         17.816    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                 18.171    

Slack (MET) :             18.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.269ns (22.045%)  route 0.951ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.476    -1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[3->2]   
    SLICE_X435Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X435Y311       FDRE (Prop_fdre_C_Q)         0.269    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.951    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X437Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[3->2]   
    SLICE_X437Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X437Y306       FDCE (Recov_fdce_C_CLR)     -0.255    17.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         17.779    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                 18.338    

Slack (MET) :             18.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.269ns (22.045%)  route 0.951ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.476    -1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[3->2]   
    SLICE_X435Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X435Y311       FDRE (Prop_fdre_C_Q)         0.269    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.951    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X437Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[3->2]   
    SLICE_X437Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X437Y306       FDCE (Recov_fdce_C_CLR)     -0.255    17.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         17.779    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                 18.338    

Slack (MET) :             18.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.269ns (22.045%)  route 0.951ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.476    -1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[3->2]   
    SLICE_X435Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X435Y311       FDRE (Prop_fdre_C_Q)         0.269    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.951    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X437Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[3->2]   
    SLICE_X437Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.168    18.034    
    SLICE_X437Y306       FDCE (Recov_fdce_C_CLR)     -0.255    17.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.779    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                 18.338    

Slack (MET) :             18.372ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.322ns (26.368%)  route 0.899ns (73.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.481    -1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X449Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y306       FDPE (Prop_fdpe_C_Q)         0.269    -1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.468    -1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X448Y306       LUT2 (Prop_lut2_I0_O)        0.053    -0.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.431    -0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X447Y305       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.324    18.203    
                         clock uncertainty           -0.168    18.036    
    SLICE_X447Y305       FDPE (Recov_fdpe_C_PRE)     -0.217    17.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.819    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                 18.372    

Slack (MET) :             18.372ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.322ns (26.368%)  route 0.899ns (73.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.481    -1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X449Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y306       FDPE (Prop_fdpe_C_Q)         0.269    -1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.468    -1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X448Y306       LUT2 (Prop_lut2_I0_O)        0.053    -0.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.431    -0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X447Y305       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.324    18.203    
                         clock uncertainty           -0.168    18.036    
    SLICE_X447Y305       FDPE (Recov_fdpe_C_PRE)     -0.217    17.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.819    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                 18.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.298%)  route 0.103ns (50.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.958    -0.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X439Y310       FDPE (Prop_fdpe_C_Q)         0.100    -0.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103    -0.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X440Y310       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.246    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[3->2]   
    SLICE_X440Y310       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.015    -0.269    
                         clock uncertainty            0.168    -0.101    
    SLICE_X440Y310       FDCE (Remov_fdce_C_CLR)     -0.050    -0.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.037    -0.244    
                         clock uncertainty            0.168    -0.076    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.455%)  route 0.160ns (61.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.160    -0.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X447Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.015    -0.266    
                         clock uncertainty            0.168    -0.098    
    SLICE_X447Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.322ns (21.143%)  route 1.201ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.477    -1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X438Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y311       FDPE (Prop_fdpe_C_Q)         0.269    -1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.794    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X438Y310       LUT2 (Prop_lut2_I0_O)        0.053    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.407    -0.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X439Y310       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.151    18.050    
    SLICE_X439Y310       FDPE (Recov_fdpe_C_PRE)     -0.217    17.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.833    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                 18.089    

Slack (MET) :             18.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.322ns (21.143%)  route 1.201ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.477    -1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X438Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y311       FDPE (Prop_fdpe_C_Q)         0.269    -1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.794    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X438Y310       LUT2 (Prop_lut2_I0_O)        0.053    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.407    -0.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X439Y310       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.151    18.050    
    SLICE_X439Y310       FDPE (Recov_fdpe_C_PRE)     -0.217    17.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.833    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                 18.089    

Slack (MET) :             18.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.322ns (21.143%)  route 1.201ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.477    -1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X438Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y311       FDPE (Prop_fdpe_C_Q)         0.269    -1.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.794    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X438Y310       LUT2 (Prop_lut2_I0_O)        0.053    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.407    -0.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X439Y310       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.151    18.050    
    SLICE_X439Y310       FDPE (Recov_fdpe_C_PRE)     -0.217    17.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.833    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                 18.089    

Slack (MET) :             18.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.308ns (21.677%)  route 1.113ns (78.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.479    -1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLR Crossing[3->2]   
    SLICE_X440Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X440Y308       FDRE (Prop_fdre_C_Q)         0.308    -1.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.113    -0.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X450Y306       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X450Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.327    18.200    
                         clock uncertainty           -0.151    18.049    
    SLICE_X450Y306       FDPE (Recov_fdpe_C_PRE)     -0.217    17.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         17.832    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                 18.188    

Slack (MET) :             18.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.308ns (21.677%)  route 1.113ns (78.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.479    -1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLR Crossing[3->2]   
    SLICE_X440Y308       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X440Y308       FDRE (Prop_fdre_C_Q)         0.308    -1.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.113    -0.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X450Y306       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X450Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.327    18.200    
                         clock uncertainty           -0.151    18.049    
    SLICE_X450Y306       FDPE (Recov_fdpe_C_PRE)     -0.217    17.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         17.832    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                 18.188    

Slack (MET) :             18.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.269ns (22.045%)  route 0.951ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.476    -1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[3->2]   
    SLICE_X435Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X435Y311       FDRE (Prop_fdre_C_Q)         0.269    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.951    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X437Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[3->2]   
    SLICE_X437Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.151    18.050    
    SLICE_X437Y306       FDCE (Recov_fdce_C_CLR)     -0.255    17.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         17.795    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                 18.355    

Slack (MET) :             18.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.269ns (22.045%)  route 0.951ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.476    -1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[3->2]   
    SLICE_X435Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X435Y311       FDRE (Prop_fdre_C_Q)         0.269    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.951    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X437Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[3->2]   
    SLICE_X437Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.151    18.050    
    SLICE_X437Y306       FDCE (Recov_fdce_C_CLR)     -0.255    17.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         17.795    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                 18.355    

Slack (MET) :             18.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.269ns (22.045%)  route 0.951ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.476    -1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[3->2]   
    SLICE_X435Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X435Y311       FDRE (Prop_fdre_C_Q)         0.269    -1.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.951    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X437Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.331    18.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[3->2]   
    SLICE_X437Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.323    18.201    
                         clock uncertainty           -0.151    18.050    
    SLICE_X437Y306       FDCE (Recov_fdce_C_CLR)     -0.255    17.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.795    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                 18.355    

Slack (MET) :             18.389ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.322ns (26.368%)  route 0.899ns (73.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.481    -1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X449Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y306       FDPE (Prop_fdpe_C_Q)         0.269    -1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.468    -1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X448Y306       LUT2 (Prop_lut2_I0_O)        0.053    -0.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.431    -0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X447Y305       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.324    18.203    
                         clock uncertainty           -0.151    18.052    
    SLICE_X447Y305       FDPE (Recov_fdpe_C_PRE)     -0.217    17.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.835    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                 18.389    

Slack (MET) :             18.389ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.322ns (26.368%)  route 0.899ns (73.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.728     0.728 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     1.981    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.064    -6.083 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.707    -4.376    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -4.256 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.481    -1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X449Y306       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y306       FDPE (Prop_fdpe_C_Q)         0.269    -1.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.468    -1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X448Y306       LUT2 (Prop_lut2_I0_O)        0.053    -0.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.431    -0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X447Y305       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    D15                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.603    20.603 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.170    21.773    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    14.457 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.623    16.080    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113    16.193 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        2.334    18.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.324    18.203    
                         clock uncertainty           -0.151    18.052    
    SLICE_X447Y305       FDPE (Recov_fdpe_C_PRE)     -0.217    17.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.835    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                 18.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.298%)  route 0.103ns (50.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.958    -0.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[3->2]   
    SLICE_X439Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X439Y310       FDPE (Prop_fdpe_C_Q)         0.100    -0.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103    -0.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X440Y310       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.246    -0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[3->2]   
    SLICE_X440Y310       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.015    -0.269    
    SLICE_X440Y310       FDCE (Remov_fdce_C_CLR)     -0.050    -0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X445Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X445Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.037    -0.244    
    SLICE_X445Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.455%)  route 0.160ns (61.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.129     0.129 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.632    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.524    -1.892 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -1.267    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        0.961    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y305       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X447Y305       FDPE (Prop_fdpe_C_Q)         0.100    -0.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.160    -0.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X447Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    D15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.849    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y10      PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.102    -2.253 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.560    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.530 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=3348, routed)        1.249    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[3->2]   
    SLICE_X447Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.015    -0.266    
    SLICE_X447Y306       FDCE (Remov_fdce_C_CLR)     -0.069    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.452ns (10.608%)  route 3.809ns (89.392%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 37.594 - 33.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.594ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.256     5.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X429Y297       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y297       FDRE (Prop_fdre_C_Q)         0.246     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.364     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X428Y293       LUT4 (Prop_lut4_I0_O)        0.153     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.823     9.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLR Crossing[1->2]   
    SLICE_X428Y308       LUT1 (Prop_lut1_I0_O)        0.053     9.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X430Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.213    37.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X430Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.973    38.567    
                         inter-SLR compensation      -0.245    38.322    
                         clock uncertainty           -0.035    38.286    
    SLICE_X430Y306       FDCE (Recov_fdce_C_CLR)     -0.255    38.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 28.298    

Slack (MET) :             28.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.452ns (10.608%)  route 3.809ns (89.392%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 37.594 - 33.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.594ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.256     5.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X429Y297       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y297       FDRE (Prop_fdre_C_Q)         0.246     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.364     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X428Y293       LUT4 (Prop_lut4_I0_O)        0.153     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.823     9.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLR Crossing[1->2]   
    SLICE_X428Y308       LUT1 (Prop_lut1_I0_O)        0.053     9.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X430Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.213    37.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X430Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.973    38.567    
                         inter-SLR compensation      -0.245    38.322    
                         clock uncertainty           -0.035    38.286    
    SLICE_X430Y306       FDCE (Recov_fdce_C_CLR)     -0.255    38.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 28.298    

Slack (MET) :             28.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.452ns (10.608%)  route 3.809ns (89.392%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 37.594 - 33.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.594ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.256     5.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X429Y297       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y297       FDRE (Prop_fdre_C_Q)         0.246     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.364     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X428Y293       LUT4 (Prop_lut4_I0_O)        0.153     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.823     9.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLR Crossing[1->2]   
    SLICE_X428Y308       LUT1 (Prop_lut1_I0_O)        0.053     9.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X430Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.213    37.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X430Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.973    38.567    
                         inter-SLR compensation      -0.245    38.322    
                         clock uncertainty           -0.035    38.286    
    SLICE_X430Y306       FDCE (Recov_fdce_C_CLR)     -0.255    38.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 28.298    

Slack (MET) :             28.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.452ns (10.608%)  route 3.809ns (89.392%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 37.594 - 33.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.594ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.256     5.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X429Y297       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y297       FDRE (Prop_fdre_C_Q)         0.246     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.364     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X428Y293       LUT4 (Prop_lut4_I0_O)        0.153     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.823     9.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLR Crossing[1->2]   
    SLICE_X428Y308       LUT1 (Prop_lut1_I0_O)        0.053     9.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X430Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.213    37.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X430Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.973    38.567    
                         inter-SLR compensation      -0.245    38.322    
                         clock uncertainty           -0.035    38.286    
    SLICE_X430Y306       FDCE (Recov_fdce_C_CLR)     -0.255    38.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 28.298    

Slack (MET) :             28.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.452ns (10.608%)  route 3.809ns (89.392%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 37.594 - 33.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.594ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.256     5.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X429Y297       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y297       FDRE (Prop_fdre_C_Q)         0.246     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.364     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X428Y293       LUT4 (Prop_lut4_I0_O)        0.153     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.823     9.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLR Crossing[1->2]   
    SLICE_X428Y308       LUT1 (Prop_lut1_I0_O)        0.053     9.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X430Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.213    37.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X430Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.973    38.567    
                         inter-SLR compensation      -0.245    38.322    
                         clock uncertainty           -0.035    38.286    
    SLICE_X430Y306       FDCE (Recov_fdce_C_CLR)     -0.255    38.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 28.298    

Slack (MET) :             28.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.452ns (10.608%)  route 3.809ns (89.392%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 37.594 - 33.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.594ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.256     5.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X429Y297       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y297       FDRE (Prop_fdre_C_Q)         0.246     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.364     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X428Y293       LUT4 (Prop_lut4_I0_O)        0.153     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.823     9.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLR Crossing[1->2]   
    SLICE_X428Y308       LUT1 (Prop_lut1_I0_O)        0.053     9.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X430Y306       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.213    37.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X430Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.973    38.567    
                         inter-SLR compensation      -0.245    38.322    
                         clock uncertainty           -0.035    38.286    
    SLICE_X430Y306       FDCE (Recov_fdce_C_CLR)     -0.255    38.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 28.298    

Slack (MET) :             28.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.452ns (10.863%)  route 3.709ns (89.137%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 37.594 - 33.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.594ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.256     5.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X429Y297       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y297       FDRE (Prop_fdre_C_Q)         0.246     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.364     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X428Y293       LUT4 (Prop_lut4_I0_O)        0.153     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.823     9.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLR Crossing[1->2]   
    SLICE_X428Y308       LUT1 (Prop_lut1_I0_O)        0.053     9.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.522     9.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X430Y307       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.213    37.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X430Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.973    38.567    
                         inter-SLR compensation      -0.245    38.322    
                         clock uncertainty           -0.035    38.286    
    SLICE_X430Y307       FDCE (Recov_fdce_C_CLR)     -0.255    38.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 28.398    

Slack (MET) :             28.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.452ns (10.863%)  route 3.709ns (89.137%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 37.594 - 33.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.594ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.256     5.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X429Y297       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y297       FDRE (Prop_fdre_C_Q)         0.246     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.364     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X428Y293       LUT4 (Prop_lut4_I0_O)        0.153     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.823     9.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLR Crossing[1->2]   
    SLICE_X428Y308       LUT1 (Prop_lut1_I0_O)        0.053     9.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.522     9.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X430Y307       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.213    37.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X430Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.973    38.567    
                         inter-SLR compensation      -0.245    38.322    
                         clock uncertainty           -0.035    38.286    
    SLICE_X430Y307       FDCE (Recov_fdce_C_CLR)     -0.255    38.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 28.398    

Slack (MET) :             28.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.452ns (10.863%)  route 3.709ns (89.137%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 37.594 - 33.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.594ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.256     5.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X429Y297       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y297       FDRE (Prop_fdre_C_Q)         0.246     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.364     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X428Y293       LUT4 (Prop_lut4_I0_O)        0.153     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.823     9.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLR Crossing[1->2]   
    SLICE_X428Y308       LUT1 (Prop_lut1_I0_O)        0.053     9.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.522     9.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X430Y307       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.213    37.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X430Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.973    38.567    
                         inter-SLR compensation      -0.245    38.322    
                         clock uncertainty           -0.035    38.286    
    SLICE_X430Y307       FDCE (Recov_fdce_C_CLR)     -0.255    38.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 28.398    

Slack (MET) :             28.640ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.452ns (11.537%)  route 3.466ns (88.463%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 37.593 - 33.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.245ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.593ns
    Common Clock Delay      (CCD):    2.961ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.097     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.256     5.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X429Y297       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y297       FDRE (Prop_fdre_C_Q)         0.246     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.364     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X428Y293       LUT4 (Prop_lut4_I0_O)        0.153     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.823     9.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLR Crossing[1->2]   
    SLICE_X428Y308       LUT1 (Prop_lut1_I0_O)        0.053     9.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.278     9.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X429Y307       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.268    35.268    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    35.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         2.212    37.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->2]   
    SLICE_X429Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.973    38.566    
                         inter-SLR compensation      -0.245    38.321    
                         clock uncertainty           -0.035    38.286    
    SLICE_X429Y307       FDCE (Recov_fdce_C_CLR)     -0.255    38.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                 28.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.146%)  route 0.127ns (55.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->2]   
    SLICE_X449Y307       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y307       FDPE (Prop_fdpe_C_Q)         0.100     2.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     2.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X446Y307       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLR Crossing[0->2]   
    SLICE_X446Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.700     2.284    
    SLICE_X446Y307       FDCE (Remov_fdce_C_CLR)     -0.069     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.146%)  route 0.127ns (55.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->2]   
    SLICE_X449Y307       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y307       FDPE (Prop_fdpe_C_Q)         0.100     2.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     2.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X446Y307       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLR Crossing[0->2]   
    SLICE_X446Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.700     2.284    
    SLICE_X446Y307       FDCE (Remov_fdce_C_CLR)     -0.069     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.146%)  route 0.127ns (55.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->2]   
    SLICE_X449Y307       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y307       FDPE (Prop_fdpe_C_Q)         0.100     2.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     2.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X446Y307       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[0->2]   
    SLICE_X446Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.700     2.284    
    SLICE_X446Y307       FDCE (Remov_fdce_C_CLR)     -0.069     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.146%)  route 0.127ns (55.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->2]   
    SLICE_X449Y307       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y307       FDPE (Prop_fdpe_C_Q)         0.100     2.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     2.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X446Y307       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[0->2]   
    SLICE_X446Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.700     2.284    
    SLICE_X446Y307       FDCE (Remov_fdce_C_CLR)     -0.069     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.146%)  route 0.127ns (55.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->2]   
    SLICE_X449Y307       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y307       FDPE (Prop_fdpe_C_Q)         0.100     2.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     2.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X446Y307       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLR Crossing[0->2]   
    SLICE_X446Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.700     2.284    
    SLICE_X446Y307       FDCE (Remov_fdce_C_CLR)     -0.069     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.416%)  route 0.154ns (60.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->2]   
    SLICE_X449Y307       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y307       FDPE (Prop_fdpe_C_Q)         0.100     2.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.154     2.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X449Y308       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLR Crossing[0->2]   
    SLICE_X449Y308       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.700     2.284    
    SLICE_X449Y308       FDCE (Remov_fdce_C_CLR)     -0.069     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.416%)  route 0.154ns (60.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->2]   
    SLICE_X449Y307       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y307       FDPE (Prop_fdpe_C_Q)         0.100     2.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.154     2.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X449Y308       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLR Crossing[0->2]   
    SLICE_X449Y308       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.700     2.284    
    SLICE_X449Y308       FDCE (Remov_fdce_C_CLR)     -0.069     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.416%)  route 0.154ns (60.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->2]   
    SLICE_X449Y307       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y307       FDPE (Prop_fdpe_C_Q)         0.100     2.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.154     2.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X449Y308       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLR Crossing[0->2]   
    SLICE_X449Y308       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.700     2.284    
    SLICE_X449Y308       FDCE (Remov_fdce_C_CLR)     -0.069     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.100ns (36.287%)  route 0.176ns (63.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->2]   
    SLICE_X449Y307       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y307       FDPE (Prop_fdpe_C_Q)         0.100     2.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X448Y308       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLR Crossing[0->2]   
    SLICE_X448Y308       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.700     2.284    
    SLICE_X448Y308       FDCE (Remov_fdce_C_CLR)     -0.050     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.100ns (36.287%)  route 0.176ns (63.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.153     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->2]   
    SLICE_X449Y307       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X449Y307       FDPE (Prop_fdpe_C_Q)         0.100     2.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X448Y308       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.576     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLR Crossing[0->2]   
    SLICE_X448Y308       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.700     2.284    
    SLICE_X448Y308       FDCE (Remov_fdce_C_CLR)     -0.050     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.312    





