// Seed: 2148389006
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output supply1 id_2,
    output tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    input tri id_7,
    input wire id_8,
    output logic id_9
    , id_14,
    output tri1 id_10,
    output uwire id_11,
    output tri0 id_12
);
  assign id_1 = id_4;
  always @(negedge -1 ^ id_4) id_9 <= -1'd0 == 'h0;
endmodule
module module_1 (
    inout tri0 id_0,
    input wire id_1,
    output tri id_2,
    input wand id_3,
    output logic id_4,
    output tri0 id_5,
    input uwire id_6,
    output tri0 id_7,
    output supply0 id_8,
    output uwire id_9,
    input wand id_10,
    input supply0 id_11,
    input tri1 id_12,
    output tri id_13
    , id_15
);
  always @(posedge -1 == -1 or posedge id_1) id_4 <= 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_9,
      id_13,
      id_1,
      id_0,
      id_0,
      id_11,
      id_1,
      id_4,
      id_9,
      id_7,
      id_7
  );
endmodule
