
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003372                       # Number of seconds simulated
sim_ticks                                  3372093018                       # Number of ticks simulated
final_tick                               574875016137                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 311902                       # Simulator instruction rate (inst/s)
host_op_rate                                   401459                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 244890                       # Simulator tick rate (ticks/s)
host_mem_usage                               16952832                       # Number of bytes of host memory used
host_seconds                                 13769.85                       # Real time elapsed on the host
sim_insts                                  4294851152                       # Number of instructions simulated
sim_ops                                    5528038578                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       136960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       157696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        20736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        37504                       # Number of bytes read from this memory
system.physmem.bytes_read::total               359936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       148992                       # Number of bytes written to this memory
system.physmem.bytes_written::total            148992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1070                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1232                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          162                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          293                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2812                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1164                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1164                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       569379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     40615724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       493462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46765021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       531421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6149297                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       493462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11121876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               106739642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       569379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       493462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       531421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       493462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2087724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44183835                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44183835                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44183835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       569379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     40615724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       493462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46765021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       531421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6149297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       493462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11121876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              150923476                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8086555                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2872674                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509169                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185859                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1416717                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374244                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207855                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5796                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3386605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15976872                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2872674                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582099                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3290966                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908614                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        397023                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669693                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74513                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7796325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.361460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4505359     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164157      2.11%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298370      3.83%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281239      3.61%     67.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456618      5.86%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          477202      6.12%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114184      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85061      1.09%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414135     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7796325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355241                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.975733                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3494884                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       385002                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182540                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12885                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721004                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313696                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          722                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17882855                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1299                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721004                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3643399                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         142263                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44055                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045227                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       200368                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17399074                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69008                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79935                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23114722                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79214986                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79214986                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913015                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8201702                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2052                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           542241                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2666655                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582235                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9961                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       227662                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16444865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13839339                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18686                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5021232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13768491                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7796325                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.775111                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838753                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2731862     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1438235     18.45%     53.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1273575     16.34%     69.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       771840      9.90%     79.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       803158     10.30%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472744      6.06%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210697      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55812      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38402      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7796325                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54703     66.30%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17794     21.57%     87.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10014     12.14%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10862021     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109457      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374085     17.15%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492776      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13839339                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.711401                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82511                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005962                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35576200                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21468152                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13377048                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13921850                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34123                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       781704                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143294                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721004                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          86851                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5448                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16446869                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19972                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2666655                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582235                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3078                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       109956                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208183                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13574271                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2278627                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265068                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2759437                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048348                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480810                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.678622                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13392686                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13377048                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8217374                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20104797                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.654233                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408727                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371777                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5075178                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186151                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7075321                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607245                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307410                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3279109     46.35%     46.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493397     21.11%     67.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833050     11.77%     79.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283429      4.01%     83.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       273744      3.87%     87.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115395      1.63%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299205      4.23%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89124      1.26%     94.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       408868      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7075321                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371777                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931215                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       408868                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23113408                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33615515                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2678                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 290230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371777                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.808655                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.808655                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.236621                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.236621                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62763575                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17548707                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18398816                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8086555                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2856227                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2321806                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196230                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1169632                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1108755                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          299900                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8417                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2857849                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15823111                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2856227                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1408655                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3477777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1051397                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        671379                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1399477                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84110                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7857860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.489070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4380083     55.74%     55.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          304579      3.88%     59.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          246357      3.14%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          597680      7.61%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          163094      2.08%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          208146      2.65%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151764      1.93%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84512      1.08%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1721645     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7857860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353207                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.956718                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2990850                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       654992                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3342197                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23236                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        846580                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       486953                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4327                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18916665                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9391                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        846580                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3211448                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         133429                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       196841                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3139664                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       329893                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18244313                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2812                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135981                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       103169                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          243                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25532717                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85155100                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85155100                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15599402                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9933315                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3819                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2183                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           910390                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1706469                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       866795                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13997                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       274874                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17242435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3673                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13667859                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28572                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5992436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18329223                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          649                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7857860                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.739387                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885466                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2794018     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1670157     21.25%     56.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1092871     13.91%     70.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       809486     10.30%     81.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       696172      8.86%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       361567      4.60%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       309805      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        58123      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65661      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7857860                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79997     70.76%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16866     14.92%     85.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16197     14.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11389508     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193831      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1511      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1354988      9.91%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       728021      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13667859                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.690196                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             113061                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008272                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35335211                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23238608                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13317345                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13780920                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        51235                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       679812                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          277                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       224792                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        846580                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61623                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7621                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17246109                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1706469                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       866795                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2161                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6796                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115147                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227505                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13449581                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1272629                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       218278                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1981039                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1898191                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            708410                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.663203                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13326398                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13317345                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8676062                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24505597                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.646850                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354044                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9138450                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11222861                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6023327                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3024                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       196248                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7011280                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.600686                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.132322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2784387     39.71%     39.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1918110     27.36%     67.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       778933     11.11%     78.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       438290      6.25%     84.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       358043      5.11%     89.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       144644      2.06%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173725      2.48%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86911      1.24%     95.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       328237      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7011280                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9138450                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11222861                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1668660                       # Number of memory references committed
system.switch_cpus1.commit.loads              1026657                       # Number of loads committed
system.switch_cpus1.commit.membars               1512                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1612504                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10112204                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       228469                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       328237                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23929231                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35339578                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 228695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9138450                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11222861                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9138450                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.884893                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.884893                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.130079                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.130079                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60492961                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18403627                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17450213                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3024                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8086555                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2996602                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2444176                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201533                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1256070                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1165498                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          321591                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8915                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2994337                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16460072                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2996602                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1487089                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3650158                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1068210                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        487300                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1477630                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97374                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7996078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.550401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4345920     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          240770      3.01%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          447294      5.59%     62.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          449498      5.62%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          277666      3.47%     72.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          223936      2.80%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          139396      1.74%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          130153      1.63%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1741445     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7996078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370566                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.035486                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3123636                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       481612                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3505115                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21751                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        863963                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       505822                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19732766                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        863963                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3351670                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          95496                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        75920                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3294557                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       314468                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19019136                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        130828                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        96313                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26728903                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88697384                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88697384                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16463132                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10265752                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3360                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1620                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           880698                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1758078                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       893230                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11567                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       294855                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17920073                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14252996                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28245                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6090809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18626001                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      7996078                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.782498                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896888                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2732730     34.18%     34.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1744387     21.82%     55.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1144680     14.32%     70.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       753746      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       796446      9.96%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       380354      4.76%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       305401      3.82%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        68621      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69713      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7996078                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          88760     72.56%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16745     13.69%     86.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16813     13.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11922870     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       191325      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1620      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1378989      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       758192      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14252996                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.762555                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             122318                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008582                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36652633                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24014157                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13923701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14375314                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        45026                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       685000                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       213464                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        863963                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          48582                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8671                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17923320                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        36184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1758078                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       893230                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1620                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6845                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112283                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237833                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14061614                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1314663                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       191382                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2054682                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1993160                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            740019                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738888                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13928246                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13923701                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8870081                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25454198                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.721833                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348472                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9587819                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11805162                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6118213                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203704                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7132115                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655212                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149294                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2699667     37.85%     37.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2001976     28.07%     65.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       832347     11.67%     77.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       414296      5.81%     83.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       412744      5.79%     89.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166521      2.33%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       167433      2.35%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        89623      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       347508      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7132115                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9587819                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11805162                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1752844                       # Number of memory references committed
system.switch_cpus2.commit.loads              1073078                       # Number of loads committed
system.switch_cpus2.commit.membars               1620                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1703844                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10635567                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       243444                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       347508                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24707982                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36711325                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2980                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  90477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9587819                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11805162                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9587819                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843420                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843420                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.185649                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.185649                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63161927                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19350949                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18133813                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8086555                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2961397                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2409421                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198891                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1224331                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1160863                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          300934                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8779                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3266815                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16170607                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2961397                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1461797                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3392757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1021485                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        484055                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1596037                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        79023                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7962908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.502484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.305417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4570151     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          181512      2.28%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          236221      2.97%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          357369      4.49%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          350275      4.40%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          264652      3.32%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          154013      1.93%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          237171      2.98%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1611544     20.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7962908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366212                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.999690                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3376567                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       474510                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3266759                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25993                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        819077                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       501232                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19331553                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1184                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        819077                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3555611                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          95039                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       118337                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3109577                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       265265                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18761991                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           79                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        114119                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        83908                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     26142373                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87363963                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87363963                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16189574                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9952709                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3944                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2222                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           762985                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1742151                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       918483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17731                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       275624                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17434042                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3758                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14012795                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26537                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5712012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17383439                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          594                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7962908                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.759758                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898479                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2764432     34.72%     34.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1749554     21.97%     56.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1124508     14.12%     70.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       773863      9.72%     80.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       725649      9.11%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       385312      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       284262      3.57%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        84716      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70612      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7962908                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          68428     68.76%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14393     14.46%     83.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16695     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11660694     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       197781      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1581      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1382431      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       770308      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14012795                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.732851                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              99516                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007102                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36114549                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23149889                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13614263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14112311                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47777                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       673880                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          189                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       233861                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        819077                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          54510                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9339                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17437800                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       113542                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1742151                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       918483                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2176                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7112                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120753                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       113302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       234055                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13739582                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1300142                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       273211                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2052182                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1923960                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            752040                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.699065                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13617926                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13614263                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8741666                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24558370                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.683568                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.355955                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9481469                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11653281                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5784504                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       201937                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7143831                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.631237                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154633                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2749014     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2056095     28.78%     67.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       757747     10.61%     77.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       433148      6.06%     83.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       360877      5.05%     88.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       173848      2.43%     91.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       179826      2.52%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        75664      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       357612      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7143831                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9481469                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11653281                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1752893                       # Number of memory references committed
system.switch_cpus3.commit.loads              1068271                       # Number of loads committed
system.switch_cpus3.commit.membars               1582                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1671505                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10503723                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       237792                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       357612                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24224004                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35695174                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2875                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 123647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9481469                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11653281                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9481469                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.852880                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.852880                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.172498                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.172498                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61821004                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18803993                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17859724                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3164                       # number of misc regfile writes
system.l20.replacements                          1085                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          255052                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33853                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.534103                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         5518.716460                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.906327                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   553.097413                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    2                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         26679.279801                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.168418                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.016879                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.814187                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3983                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3983                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1475                       # number of Writeback hits
system.l20.Writeback_hits::total                 1475                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3983                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3983                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3983                       # number of overall hits
system.l20.overall_hits::total                   3983                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1070                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1085                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1070                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1085                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1070                       # number of overall misses
system.l20.overall_misses::total                 1085                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2400767                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    171306942                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      173707709                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2400767                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    171306942                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       173707709                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2400767                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    171306942                       # number of overall miss cycles
system.l20.overall_miss_latency::total      173707709                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5053                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5068                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1475                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1475                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5053                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5068                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5053                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5068                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.211755                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.214088                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.211755                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.214088                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.211755                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.214088                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 160051.133333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160099.945794                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160099.270968                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 160051.133333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160099.945794                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160099.270968                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 160051.133333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160099.945794                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160099.270968                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 306                       # number of writebacks
system.l20.writebacks::total                      306                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1070                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1085                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1070                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1085                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1070                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1085                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2228979                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    159106956                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    161335935                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2228979                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    159106956                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    161335935                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2228979                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    159106956                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    161335935                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.211755                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.214088                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.211755                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.214088                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.211755                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.214088                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 148598.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148698.089720                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148696.714286                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 148598.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148698.089720                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148696.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 148598.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148698.089720                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148696.714286                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1245                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          900558                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34013                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.476876                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6554.348405                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.969133                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   636.272111                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                   71                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25493.410351                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.200023                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000396                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.019417                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002167                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.777997                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         5478                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5478                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2165                       # number of Writeback hits
system.l21.Writeback_hits::total                 2165                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         5478                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5478                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         5478                       # number of overall hits
system.l21.overall_hits::total                   5478                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1232                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1245                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1232                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1245                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1232                       # number of overall misses
system.l21.overall_misses::total                 1245                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2192851                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    216507080                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      218699931                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2192851                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    216507080                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       218699931                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2192851                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    216507080                       # number of overall miss cycles
system.l21.overall_miss_latency::total      218699931                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6710                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6723                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2165                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2165                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6710                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6723                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6710                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6723                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.183607                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.185185                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.183607                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.185185                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.183607                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.185185                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 168680.846154                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 175736.266234                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 175662.595181                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 168680.846154                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 175736.266234                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 175662.595181                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 168680.846154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 175736.266234                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 175662.595181                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 445                       # number of writebacks
system.l21.writebacks::total                      445                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1232                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1245                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1232                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1245                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1232                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1245                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2044002                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    202281198                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    204325200                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2044002                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    202281198                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    204325200                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2044002                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    202281198                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    204325200                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.183607                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.185185                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.183607                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.185185                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.183607                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.185185                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157230.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164189.284091                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 164116.626506                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 157230.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 164189.284091                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 164116.626506                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 157230.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 164189.284091                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 164116.626506                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           176                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          463838                       # Total number of references to valid blocks.
system.l22.sampled_refs                         32944                       # Sample count of references to valid blocks.
system.l22.avg_refs                         14.079590                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         6710.306906                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.959095                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    82.891395                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           100.208270                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         25860.634334                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.204782                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000426                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.002530                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.003058                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.789204                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3640                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3640                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1109                       # number of Writeback hits
system.l22.Writeback_hits::total                 1109                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3640                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3640                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3640                       # number of overall hits
system.l22.overall_hits::total                   3640                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          162                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  176                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          162                       # number of demand (read+write) misses
system.l22.demand_misses::total                   176                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          162                       # number of overall misses
system.l22.overall_misses::total                  176                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1956725                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     25465902                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       27422627                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1956725                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     25465902                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        27422627                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1956725                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     25465902                       # number of overall miss cycles
system.l22.overall_miss_latency::total       27422627                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3802                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3816                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1109                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1109                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3802                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3816                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3802                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3816                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.042609                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.046122                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.042609                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.046122                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.042609                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.046122                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139766.071429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 157196.925926                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 155810.380682                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139766.071429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 157196.925926                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 155810.380682                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139766.071429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 157196.925926                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 155810.380682                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 168                       # number of writebacks
system.l22.writebacks::total                      168                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          162                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             176                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          162                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              176                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          162                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             176                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1798105                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     23617633                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     25415738                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1798105                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     23617633                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     25415738                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1798105                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     23617633                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     25415738                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.042609                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.046122                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.042609                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.046122                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.042609                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.046122                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 128436.071429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145787.858025                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 144407.602273                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 128436.071429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 145787.858025                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 144407.602273                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 128436.071429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 145787.858025                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 144407.602273                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           306                       # number of replacements
system.l23.tagsinuse                     32767.933826                       # Cycle average of tags in use
system.l23.total_refs                          733714                       # Total number of references to valid blocks.
system.l23.sampled_refs                         33074                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.184012                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13029.822804                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.966447                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   155.202093                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst                    5                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         19564.942482                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.397639                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000396                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.004736                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000153                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.597075                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4648                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4648                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2662                       # number of Writeback hits
system.l23.Writeback_hits::total                 2662                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4648                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4648                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4648                       # number of overall hits
system.l23.overall_hits::total                   4648                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          293                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  306                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          293                       # number of demand (read+write) misses
system.l23.demand_misses::total                   306                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          293                       # number of overall misses
system.l23.overall_misses::total                  306                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1853092                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     44716783                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       46569875                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1853092                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     44716783                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        46569875                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1853092                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     44716783                       # number of overall miss cycles
system.l23.overall_miss_latency::total       46569875                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4941                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4954                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2662                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2662                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4941                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4954                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4941                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4954                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.059300                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.061768                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.059300                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.061768                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.059300                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.061768                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 142545.538462                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 152617.006826                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152189.133987                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 142545.538462                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 152617.006826                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152189.133987                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 142545.538462                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 152617.006826                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152189.133987                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 245                       # number of writebacks
system.l23.writebacks::total                      245                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          293                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             306                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          293                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              306                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          293                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             306                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1705507                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     41369513                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     43075020                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1705507                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     41369513                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     43075020                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1705507                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     41369513                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     43075020                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.059300                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.061768                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.059300                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.061768                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.059300                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.061768                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 131192.846154                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 141192.877133                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140768.039216                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 131192.846154                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 141192.877133                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 140768.039216                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 131192.846154                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 141192.877133                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 140768.039216                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.906276                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701789                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848158.282288                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.906276                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023888                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868440                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1669675                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1669675                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1669675                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1669675                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1669675                       # number of overall hits
system.cpu0.icache.overall_hits::total        1669675                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3090515                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3090515                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3090515                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3090515                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3090515                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3090515                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669693                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669693                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669693                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669693                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669693                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669693                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 171695.277778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 171695.277778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 171695.277778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 171695.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 171695.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 171695.277778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2416044                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2416044                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2416044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2416044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2416044                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2416044                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5053                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936298                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5309                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42180.504426                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.913681                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.086319                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777007                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222993                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067942                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067942                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504882                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504882                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504882                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504882                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14647                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14647                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14647                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14647                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14647                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14647                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1180742940                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1180742940                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1180742940                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1180742940                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1180742940                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1180742940                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2082589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2082589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2519529                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2519529                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2519529                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2519529                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007033                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007033                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005813                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005813                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005813                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005813                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 80613.295555                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80613.295555                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 80613.295555                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80613.295555                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 80613.295555                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80613.295555                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1475                       # number of writebacks
system.cpu0.dcache.writebacks::total             1475                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9594                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9594                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9594                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9594                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9594                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9594                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5053                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5053                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5053                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5053                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5053                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5053                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    199335889                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    199335889                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    199335889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    199335889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    199335889                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    199335889                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002006                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002006                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002006                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002006                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39449.018207                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39449.018207                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39449.018207                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39449.018207                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39449.018207                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39449.018207                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969089                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088372872                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194300.145161                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969089                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1399458                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1399458                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1399458                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1399458                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1399458                       # number of overall hits
system.cpu1.icache.overall_hits::total        1399458                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2858519                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2858519                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2858519                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2858519                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2858519                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2858519                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1399477                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1399477                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1399477                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1399477                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1399477                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1399477                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 150448.368421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 150448.368421                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 150448.368421                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 150448.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 150448.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 150448.368421                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2205851                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2205851                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2205851                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2205851                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2205851                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2205851                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169680.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169680.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6710                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177809943                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6966                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25525.400947                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.187187                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.812813                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867919                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132081                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       966704                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         966704                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       638980                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        638980                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2063                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2063                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1512                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1512                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1605684                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1605684                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1605684                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1605684                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14344                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14344                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14344                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14344                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14344                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14344                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    808490328                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    808490328                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    808490328                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    808490328                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    808490328                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    808490328                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       981048                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       981048                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       638980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1512                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1512                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1620028                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1620028                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1620028                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1620028                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014621                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014621                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008854                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008854                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008854                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008854                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56364.356386                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56364.356386                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56364.356386                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56364.356386                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56364.356386                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56364.356386                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2165                       # number of writebacks
system.cpu1.dcache.writebacks::total             2165                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7634                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7634                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7634                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7634                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7634                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7634                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6710                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6710                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6710                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6710                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6710                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6710                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    261953003                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    261953003                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    261953003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    261953003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    261953003                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    261953003                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006840                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006840                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004142                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004142                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004142                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004142                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39039.195678                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39039.195678                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39039.195678                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39039.195678                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39039.195678                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39039.195678                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.959048                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086117298                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345825.697624                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.959048                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022370                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741922                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1477614                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1477614                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1477614                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1477614                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1477614                       # number of overall hits
system.cpu2.icache.overall_hits::total        1477614                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2453354                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2453354                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2453354                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2453354                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2453354                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2453354                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1477630                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1477630                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1477630                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1477630                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1477630                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1477630                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 153334.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 153334.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 153334.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 153334.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 153334.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 153334.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1970725                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1970725                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1970725                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1970725                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1970725                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1970725                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140766.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140766.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3802                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166238748                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4058                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40965.684574                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.334327                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.665673                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.856775                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.143225                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1002490                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1002490                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       676576                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        676576                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1620                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1620                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1620                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1679066                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1679066                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1679066                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1679066                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9892                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9892                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9892                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9892                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9892                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9892                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    337221755                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    337221755                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    337221755                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    337221755                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    337221755                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    337221755                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1012382                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1012382                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       676576                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       676576                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1688958                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1688958                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1688958                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1688958                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009771                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009771                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005857                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005857                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005857                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005857                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34090.351294                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34090.351294                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34090.351294                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34090.351294                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34090.351294                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34090.351294                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1109                       # number of writebacks
system.cpu2.dcache.writebacks::total             1109                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6090                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6090                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6090                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6090                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6090                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6090                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3802                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3802                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3802                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3802                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3802                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3802                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     50395865                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     50395865                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     50395865                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     50395865                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     50395865                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     50395865                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002251                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002251                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002251                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002251                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13255.093372                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13255.093372                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13255.093372                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13255.093372                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13255.093372                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13255.093372                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.966404                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086649213                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190825.026210                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.966404                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020779                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1596018                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1596018                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1596018                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1596018                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1596018                       # number of overall hits
system.cpu3.icache.overall_hits::total        1596018                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2881025                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2881025                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2881025                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2881025                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2881025                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2881025                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1596037                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1596037                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1596037                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1596037                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1596037                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1596037                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 151632.894737                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 151632.894737                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 151632.894737                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 151632.894737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 151632.894737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 151632.894737                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1866092                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1866092                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1866092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1866092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1866092                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1866092                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 143545.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 143545.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4941                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170754248                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5197                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              32856.310949                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.484363                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.515637                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884705                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115295                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       988846                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         988846                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       680965                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        680965                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1676                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1676                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1582                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1582                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1669811                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1669811                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1669811                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1669811                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12562                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12562                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          407                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          407                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12969                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12969                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12969                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12969                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    386881172                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    386881172                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     59718340                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     59718340                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    446599512                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    446599512                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    446599512                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    446599512                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1001408                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1001408                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       681372                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       681372                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1582                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1582                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1682780                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1682780                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1682780                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1682780                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012544                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012544                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000597                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000597                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007707                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007707                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007707                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007707                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30797.736985                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30797.736985                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 146728.108108                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 146728.108108                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34435.925052                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34435.925052                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34435.925052                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34435.925052                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         6385                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets         6385                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2662                       # number of writebacks
system.cpu3.dcache.writebacks::total             2662                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7621                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7621                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          407                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          407                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8028                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8028                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8028                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8028                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4941                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4941                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4941                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4941                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4941                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4941                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     83028492                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     83028492                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     83028492                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     83028492                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     83028492                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     83028492                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004934                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004934                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16803.985428                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16803.985428                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16803.985428                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16803.985428                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16803.985428                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16803.985428                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
