<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1979</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:11px;font-family:Times;color:#0860a8;}
	.ft01{font-size:9px;font-family:Times;color:#000000;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1979-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f14811979.png" alt="background image"/>
<p style="position:absolute;top:47px;left:615px;white-space:nowrap" class="ft00">SAFER&#160;MODE&#160;EXTENSIONS&#160;REFERENCE</p>
<p style="position:absolute;top:1103px;left:777px;white-space:nowrap" class="ft01">Vol. 2D&#160;6-5</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft05">The&#160;life&#160;cycle starts&#160;with&#160;the system&#160;executive&#160;(an OS,&#160;an&#160;OS&#160;loader, and&#160;so forth) loading the&#160;MLE&#160;and SINIT&#160;AC&#160;<br/>module into&#160;available system&#160;memory.&#160;The system&#160;executive must validate&#160;and&#160;prepare the&#160;platform for the&#160;<br/>measured launch. When the platform&#160;is properly&#160;configured, the system executive&#160;executes GETSEC[SENTER] on&#160;<br/>the initiating logical&#160;processor&#160;(ILP) to&#160;rendezvous the&#160;responding logical processors into&#160;an&#160;SENTER&#160;sleep state,&#160;<br/>the&#160;ILP then&#160;enters into&#160;&#160;using&#160;the SINIT&#160;AC module. In&#160;a multi-threaded&#160;or multi-processing&#160;environment,&#160;the&#160;<br/>system executive must&#160;ensure that&#160;other logical&#160;processors&#160;are&#160;already in&#160;an idle&#160;loop, or&#160;asleep (such as&#160;after&#160;<br/>executing HLT)&#160;before executing GETSEC[SENTER].<br/>After&#160;the GETSEC[SENTER] rendezvous handshake&#160;is performed between&#160;all logical&#160;processors&#160;in the platform, the&#160;<br/>ILP loads&#160;the chipset authenticated code&#160;module (SINIT)&#160;and&#160;performs an&#160;authentication&#160;check. If&#160;the check&#160;<br/>passes, the&#160;processor hashes&#160;the SINIT&#160;AC module and stores the&#160;result into&#160;TPM PCR 17.&#160;It then&#160;switches execu-<br/>tion context to&#160;the SINIT&#160;AC module. The&#160;SINIT AC&#160;module will perform&#160;a number&#160;of&#160;platform&#160;operations,&#160;<br/>including:&#160;verifying the&#160;system configuration, protecting&#160;the&#160;system memory used&#160;by the&#160;MLE from I/O&#160;devices&#160;<br/>capable of DMA, producing a hash&#160;of the MLE, storing the hash value in TPM PCR 18, and various other operations.&#160;<br/>When&#160;SINIT completes execution, it&#160;executes the&#160;GETSEC[EXITAC] instruction and&#160;transfers&#160;control&#160;the MLE at&#160;the&#160;<br/>designated entry point.&#160;<br/>Upon receiving&#160;control from&#160;the SINIT&#160;AC module, the&#160;MLE&#160;must&#160;establish its&#160;protection and isolation controls&#160;<br/>before enabling DMA and&#160;interrupts and transferring&#160;control&#160;to&#160;other&#160;software modules.&#160;&#160;It&#160;must&#160;also wakeup the&#160;<br/>RLPs&#160;from their&#160;SENTER&#160;sleep state using the GETSEC[WAKEUP] instruction and bring&#160;them into&#160;its&#160;protection&#160;and&#160;<br/>isolation environment.<br/>While executing in&#160;a measured&#160;environment,&#160;the MVMM&#160;can&#160;access the&#160;Trusted Platform Module&#160;(TPM) in&#160;locality 2.&#160;<br/>The MVMM has complete access to all TPM commands and may use the TPM to report current&#160;measurement values&#160;<br/>or&#160;use the&#160;measurement values&#160;to protect information&#160;such&#160;that&#160;only&#160;when the platform configuration&#160;registers&#160;<br/>(PCRs) contain the&#160;same&#160;value&#160;is the&#160;information&#160;released&#160;from the&#160;TPM. This protection mechanism is&#160;known&#160;as&#160;<br/>sealing.&#160;<br/>A&#160;measured environment&#160;shutdown is&#160;ultimately&#160;completed&#160;by executing GETSEC[SEXIT]. Prior&#160;to this step system&#160;<br/>software is&#160;responsible for scrubbing&#160;sensitive&#160;information left in the&#160;processor&#160;caches, system memory.</p>
<p style="position:absolute;top:598px;left:69px;white-space:nowrap" class="ft03">6.3 GETSEC&#160;</p>
<p style="position:absolute;top:598px;left:225px;white-space:nowrap" class="ft03">LEAF&#160;</p>
<p style="position:absolute;top:598px;left:278px;white-space:nowrap" class="ft03">FUNCTIONS</p>
<p style="position:absolute;top:634px;left:69px;white-space:nowrap" class="ft05">This section provides&#160;detailed descriptions of&#160;each leaf function of the GETSEC&#160;instruction. GETSEC is available only&#160;<br/>if CPUID.01H:ECX[Bit&#160;6] = 1.&#160;This indicates the availability&#160;of SMX and the&#160;GETSEC instruction. Before GETSEC can&#160;<br/>be&#160;executed,&#160;SMX&#160;must&#160;be&#160;enabled&#160;by setting CR4.SMXE[Bit 14] = 1.<br/>A GETSEC&#160;leaf can only be used if&#160;it is&#160;shown to&#160;be&#160;available as&#160;reported by&#160;the GETSEC[CAPABILITIES]&#160;function.&#160;<br/>Attempts to access a GETSEC leaf index not supported by the&#160;processor,&#160;or if&#160;CR4.SMXE is&#160;0, results in the signaling&#160;<br/>of&#160;an undefined opcode exception.<br/>All&#160;GETSEC leaf&#160;functions are&#160;available&#160;in protected&#160;mode, including&#160;the compatibility sub-mode of IA-32e&#160;mode&#160;<br/>and the&#160;64-bit&#160;sub-mode of IA-32e mode. Unless&#160;otherwise&#160;noted, the behavior of all&#160;GETSEC functions&#160;and inter-<br/>actions&#160;related to the&#160;measured&#160;environment are independent of IA-32e&#160;mode. This also&#160;applies&#160;to the&#160;interpreta-<br/>tion&#160;of register widths</p>
<p style="position:absolute;top:795px;left:215px;white-space:nowrap" class="ft04">1</p>
<p style="position:absolute;top:798px;left:222px;white-space:nowrap" class="ft02">&#160;passed as input parameters to&#160;GETSEC functions and to register&#160;results&#160;returned&#160;as output&#160;</p>
<p style="position:absolute;top:814px;left:69px;white-space:nowrap" class="ft07">parameters.<br/>The GETSEC functions ENTERACCS,&#160;SENTER,&#160;SEXIT,&#160;and WAKEUP&#160;require a&#160;Intel</p>
<p style="position:absolute;top:836px;left:613px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:838px;left:624px;white-space:nowrap" class="ft02">&#160;TXT capable-chipset to&#160;be&#160;</p>
<p style="position:absolute;top:855px;left:69px;white-space:nowrap" class="ft02">present&#160;in the&#160;platform.&#160;The GETSEC[CAPABILITIES]&#160;returned bit vector in&#160;position&#160;0&#160;indicates&#160;an Intel</p>
<p style="position:absolute;top:852px;left:763px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:855px;left:773px;white-space:nowrap" class="ft02">&#160;TXT-</p>
<p style="position:absolute;top:871px;left:69px;white-space:nowrap" class="ft02">capable chipset has&#160;been&#160;sampled present</p>
<p style="position:absolute;top:869px;left:355px;white-space:nowrap" class="ft04">2</p>
<p style="position:absolute;top:871px;left:362px;white-space:nowrap" class="ft02">&#160;by&#160;the processor.</p>
<p style="position:absolute;top:895px;left:69px;white-space:nowrap" class="ft05">The processor's operating mode&#160;also affects the execution&#160;of the following GETSEC&#160;leaf&#160;functions: SMCTRL, ENTER-<br/>ACCS, EXITAC, SENTER, SEXIT,&#160;and&#160;WAKEUP.&#160;These&#160;functions&#160;are&#160;only allowed in protected mode&#160;at CPL = 0.&#160;They&#160;</p>
<p style="position:absolute;top:951px;left:69px;white-space:nowrap" class="ft02">1.&#160;&#160;This&#160;chapter uses&#160;the 64-bit&#160;notation&#160;RAX, RIP,&#160;RSP,&#160;RFLAGS,&#160;etc. for processor registers because processors that&#160;support&#160;SMX also&#160;</p>
<p style="position:absolute;top:967px;left:91px;white-space:nowrap" class="ft02">support&#160;Intel 64&#160;Architecture. The MVMM&#160;can&#160;be&#160;launched&#160;in&#160;IA-32e&#160;mode&#160;or&#160;outside&#160;IA-32e&#160;mode. The&#160;64-bit notation&#160;of&#160;processor&#160;</p>
<p style="position:absolute;top:984px;left:91px;white-space:nowrap" class="ft02">registers also refer to&#160;its 32-bit forms if&#160;SMX is used&#160;in 32-bit&#160;environment. In&#160;some&#160;places, notation such as EAX is&#160;used to&#160;refer&#160;</p>
<p style="position:absolute;top:1000px;left:91px;white-space:nowrap" class="ft02">specifically to&#160;lower 32 bits&#160;of&#160;the indicated register</p>
<p style="position:absolute;top:1021px;left:69px;white-space:nowrap" class="ft02">2.&#160;Sampled&#160;present means that&#160;the processor sent&#160;a message to&#160;the chipset and&#160;the chipset responded that&#160;it (a) knows about the&#160;</p>
<p style="position:absolute;top:1038px;left:91px;white-space:nowrap" class="ft02">message&#160;and (b) is capable&#160;of&#160;executing SENTER. This&#160;means&#160;that&#160;the&#160;chipset CAN support Intel® TXT,&#160;and is&#160;configured&#160;and WILLING&#160;</p>
<p style="position:absolute;top:1054px;left:91px;white-space:nowrap" class="ft02">to&#160;support&#160;it.</p>
</div>
</body>
</html>
