
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30.v
# synth_design -part xc7z020clg484-3 -top signed_div_30 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top signed_div_30 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 290331 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.000 ; gain = 68.895 ; free physical = 245099 ; free virtual = 313661
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'signed_div_30' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30.v:54]
INFO: [Synth 8-6157] synthesizing module 'Div_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30.v:70]
INFO: [Synth 8-6157] synthesizing module 'Div_64b_unsigned' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30.v:94]
WARNING: [Synth 8-3936] Found unconnected internal register 'numer_temp_reg' and it is trimmed from '95' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30.v:980]
INFO: [Synth 8-6155] done synthesizing module 'Div_64b_unsigned' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30.v:94]
INFO: [Synth 8-6155] done synthesizing module 'Div_64b' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30.v:70]
INFO: [Synth 8-6155] done synthesizing module 'signed_div_30' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30.v:54]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.766 ; gain = 118.660 ; free physical = 245046 ; free virtual = 313609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.766 ; gain = 118.660 ; free physical = 245043 ; free virtual = 313605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.762 ; gain = 126.656 ; free physical = 245043 ; free virtual = 313605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.145 ; gain = 166.039 ; free physical = 244904 ; free virtual = 313467
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     94 Bit       Adders := 1     
	   3 Input     93 Bit       Adders := 1     
	   3 Input     92 Bit       Adders := 1     
	   3 Input     91 Bit       Adders := 1     
	   3 Input     90 Bit       Adders := 1     
	   3 Input     89 Bit       Adders := 1     
	   3 Input     88 Bit       Adders := 1     
	   3 Input     87 Bit       Adders := 1     
	   3 Input     86 Bit       Adders := 1     
	   3 Input     85 Bit       Adders := 1     
	   3 Input     84 Bit       Adders := 1     
	   3 Input     83 Bit       Adders := 1     
	   3 Input     82 Bit       Adders := 1     
	   3 Input     81 Bit       Adders := 1     
	   3 Input     80 Bit       Adders := 1     
	   3 Input     79 Bit       Adders := 1     
	   3 Input     78 Bit       Adders := 1     
	   3 Input     77 Bit       Adders := 1     
	   3 Input     76 Bit       Adders := 1     
	   3 Input     75 Bit       Adders := 1     
	   3 Input     74 Bit       Adders := 1     
	   3 Input     73 Bit       Adders := 1     
	   3 Input     72 Bit       Adders := 1     
	   3 Input     71 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   3 Input     69 Bit       Adders := 1     
	   3 Input     68 Bit       Adders := 1     
	   3 Input     67 Bit       Adders := 1     
	   3 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   3 Input     63 Bit       Adders := 1     
	   3 Input     62 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 1     
	   3 Input     60 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 1     
	   3 Input     58 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   3 Input     51 Bit       Adders := 1     
	   3 Input     50 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   3 Input     47 Bit       Adders := 1     
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               95 Bit    Registers := 19    
	               64 Bit    Registers := 20    
	               32 Bit    Registers := 20    
+---Muxes : 
	   2 Input     95 Bit        Muxes := 63    
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Div_64b_unsigned 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     94 Bit       Adders := 1     
	   3 Input     93 Bit       Adders := 1     
	   3 Input     92 Bit       Adders := 1     
	   3 Input     91 Bit       Adders := 1     
	   3 Input     90 Bit       Adders := 1     
	   3 Input     89 Bit       Adders := 1     
	   3 Input     88 Bit       Adders := 1     
	   3 Input     87 Bit       Adders := 1     
	   3 Input     86 Bit       Adders := 1     
	   3 Input     85 Bit       Adders := 1     
	   3 Input     84 Bit       Adders := 1     
	   3 Input     83 Bit       Adders := 1     
	   3 Input     82 Bit       Adders := 1     
	   3 Input     81 Bit       Adders := 1     
	   3 Input     80 Bit       Adders := 1     
	   3 Input     79 Bit       Adders := 1     
	   3 Input     78 Bit       Adders := 1     
	   3 Input     77 Bit       Adders := 1     
	   3 Input     76 Bit       Adders := 1     
	   3 Input     75 Bit       Adders := 1     
	   3 Input     74 Bit       Adders := 1     
	   3 Input     73 Bit       Adders := 1     
	   3 Input     72 Bit       Adders := 1     
	   3 Input     71 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   3 Input     69 Bit       Adders := 1     
	   3 Input     68 Bit       Adders := 1     
	   3 Input     67 Bit       Adders := 1     
	   3 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     63 Bit       Adders := 1     
	   3 Input     62 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 1     
	   3 Input     60 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 1     
	   3 Input     58 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   3 Input     51 Bit       Adders := 1     
	   3 Input     50 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   3 Input     47 Bit       Adders := 1     
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               95 Bit    Registers := 19    
	               64 Bit    Registers := 20    
	               32 Bit    Registers := 20    
+---Muxes : 
	   2 Input     95 Bit        Muxes := 63    
	   2 Input     32 Bit        Muxes := 1     
Module Div_64b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1863.887 ; gain = 431.781 ; free physical = 244741 ; free virtual = 313313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1863.891 ; gain = 431.785 ; free physical = 244720 ; free virtual = 313291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1863.891 ; gain = 431.785 ; free physical = 244635 ; free virtual = 313206
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1863.891 ; gain = 431.785 ; free physical = 244548 ; free virtual = 313120
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1863.891 ; gain = 431.785 ; free physical = 244497 ; free virtual = 313068
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1863.891 ; gain = 431.785 ; free physical = 244541 ; free virtual = 313112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1863.891 ; gain = 431.785 ; free physical = 244538 ; free virtual = 313110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1863.891 ; gain = 431.785 ; free physical = 244542 ; free virtual = 313113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1863.891 ; gain = 431.785 ; free physical = 244534 ; free virtual = 313106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|signed_div_30 | div_replace/div_temp/numer_temp_54_q_reg[54] | 4      | 3     | NO           | YES                | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_51_q_reg[51] | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_48_q_reg[48] | 6      | 3     | NO           | YES                | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_45_q_reg[45] | 7      | 3     | NO           | YES                | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_42_q_reg[42] | 8      | 3     | NO           | YES                | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_39_q_reg[39] | 9      | 3     | NO           | YES                | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_36_q_reg[36] | 10     | 3     | NO           | YES                | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_33_q_reg[33] | 11     | 3     | NO           | YES                | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_30_q_reg[30] | 12     | 3     | NO           | YES                | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_27_q_reg[27] | 13     | 4     | NO           | YES                | YES               | 4      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_23_q_reg[23] | 14     | 4     | NO           | YES                | YES               | 4      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_19_q_reg[19] | 15     | 4     | NO           | YES                | YES               | 4      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_15_q_reg[15] | 16     | 4     | NO           | YES                | YES               | 4      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_11_q_reg[11] | 17     | 4     | NO           | YES                | YES               | 4      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_7_q_reg[7]   | 18     | 4     | NO           | YES                | YES               | 4      | 0       | 
|signed_div_30 | div_replace/div_temp/numer_temp_3_q_reg[3]   | 19     | 2     | NO           | YES                | YES               | 0      | 2       | 
|signed_div_30 | div_replace/div_temp/numer_temp_1_q_reg[1]   | 20     | 2     | NO           | YES                | YES               | 0      | 2       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[63]         | 19     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[60]         | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[57]         | 17     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[54]         | 16     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[51]         | 15     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[48]         | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[45]         | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[42]         | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[39]         | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[36]         | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[33]         | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[30]         | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[27]         | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[23]         | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[19]         | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[15]         | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|signed_div_30 | div_replace/div_temp/quo18_q_reg[11]         | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+--------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1584|
|2     |LUT1    |   696|
|3     |LUT2    |  1291|
|4     |LUT3    |  3160|
|5     |LUT4    |  1465|
|6     |LUT5    |  3794|
|7     |LUT6    |  2515|
|8     |SRL16E  |   101|
|9     |SRLC32E |    10|
|10    |FDRE    |  2019|
+------+--------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 | 16635|
|2     |  div_replace |Div_64b          | 16633|
|3     |    div_temp  |Div_64b_unsigned | 16633|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1863.891 ; gain = 431.785 ; free physical = 244533 ; free virtual = 313105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1863.891 ; gain = 431.785 ; free physical = 244534 ; free virtual = 313105
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1863.895 ; gain = 431.785 ; free physical = 244543 ; free virtual = 313114
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1584 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'signed_div_30' is not ideal for floorplanning, since the cellview 'Div_64b_unsigned' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1926.062 ; gain = 0.000 ; free physical = 244285 ; free virtual = 312856
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1926.062 ; gain = 494.055 ; free physical = 244337 ; free virtual = 312909
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2455.684 ; gain = 529.621 ; free physical = 243663 ; free virtual = 312236
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2455.684 ; gain = 0.000 ; free physical = 243661 ; free virtual = 312234
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.695 ; gain = 0.000 ; free physical = 243637 ; free virtual = 312220
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2607.965 ; gain = 0.004 ; free physical = 244310 ; free virtual = 312884

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 152f8cdf8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2607.965 ; gain = 0.000 ; free physical = 244319 ; free virtual = 312894

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 152f8cdf8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2607.965 ; gain = 0.000 ; free physical = 244324 ; free virtual = 312898
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8ab37c62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2607.965 ; gain = 0.000 ; free physical = 244322 ; free virtual = 312897
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d46eb4a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2607.965 ; gain = 0.000 ; free physical = 244296 ; free virtual = 312870
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d46eb4a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2607.965 ; gain = 0.000 ; free physical = 244286 ; free virtual = 312860
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 133a1090f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2607.965 ; gain = 0.000 ; free physical = 244237 ; free virtual = 312812
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 133a1090f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2607.965 ; gain = 0.000 ; free physical = 244226 ; free virtual = 312800
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2607.965 ; gain = 0.000 ; free physical = 244217 ; free virtual = 312792
Ending Logic Optimization Task | Checksum: 133a1090f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2607.965 ; gain = 0.000 ; free physical = 244228 ; free virtual = 312802

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 133a1090f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2607.965 ; gain = 0.000 ; free physical = 244213 ; free virtual = 312788

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 133a1090f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.965 ; gain = 0.000 ; free physical = 244209 ; free virtual = 312784

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.965 ; gain = 0.000 ; free physical = 244209 ; free virtual = 312784
Ending Netlist Obfuscation Task | Checksum: 133a1090f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.965 ; gain = 0.000 ; free physical = 244206 ; free virtual = 312780
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.965 ; gain = 0.004 ; free physical = 244203 ; free virtual = 312777
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 133a1090f
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module signed_div_30 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Pre-processing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2837.855 ; gain = 47.016 ; free physical = 243888 ; free virtual = 312462
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.950 | TNS=-974.525 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2842.855 ; gain = 52.016 ; free physical = 243881 ; free virtual = 312456
IDT: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2939.898 ; gain = 102.043 ; free physical = 243857 ; free virtual = 312432
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3070.059 ; gain = 130.160 ; free physical = 243650 ; free virtual = 312276
Power optimization passes: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3070.059 ; gain = 279.219 ; free physical = 243621 ; free virtual = 312246

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243890 ; free virtual = 312515


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design signed_div_30 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 2019
Number of SRLs augmented: 0  newly gated: 0 Total: 111
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 133a1090f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243885 ; free virtual = 312510
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 133a1090f
Power optimization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3070.059 ; gain = 462.094 ; free physical = 243890 ; free virtual = 312515
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 25113192 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 133a1090f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243936 ; free virtual = 312562
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 133a1090f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243932 ; free virtual = 312557
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 133a1090f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243903 ; free virtual = 312529
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 133a1090f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243889 ; free virtual = 312516
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 133a1090f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243897 ; free virtual = 312524

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243897 ; free virtual = 312523
Ending Netlist Obfuscation Task | Checksum: 133a1090f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243895 ; free virtual = 312521
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3070.059 ; gain = 462.094 ; free physical = 243895 ; free virtual = 312521
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243739 ; free virtual = 312379
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d641b5cc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243739 ; free virtual = 312380
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243737 ; free virtual = 312380

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bf4572b0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243768 ; free virtual = 312361

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15b493cbc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243646 ; free virtual = 312240

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15b493cbc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243646 ; free virtual = 312240
Phase 1 Placer Initialization | Checksum: 15b493cbc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243646 ; free virtual = 312240

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1194bc3cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243630 ; free virtual = 312224

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243485 ; free virtual = 312080
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243494 ; free virtual = 312089

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: d651bbe7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243478 ; free virtual = 312073
Phase 2 Global Placement | Checksum: fcfed07f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243479 ; free virtual = 312074

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fcfed07f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243478 ; free virtual = 312072

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c5af89bc

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244881 ; free virtual = 313416

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 195d2c3a6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244879 ; free virtual = 313414

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18ff37270

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244872 ; free virtual = 313407

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18b735fba

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 245590 ; free virtual = 314128

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d938c86d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 245439 ; free virtual = 313975

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23921248a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 245293 ; free virtual = 313828

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1cb20df63

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 245260 ; free virtual = 313795

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1ba8a057b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:44 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244834 ; free virtual = 313373
Phase 3 Detail Placement | Checksum: 1ba8a057b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:44 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244842 ; free virtual = 313381

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fa20d981

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: fa20d981

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244633 ; free virtual = 313171
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.037. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a8c03744

Time (s): cpu = 00:01:38 ; elapsed = 00:01:04 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243559 ; free virtual = 312184
Phase 4.1 Post Commit Optimization | Checksum: a8c03744

Time (s): cpu = 00:01:38 ; elapsed = 00:01:04 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243561 ; free virtual = 312186

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a8c03744

Time (s): cpu = 00:01:38 ; elapsed = 00:01:04 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243565 ; free virtual = 312189

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a8c03744

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243564 ; free virtual = 312189

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243565 ; free virtual = 312190
Phase 4.4 Final Placement Cleanup | Checksum: 14dff2de2

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243565 ; free virtual = 312190
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14dff2de2

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243561 ; free virtual = 312186
Ending Placer Task | Checksum: fd2ebfe9

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243572 ; free virtual = 312197
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:10 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243571 ; free virtual = 312196
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243486 ; free virtual = 312118

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.037 | TNS=-790.095 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f9f874a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243484 ; free virtual = 312111
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.037 | TNS=-790.095 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1f9f874a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243481 ; free virtual = 312108

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[6]_i_2_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_3_q[6]_i_2
INFO: [Physopt 32-662] Processed net div_replace/div_temp/denom17[1].  Did not re-place instance div_replace/div_temp/denom17_reg[1]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[7]_i_4_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_3_q[7]_i_4
INFO: [Physopt 32-663] Processed net div_replace/div_temp/numer_temp_3_q[14]_i_3_n_0.  Re-placed instance div_replace/div_temp/numer_temp_3_q[14]_i_3
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_d[93].  Did not re-place instance div_replace/div_temp/numer_temp_3_q[93]_i_1
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[5]_i_97_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[5]_i_97
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[6]_i_90_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[6]_i_90
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[7]_i_99_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[7]_i_99
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[93].  Did not re-place instance div_replace/div_temp/numer_temp_3_q_reg[93]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[8]_i_2_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_3_q[8]_i_2
INFO: [Physopt 32-663] Processed net div_replace/div_temp/numer_temp_7_q[8].  Re-placed instance div_replace/div_temp/numer_temp_7_q_reg[8]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/denom17[3].  Did not re-place instance div_replace/div_temp/denom17_reg[3]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[7]_i_98_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[7]_i_98
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[7]_i_9_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_3_q[7]_i_9
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[7]_i_95_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[7]_i_95
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_d[94].  Did not re-place instance div_replace/div_temp/numer_temp_3_q[94]_i_1
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[94].  Did not re-place instance div_replace/div_temp/numer_temp_3_q_reg[94]
INFO: [Physopt 32-663] Processed net div_replace/div_temp/numer_temp_7_q[10].  Re-placed instance div_replace/div_temp/numer_temp_7_q_reg[10]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[13]_i_2_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_3_q[13]_i_2
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[5]_i_90_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[5]_i_90
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_7_q[18].  Did not re-place instance div_replace/div_temp/numer_temp_7_q_reg[18]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[7]_i_90_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[7]_i_90
INFO: [Physopt 32-662] Processed net div_replace/div_temp/denom17[11].  Did not re-place instance div_replace/div_temp/denom17_reg[11]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_7_q[16].  Did not re-place instance div_replace/div_temp/numer_temp_7_q_reg[16]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_d[91].  Did not re-place instance div_replace/div_temp/numer_temp_3_q[91]_i_1
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[7]_i_91_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[7]_i_91
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[91].  Did not re-place instance div_replace/div_temp/numer_temp_3_q_reg[91]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[9]_i_2_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_3_q[9]_i_2
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_d[92].  Did not re-place instance div_replace/div_temp/numer_temp_3_q[92]_i_1
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[5]_i_96_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[5]_i_96
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[92].  Did not re-place instance div_replace/div_temp/numer_temp_3_q_reg[92]
INFO: [Physopt 32-663] Processed net div_replace/div_temp/numer_temp_7_q[12].  Re-placed instance div_replace/div_temp/numer_temp_7_q_reg[12]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[7]_i_97_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[7]_i_97
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[7]_i_6_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_3_q[7]_i_6
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[17]_i_2_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_3_q[17]_i_2
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[5]_i_88_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[5]_i_88
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[7]_i_94_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[7]_i_94
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_7_q[14].  Did not re-place instance div_replace/div_temp/numer_temp_7_q_reg[14]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[7]_i_87_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[7]_i_87
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[7]_i_96_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[7]_i_96
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_d[89].  Did not re-place instance div_replace/div_temp/numer_temp_3_q[89]_i_1
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[89].  Did not re-place instance div_replace/div_temp/numer_temp_3_q_reg[89]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/denom17[5].  Did not re-place instance div_replace/div_temp/denom17_reg[5]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[11]_i_4_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_3_q[11]_i_4
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[5]_i_101_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[5]_i_101
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[5]_i_95_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[5]_i_95
INFO: [Physopt 32-662] Processed net div_replace/div_temp/denom16[1].  Did not re-place instance div_replace/div_temp/denom16_reg[1]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_7_q[11]_i_4_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_7_q[11]_i_4
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_7_q[14]_i_3_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_7_q[14]_i_3
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_7_q[12]_i_2_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_7_q[12]_i_2
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_7_q[93].  Did not re-place instance div_replace/div_temp/numer_temp_7_q_reg[93]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_7_d[93].  Did not re-place instance div_replace/div_temp/numer_temp_7_q[93]_i_1
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q_reg[10]_srl2_i_91_n_0.  Did not re-place instance div_replace/div_temp/quo17_q_reg[10]_srl2_i_91
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q_reg[11]_srl2_i_95_n_0.  Did not re-place instance div_replace/div_temp/quo17_q_reg[11]_srl2_i_95
INFO: [Physopt 32-663] Processed net div_replace/div_temp/quo17_q_reg[9]_srl2_i_96_n_0.  Re-placed instance div_replace/div_temp/quo17_q_reg[9]_srl2_i_96
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[7]_i_93_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[7]_i_93
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[7]_i_92_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[7]_i_92
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[7]_i_86_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[7]_i_86
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q_reg[9]_srl2_i_92_n_0.  Did not re-place instance div_replace/div_temp/quo17_q_reg[9]_srl2_i_92
INFO: [Physopt 32-662] Processed net div_replace/div_temp/denom17[7].  Did not re-place instance div_replace/div_temp/denom17_reg[7]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/denom17[9].  Did not re-place instance div_replace/div_temp/denom17_reg[9]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_d[90].  Did not re-place instance div_replace/div_temp/numer_temp_3_q[90]_i_1
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[90].  Did not re-place instance div_replace/div_temp/numer_temp_3_q_reg[90]
INFO: [Physopt 32-663] Processed net div_replace/div_temp/denom15[9].  Re-placed instance div_replace/div_temp/denom15_reg[9]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_11_q[27]_i_4_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_11_q[27]_i_4
INFO: [Physopt 32-663] Processed net div_replace/div_temp/numer_temp_11_q[26]_i_3_n_0.  Re-placed instance div_replace/div_temp/numer_temp_11_q[26]_i_3
INFO: [Physopt 32-663] Processed net div_replace/div_temp/numer_temp_7_q[22]_i_3_n_0.  Re-placed instance div_replace/div_temp/numer_temp_7_q[22]_i_3
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_11_q[93].  Did not re-place instance div_replace/div_temp/numer_temp_11_q_reg[93]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_11_d[93].  Did not re-place instance div_replace/div_temp/numer_temp_11_q[93]_i_1
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_11_q[15]_i_9_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_11_q[15]_i_9
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q_reg[10]_srl2_i_83_n_0.  Did not re-place instance div_replace/div_temp/quo17_q_reg[10]_srl2_i_83
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q_reg[13]_srl3_i_78_n_0.  Did not re-place instance div_replace/div_temp/quo17_q_reg[13]_srl3_i_78
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q_reg[14]_srl3_i_79_n_0.  Did not re-place instance div_replace/div_temp/quo17_q_reg[14]_srl3_i_79
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q_reg[15]_srl3_i_82_n_0.  Did not re-place instance div_replace/div_temp/quo17_q_reg[15]_srl3_i_82
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_11_q[16].  Did not re-place instance div_replace/div_temp/numer_temp_11_q_reg[16]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_11_q[16]_i_2_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_11_q[16]_i_2
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_11_d[16].  Did not re-place instance div_replace/div_temp/numer_temp_11_q[16]_i_1
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q_reg[12]_srl3_i_89_n_0.  Did not re-place instance div_replace/div_temp/quo17_q_reg[12]_srl3_i_89
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[15]_i_4_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_3_q[15]_i_4
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[5]_i_93_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[5]_i_93
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_11_q[14].  Did not re-place instance div_replace/div_temp/numer_temp_11_q_reg[14]
INFO: [Physopt 32-663] Processed net div_replace/div_temp/denom16[19].  Re-placed instance div_replace/div_temp/denom16_reg[19]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q_reg[11]_srl2_i_77_n_0.  Did not re-place instance div_replace/div_temp/quo17_q_reg[11]_srl2_i_77
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q_reg[11]_srl2_i_94_n_0.  Did not re-place instance div_replace/div_temp/quo17_q_reg[11]_srl2_i_94
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q_reg[11]_srl2_i_91_n_0.  Did not re-place instance div_replace/div_temp/quo17_q_reg[11]_srl2_i_91
INFO: [Physopt 32-663] Processed net div_replace/div_temp/denom15[1].  Re-placed instance div_replace/div_temp/denom15_reg[1]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q_reg[15]_srl3_i_90_n_0.  Did not re-place instance div_replace/div_temp/quo17_q_reg[15]_srl3_i_90
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_7_q[17]_i_2_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_7_q[17]_i_2
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[11]_i_9_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_3_q[11]_i_9
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q_reg[9]_srl2_i_85_n_0.  Did not re-place instance div_replace/div_temp/quo17_q_reg[9]_srl2_i_85
INFO: [Physopt 32-663] Processed net div_replace/div_temp/numer_temp_3_q[30]_i_3_n_0.  Re-placed instance div_replace/div_temp/numer_temp_3_q[30]_i_3
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[9]_i_14_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_3_q[9]_i_14
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q[6]_i_72_n_0.  Did not re-place instance div_replace/div_temp/quo17_q[6]_i_72
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_7_q[88].  Did not re-place instance div_replace/div_temp/numer_temp_7_q_reg[88]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_7_q[23]_i_4_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_7_q[23]_i_4
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_7_d[88].  Did not re-place instance div_replace/div_temp/numer_temp_7_q[88]_i_1
INFO: [Physopt 32-662] Processed net div_replace/div_temp/quo17_q_reg[9]_srl2_i_82_n_0.  Did not re-place instance div_replace/div_temp/quo17_q_reg[9]_srl2_i_82
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_3_q[29]_i_2_n_0.  Did not re-place instance div_replace/div_temp/numer_temp_3_q[29]_i_2
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_7_q[94].  Did not re-place instance div_replace/div_temp/numer_temp_7_q_reg[94]
INFO: [Physopt 32-662] Processed net div_replace/div_temp/numer_temp_7_d[94].  Did not re-place instance div_replace/div_temp/numer_temp_7_q[94]_i_1
INFO: [Physopt 32-661] Optimized 11 nets.  Re-placed 11 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 11 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.923 | TNS=-770.715 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243475 ; free virtual = 312103
Phase 3 Placement Based Optimization | Checksum: 192547d9c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243475 ; free virtual = 312104

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243469 ; free virtual = 312098
Phase 4 Rewire | Checksum: 192547d9c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243458 ; free virtual = 312086

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom16[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_7_q[11]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_7_q[14]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_7_q[12]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_7_q[17]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_7_q[23]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_11_q[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_19_q[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom13[11]. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_19_q[28]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_19_q[31]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_19_q[32]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_7_q[13]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_15_q[21]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_7_q[10]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom14[5]. Replicated 2 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_15_q[20]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_15_q[30]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_19_q[40]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom14[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom15[11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom16[2]. Replicated 2 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_11_q[27]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_11_q[18]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_11_q[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_11_q[16]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom13[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_11_q[20]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom17[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_3_q[7]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_3_q[6]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_3_q[14]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_19_q[28]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_7_q[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_23_q[28]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom12[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_23_q[27]_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_7_q[20]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_23_q[46]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_15_q[27]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_3_q[8]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_3_q[12]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_23_q[33]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_19_q[42] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_15_q[26]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_19_q[26]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_23_q[23]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_19_q[55]_i_13_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_23_q[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_15_q[25]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom17[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_15_q[18]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom15[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_11_q[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom16[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_23_q[35]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_7_q[30]_i_3_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_7_q[14]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_23_q[26]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_23_q[37]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_11_q[30]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_3_q[10]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_23_q[48]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_15_q[23]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom16[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_7_q[35]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_19_q[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom16[9]. Replicated 2 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_15_q[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_3_q[16]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_15_q[19]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_3_q[8]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_11_q[31]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_19_q[24]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_23_q[28]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_7_q[12]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom13[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_7_q[29]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom12[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom16[7]. Replicated 2 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_7_q[15]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_19_q[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_11_q[34] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_19_q[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_11_q[25]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_7_q[27]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_15_q[36]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_15_q[38]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_19_q[48]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_15_q[24]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_11_q[38] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_15_q[18]. Replicated 2 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_15_q[34] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/denom15[15]. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_15_q[24]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_15_q[31]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_11_q[34]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_15_q[20]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net div_replace/div_temp/numer_temp_15_q[41]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_replace/div_temp/numer_temp_15_q[32]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 49 nets. Created 65 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 49 nets or cells. Created 65 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.886 | TNS=-745.804 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244120 ; free virtual = 312678
Phase 5 Critical Cell Optimization | Checksum: 23bf8825c

Time (s): cpu = 00:01:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244116 ; free virtual = 312674

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 23bf8825c

Time (s): cpu = 00:01:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244109 ; free virtual = 312666

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 23bf8825c

Time (s): cpu = 00:01:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244118 ; free virtual = 312676

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 23bf8825c

Time (s): cpu = 00:01:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244109 ; free virtual = 312667

Phase 9 Shift Register Optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.886 | TNS=-743.303 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244085 ; free virtual = 312643
Phase 9 Shift Register Optimization | Checksum: 1c26e6072

Time (s): cpu = 00:01:35 ; elapsed = 00:00:29 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244084 ; free virtual = 312642

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 22 nets.  Swapped 567 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 567 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.881 | TNS=-736.439 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244098 ; free virtual = 312663
Phase 10 Critical Pin Optimization | Checksum: 1c26e6072

Time (s): cpu = 00:01:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244093 ; free virtual = 312658

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1c26e6072

Time (s): cpu = 00:01:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244079 ; free virtual = 312644

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1c26e6072

Time (s): cpu = 00:01:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244081 ; free virtual = 312646
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244081 ; free virtual = 312646
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.881 | TNS=-736.439 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.114  |         19.381  |            0  |              0  |                    11  |           0  |           1  |  00:00:05  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.037  |         24.911  |           65  |              0  |                    49  |           0  |           1  |  00:00:21  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          2.501  |            5  |              0  |                     5  |           0  |           1  |  00:00:01  |
|  Critical Pin       |          0.005  |          6.864  |            0  |              0  |                    22  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.156  |         53.657  |           70  |              0  |                    87  |           0  |          11  |  00:00:27  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244078 ; free virtual = 312643
Ending Physical Synthesis Task | Checksum: 1e4952c1b

Time (s): cpu = 00:01:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244075 ; free virtual = 312641
INFO: [Common 17-83] Releasing license: Implementation
236 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244081 ; free virtual = 312646
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244078 ; free virtual = 312643
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244054 ; free virtual = 312622
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244025 ; free virtual = 312608
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4f603b77 ConstDB: 0 ShapeSum: fe28aa64 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "denom[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1751e2db2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244611 ; free virtual = 313170
Post Restoration Checksum: NetGraph: fa206868 NumContArr: 7afdc54a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1751e2db2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244607 ; free virtual = 313165

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1751e2db2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244585 ; free virtual = 313144

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1751e2db2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244597 ; free virtual = 313156
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f7ea46da

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244528 ; free virtual = 313087
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.451 | TNS=-462.481| WHS=0.047  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 167675be7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244591 ; free virtual = 313151

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 167bcfed3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244390 ; free virtual = 312951

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2943
 Number of Nodes with overlaps = 502
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.273 | TNS=-1267.881| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 155ec98d1

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243296 ; free virtual = 311857

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 609
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.864 | TNS=-1178.792| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b83006fa

Time (s): cpu = 00:01:16 ; elapsed = 00:00:43 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243189 ; free virtual = 311750

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 204
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.787 | TNS=-1128.583| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 19740c33f

Time (s): cpu = 00:01:28 ; elapsed = 00:00:50 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 243097 ; free virtual = 311659

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.777 | TNS=-1136.616| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 17f04dfd9

Time (s): cpu = 00:01:37 ; elapsed = 00:00:56 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244066 ; free virtual = 312626
Phase 4 Rip-up And Reroute | Checksum: 17f04dfd9

Time (s): cpu = 00:01:37 ; elapsed = 00:00:56 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244061 ; free virtual = 312622

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17f04dfd9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:56 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244031 ; free virtual = 312592
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.777 | TNS=-1136.616| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2830e092d

Time (s): cpu = 00:01:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244031 ; free virtual = 312591

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2830e092d

Time (s): cpu = 00:01:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244032 ; free virtual = 312593
Phase 5 Delay and Skew Optimization | Checksum: 2830e092d

Time (s): cpu = 00:01:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244033 ; free virtual = 312593

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22a59af8b

Time (s): cpu = 00:01:40 ; elapsed = 00:00:57 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244025 ; free virtual = 312586
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.764 | TNS=-1130.958| WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22a59af8b

Time (s): cpu = 00:01:40 ; elapsed = 00:00:57 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244024 ; free virtual = 312585
Phase 6 Post Hold Fix | Checksum: 22a59af8b

Time (s): cpu = 00:01:40 ; elapsed = 00:00:57 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244024 ; free virtual = 312585

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.04536 %
  Global Horizontal Routing Utilization  = 5.04074 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1c14b6a0a

Time (s): cpu = 00:01:40 ; elapsed = 00:00:57 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244021 ; free virtual = 312582

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c14b6a0a

Time (s): cpu = 00:01:40 ; elapsed = 00:00:57 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244020 ; free virtual = 312581

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f9e6c167

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244020 ; free virtual = 312581

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.764 | TNS=-1130.958| WHS=0.056  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: f9e6c167

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244016 ; free virtual = 312576
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244065 ; free virtual = 312625

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:04 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244065 ; free virtual = 312626
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244063 ; free virtual = 312624
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244050 ; free virtual = 312615
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3070.059 ; gain = 0.000 ; free physical = 244026 ; free virtual = 312606
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3102.074 ; gain = 0.000 ; free physical = 243513 ; free virtual = 312081
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:08:36 2022...
