#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Feb  4 14:28:08 2024
# Process ID: 33084
# Current directory: F:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.runs/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0_synth_1
# Command line: vivado.exe -log Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0.tcl
# Log file: F:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.runs/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0_synth_1/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0.vds
# Journal file: F:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.runs/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0_synth_1\vivado.jou
# Running On: DESKTOP-LF8951D, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 16, Host memory: 34276 MB
#-----------------------------------------------------------
source Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/MastersProgram/ECE6740/IPRepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12300
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.363 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'clr' is neither a static name nor a globally static expression [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/synth/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0.vhd:84]
INFO: [Synth 8-3491] module 'axi_sqrt_bd' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ipshared/52bb/src/axi_sqrt_bd.vhd:14' bound to instance 'U0' of component 'axi_sqrt_bd' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/synth/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'axi_sqrt_bd' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ipshared/52bb/src/axi_sqrt_bd.vhd:46]
INFO: [Synth 8-3491] module 'axi_sqrt_bd_mypi_axi_seq_sqrt_0_0' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0/synth/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0.vhd:56' bound to instance 'mypi_axi_seq_sqrt_0' of component 'axi_sqrt_bd_mypi_axi_seq_sqrt_0_0' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ipshared/52bb/src/axi_sqrt_bd.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_sqrt_bd_mypi_axi_seq_sqrt_0_0' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0/synth/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mypi_axi_seq_sqrt_v1_0' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0/hdl/mypi_axi_seq_sqrt_v1_0.vhd:5' bound to instance 'U0' of component 'mypi_axi_seq_sqrt_v1_0' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0/synth/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'mypi_axi_seq_sqrt_v1_0' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0/hdl/mypi_axi_seq_sqrt_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mypi_axi_seq_sqrt_v1_0_S00_AXI' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0/hdl/mypi_axi_seq_sqrt_v1_0_S00_AXI.vhd:5' bound to instance 'mypi_axi_seq_sqrt_v1_0_S00_AXI_inst' of component 'mypi_axi_seq_sqrt_v1_0_S00_AXI' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0/hdl/mypi_axi_seq_sqrt_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mypi_axi_seq_sqrt_v1_0_S00_AXI' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0/hdl/mypi_axi_seq_sqrt_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-226] default block is never used [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0/hdl/mypi_axi_seq_sqrt_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-226] default block is never used [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0/hdl/mypi_axi_seq_sqrt_v1_0_S00_AXI.vhd:354]
INFO: [Synth 8-256] done synthesizing module 'mypi_axi_seq_sqrt_v1_0_S00_AXI' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0/hdl/mypi_axi_seq_sqrt_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'mypi_axi_seq_sqrt_v1_0' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0/hdl/mypi_axi_seq_sqrt_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'axi_sqrt_bd_mypi_axi_seq_sqrt_0_0' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0/synth/axi_sqrt_bd_mypi_axi_seq_sqrt_0_0.vhd:82]
INFO: [Synth 8-3491] module 'axi_sqrt_bd_mypi_seqdeta_top_0_0' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/synth/axi_sqrt_bd_mypi_seqdeta_top_0_0.vhd:56' bound to instance 'mypi_seqdeta_top_0' of component 'axi_sqrt_bd_mypi_seqdeta_top_0_0' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ipshared/52bb/src/axi_sqrt_bd.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sqrt_bd_mypi_seqdeta_top_0_0' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/synth/axi_sqrt_bd_mypi_seqdeta_top_0_0.vhd:65]
INFO: [Synth 8-3491] module 'seqdeta_top' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta_top.vhd:5' bound to instance 'U0' of component 'seqdeta_top' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/synth/axi_sqrt_bd_mypi_seqdeta_top_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'seqdeta_top' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta_top.vhd:13]
INFO: [Synth 8-3491] module 'clock_pulse' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/clock_pulse.vhd:5' bound to instance 'SeqInut' of component 'clock_pulse' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta_top.vhd:61]
INFO: [Synth 8-638] synthesizing module 'clock_pulse' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/clock_pulse.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'clock_pulse' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/clock_pulse.vhd:14]
INFO: [Synth 8-3491] module 'clkdiv' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/clkdiv.vhd:6' bound to instance 'lockinInput' of component 'clkdiv' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta_top.vhd:68]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/clkdiv.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/clkdiv.vhd:14]
INFO: [Synth 8-3491] module 'seqdeta' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta.vhd:5' bound to instance 'U3' of component 'seqdeta' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta_top.vhd:75]
INFO: [Synth 8-638] synthesizing module 'seqdeta' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'seqdeta' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta.vhd:12]
INFO: [Synth 8-3491] module 'seqRead16' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqRead16.vhd:6' bound to instance 'U4' of component 'seqRead16' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'seqRead16' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqRead16.vhd:15]
WARNING: [Synth 8-614] signal 'clk_counter' is read in the process but is not in the sensitivity list [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqRead16.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'seqRead16' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqRead16.vhd:15]
INFO: [Synth 8-3491] module 'sqrt' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrt.vhd:34' bound to instance 'U5' of component 'sqrt' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta_top.vhd:91]
INFO: [Synth 8-638] synthesizing module 'sqrt' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrt.vhd:43]
INFO: [Synth 8-3491] module 'sqrtctl' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrtctl.vhd:34' bound to instance 'sqrt1' of component 'sqrtCtl' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrt.vhd:70]
INFO: [Synth 8-638] synthesizing module 'sqrtctl' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrtctl.vhd:45]
INFO: [Synth 8-226] default block is never used [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrtctl.vhd:63]
INFO: [Synth 8-226] default block is never used [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrtctl.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'sqrtctl' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrtctl.vhd:45]
INFO: [Synth 8-3491] module 'sqrtPath' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrtPath.vhd:34' bound to instance 'sqrt2' of component 'sqrtPath' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrt.vhd:74]
INFO: [Synth 8-638] synthesizing module 'sqrtPath' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrtPath.vhd:46]
	Parameter N bound to: 16 - type: integer 
	Parameter bit0 bound to: 1'b0 
	Parameter bit1 bound to: 1'b0 
INFO: [Synth 8-3491] module 'regr' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/regr.vhd:34' bound to instance 'aReg' of component 'regr' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrtPath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'regr' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/regr.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'regr' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/regr.vhd:45]
	Parameter N bound to: 17 - type: integer 
	Parameter bit0 bound to: 1'b1 
	Parameter bit1 bound to: 1'b0 
INFO: [Synth 8-3491] module 'regr' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/regr.vhd:34' bound to instance 'sqReg' of component 'regr' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrtPath.vhd:95]
INFO: [Synth 8-638] synthesizing module 'regr__parameterized1' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/regr.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'regr__parameterized1' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/regr.vhd:45]
	Parameter N bound to: 9 - type: integer 
	Parameter bit0 bound to: 1'b1 
	Parameter bit1 bound to: 1'b1 
INFO: [Synth 8-3491] module 'regr' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/regr.vhd:34' bound to instance 'delReg' of component 'regr' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrtPath.vhd:99]
INFO: [Synth 8-638] synthesizing module 'regr__parameterized3' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/regr.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'regr__parameterized3' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/regr.vhd:45]
	Parameter N bound to: 8 - type: integer 
	Parameter bit0 bound to: 1'b0 
	Parameter bit1 bound to: 1'b0 
INFO: [Synth 8-3491] module 'regr' declared at 'f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/regr.vhd:34' bound to instance 'outReg' of component 'regr' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrtPath.vhd:105]
INFO: [Synth 8-638] synthesizing module 'regr__parameterized5' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/regr.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'regr__parameterized5' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/regr.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'sqrtPath' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrtPath.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sqrt' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/sqrt.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'seqdeta_top' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta_top.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'axi_sqrt_bd_mypi_seqdeta_top_0_0' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/synth/axi_sqrt_bd_mypi_seqdeta_top_0_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'axi_sqrt_bd' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ipshared/52bb/src/axi_sqrt_bd.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0' (0#1) [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/synth/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0.vhd:84]
WARNING: [Synth 8-7129] Port btn[3] in module seqdeta_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module seqdeta_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module mypi_axi_seq_sqrt_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module mypi_axi_seq_sqrt_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module mypi_axi_seq_sqrt_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module mypi_axi_seq_sqrt_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module mypi_axi_seq_sqrt_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module mypi_axi_seq_sqrt_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1275.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1275.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1275.363 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1275.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_ooc.xdc] for cell 'U0'
Parsing XDC File [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/PYNQ-Z1_C.xdc] for cell 'U0/mypi_seqdeta_top_0/U0'
WARNING: [Vivado 12-584] No ports matched 'ck_io[28]'. [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/PYNQ-Z1_C.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/PYNQ-Z1_C.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io[35]'. [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/PYNQ-Z1_C.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/PYNQ-Z1_C.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/PYNQ-Z1_C.xdc] for cell 'U0/mypi_seqdeta_top_0/U0'
Parsing XDC File [F:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.runs/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.runs/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.runs/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1335.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1338.207 ; gain = 2.703
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0/mypi_seqdeta_top_0/U0. (constraint file  F:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.runs/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0_synth_1/dont_touch.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  F:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.runs/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0_synth_1/dont_touch.xdc, line 18).
Applied set_property KEEP_HIERARCHY = SOFT for U0/mypi_axi_seq_sqrt_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/mypi_seqdeta_top_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'seqdeta'
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'sqrtctl'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta.vhd:22]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta.vhd:22]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                      s5 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'seqdeta'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [f:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.gen/sources_1/bd/Lab2_Axi_Int_seq_sqrt/ip/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0/src/axi_sqrt_bd_mypi_seqdeta_top_0_0/src/seqdeta.vhd:22]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                               00 |                               00
                    test |                               01 |                               01
                  update |                               10 |                               10
                    done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'sqrtctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port btn[3] in module seqdeta_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module seqdeta_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module axi_sqrt_bd_mypi_axi_seq_sqrt_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module axi_sqrt_bd_mypi_axi_seq_sqrt_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module axi_sqrt_bd_mypi_axi_seq_sqrt_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module axi_sqrt_bd_mypi_axi_seq_sqrt_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module axi_sqrt_bd_mypi_axi_seq_sqrt_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module axi_sqrt_bd_mypi_axi_seq_sqrt_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    28|
|2     |LUT1   |    35|
|3     |LUT2   |    17|
|4     |LUT3   |     5|
|5     |LUT4   |    47|
|6     |LUT5   |    25|
|7     |LUT6   |    45|
|8     |FDCE   |   113|
|9     |FDPE   |     3|
|10    |FDRE   |   167|
|11    |FDSE   |     3|
|12    |LD     |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1338.207 ; gain = 62.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1338.207 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1338.207 ; gain = 62.844
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1338.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1338.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

Synth Design complete, checksum: f65c4448
INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 24 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1338.207 ; gain = 62.844
INFO: [Common 17-1381] The checkpoint 'F:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.runs/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0_synth_1/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/MastersProgram/ECE6740/Labs/Lab2/PartB/PartB_Inter/PartB_Inter.runs/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0_synth_1/Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0_utilization_synth.rpt -pb Lab2_Axi_Int_seq_sqrt_mypi_axi_sqrt_bd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 14:28:44 2024...
