201 229 239 239 239 239 1 1 0 0 8 0 8
00 | 0000 0 track 0
00 | 0001 0
00 | 0002 0
00 | 0003 0
00 | 0004 0 track 1
00 | 0005 0
00 | 0006 0
00 | 0007 0
00 | 0008 0000 wClock 0
00 | 0009 0001
00 | 0010 0002
00 | 0011 0003
00 | 0012 0004
00 | 0013 0005
00 | 0014 0006
00 | 0015 0007
00 | 0016 0008 $ret:1, 
00 | 0017 0009 msgp:2, 
00 | 0018 0010 
00 | 0019 0011 msg:25, 
00 | 0020 0012 
00 | 0021 0013 
00 | 0022 0014 
00 | 0023 0015 
00 | 0024 0016 
00 | 0025 0017 
00 | 0026 0018 
00 | 0027 0019 
00 | 0028 0020 
00 | 0029 0021 
00 | 0030 0022 
00 | 0031 0023 
00 | 0032 0024 
00 | 0033 0025 
00 | 0034 0026 
00 | 0035 0027 
00 | 0036 0028 
00 | 0037 0029 
00 | 0038 0030 
00 | 0039 0031 
00 | 0040 0032 
00 | 0041 0033 
00 | 0042 0034 
00 | 0043 0035 
00 | 0044 0036 msg2:25, 
00 | 0045 0037 
00 | 0046 0038 
00 | 0047 0039 
00 | 0048 0040 
00 | 0049 0041 
00 | 0050 0042 
00 | 0051 0043 
00 | 0052 0044 
00 | 0053 0045 
00 | 0054 0046 
00 | 0055 0047 
00 | 0056 0048 
00 | 0057 0049 
00 | 0058 0050 
00 | 0059 0051 
00 | 0060 0052 
00 | 0061 0053 
00 | 0062 0054 
00 | 0063 0055 
00 | 0064 0056 
00 | 0065 0057 
00 | 0066 0058 
00 | 0067 0059 
00 | 0068 0060 
00 | 0069 0061 msg2p:2, 
00 | 0070 0062 
00 | 0071 0063 data:20, 
00 | 0072 0064 
00 | 0073 0065 
00 | 0074 0066 
00 | 0075 0067 
00 | 0076 0068 
00 | 0077 0069 
00 | 0078 0070 
00 | 0079 0071 
00 | 0080 0072 
00 | 0081 0073 
00 | 0082 0074 
00 | 0083 0075 
00 | 0084 0076 
00 | 0085 0077 
00 | 0086 0078 
00 | 0087 0079 
00 | 0088 0080 
00 | 0089 0081 
00 | 0090 0082 
00 | 0091 0083 data2:20, 
00 | 0092 0084 
00 | 0093 0085 
00 | 0094 0086 
00 | 0095 0087 
00 | 0096 0088 
00 | 0097 0089 
00 | 0098 0090 
00 | 0099 0091 
00 | 0100 0092 
00 | 0101 0093 
00 | 0102 0094 
00 | 0103 0095 
00 | 0104 0096 
00 | 0105 0097 
00 | 0106 0098 
00 | 0107 0099 
00 | 0108 0100 
00 | 0109 0101 
00 | 0110 0102 
00 | 0111 0103 datap:2, 
00 | 0112 0104 
00 | 0113 0105 vetor:20, 
00 | 0114 0106 
00 | 0115 0107 
00 | 0116 0108 
00 | 0117 0109 
00 | 0118 0110 
00 | 0119 0111 
00 | 0120 0112 
00 | 0121 0113 
00 | 0122 0114 
00 | 0123 0115 
00 | 0124 0116 
00 | 0125 0117 
00 | 0126 0118 
00 | 0127 0119 
00 | 0128 0120 
00 | 0129 0121 
00 | 0130 0122 
00 | 0131 0123 
00 | 0132 0124 
00 | 0133 0125 vetorp:40, 
00 | 0134 0126 
00 | 0135 0127 
00 | 0136 0128 
00 | 0137 0129 
00 | 0138 0130 
00 | 0139 0131 
00 | 0140 0132 
00 | 0141 0133 
00 | 0142 0134 
00 | 0143 0135 
00 | 0144 0136 
00 | 0145 0137 
00 | 0146 0138 
00 | 0147 0139 
00 | 0148 0140 
00 | 0149 0141 
00 | 0150 0142 
00 | 0151 0143 
00 | 0152 0144 
00 | 0153 0145 
00 | 0154 0146 
00 | 0155 0147 
00 | 0156 0148 
00 | 0157 0149 
00 | 0158 0150 
00 | 0159 0151 
00 | 0160 0152 
00 | 0161 0153 
00 | 0162 0154 
00 | 0163 0155 
00 | 0164 0156 
00 | 0165 0157 
00 | 0166 0158 
00 | 0167 0159 
00 | 0168 0160 
00 | 0169 0161 
00 | 0170 0162 
00 | 0171 0163 
00 | 0172 0164 
00 | 0173 0165 x:2, 
00 | 0174 0166 
00 | 0175 0167 xp:2, 
00 | 0176 0168 
00 | 0177 0169 ee:1, 
00 | 0178 0170 ee_awt0, 
00 | 0179 0171 data5:20, 
00 | 0180 0172 
00 | 0181 0173 
00 | 0182 0174 
00 | 0183 0175 
00 | 0184 0176 
00 | 0185 0177 
00 | 0186 0178 
00 | 0187 0179 
00 | 0188 0180 
00 | 0189 0181 
00 | 0190 0182 
00 | 0191 0183 
00 | 0192 0184 
00 | 0193 0185 
00 | 0194 0186 
00 | 0195 0187 
00 | 0196 0188 
00 | 0197 0189 
00 | 0198 0190 
00 | 0199 0191 data5p:2, 
00 | 0200 0192 
e0 | 0201 e0 set16_c ubyte 170 0           | event ee = 0 gates
aa | 0202 aa 
00 | 0203 00 
78 | 0204 78 memclr 171 0                  | clear ee 0 wait(s) 
ab | 0205 ab 
00 | 0206 00 
a5 | 0207 a5 clken_c 0 1000 8              | clock enable Awake_1000_8 1000msec
00 | 0208 00 
03 | 0209 03 
e8 | 0210 e8 
00 | 0211 00 
08 | 0212 08 
01 | 0213 01 end                           | end
28 | 0214 28 push_c 165                    | push &x
a5 | 0215 a5 
59 | 0216 59 inc ushort                    | inc ushort
75 | 0217 75 exec 5                        | goto  5
00 | 0218 00 
05 | 0219 05 
78 | 0220 78 memclr 0 8                    | clear WClocks gates from 0 to 1
00 | 0221 00 
08 | 0222 08 
01 | 0223 01 end                           | end
78 | 0224 78 memclr 0 8                    | clear WClocks gates from 0 to 1
00 | 0225 00 
08 | 0226 08 
01 | 0227 01 end                           | end program
01 | 0228 01 end                           | end
01 | 0229 01 L1(0x01) => 201 (0xc9)
c9 | 0230 c9 
08 | 0231 08 L8(0x08) => 214 (0xd6)
d6 | 0232 d6 
03 | 0233 03 L3(0x03) => 224 (0xe0)
e0 | 0234 e0 
07 | 0235 07 L7(0x07) => 220 (0xdc)
dc | 0236 dc 
05 | 0237 05 L5(0x05) => 207 (0xcf)
cf | 0238 cf 
