// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Sobel_vxConvertColor_tile_Loop_l1_pr_2_HH_
#define _Sobel_vxConvertColor_tile_Loop_l1_pr_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct Sobel_vxConvertColor_tile_Loop_l1_pr_2 : public sc_module {
    // Port declarations 763
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > src_V_pixel_0_r_TDATA;
    sc_in< sc_logic > src_V_pixel_0_r_TVALID;
    sc_out< sc_logic > src_V_pixel_0_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_1_r_TDATA;
    sc_in< sc_logic > src_V_pixel_1_r_TVALID;
    sc_out< sc_logic > src_V_pixel_1_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_2_r_TDATA;
    sc_in< sc_logic > src_V_pixel_2_r_TVALID;
    sc_out< sc_logic > src_V_pixel_2_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_3_r_TDATA;
    sc_in< sc_logic > src_V_pixel_3_r_TVALID;
    sc_out< sc_logic > src_V_pixel_3_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_4_r_TDATA;
    sc_in< sc_logic > src_V_pixel_4_r_TVALID;
    sc_out< sc_logic > src_V_pixel_4_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_5_r_TDATA;
    sc_in< sc_logic > src_V_pixel_5_r_TVALID;
    sc_out< sc_logic > src_V_pixel_5_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_6_r_TDATA;
    sc_in< sc_logic > src_V_pixel_6_r_TVALID;
    sc_out< sc_logic > src_V_pixel_6_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_7_r_TDATA;
    sc_in< sc_logic > src_V_pixel_7_r_TVALID;
    sc_out< sc_logic > src_V_pixel_7_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_8_r_TDATA;
    sc_in< sc_logic > src_V_pixel_8_r_TVALID;
    sc_out< sc_logic > src_V_pixel_8_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_9_r_TDATA;
    sc_in< sc_logic > src_V_pixel_9_r_TVALID;
    sc_out< sc_logic > src_V_pixel_9_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_10_r_TDATA;
    sc_in< sc_logic > src_V_pixel_10_r_TVALID;
    sc_out< sc_logic > src_V_pixel_10_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_11_r_TDATA;
    sc_in< sc_logic > src_V_pixel_11_r_TVALID;
    sc_out< sc_logic > src_V_pixel_11_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_12_r_TDATA;
    sc_in< sc_logic > src_V_pixel_12_r_TVALID;
    sc_out< sc_logic > src_V_pixel_12_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_13_r_TDATA;
    sc_in< sc_logic > src_V_pixel_13_r_TVALID;
    sc_out< sc_logic > src_V_pixel_13_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_14_r_TDATA;
    sc_in< sc_logic > src_V_pixel_14_r_TVALID;
    sc_out< sc_logic > src_V_pixel_14_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_15_r_TDATA;
    sc_in< sc_logic > src_V_pixel_15_r_TVALID;
    sc_out< sc_logic > src_V_pixel_15_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_16_r_TDATA;
    sc_in< sc_logic > src_V_pixel_16_r_TVALID;
    sc_out< sc_logic > src_V_pixel_16_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_17_r_TDATA;
    sc_in< sc_logic > src_V_pixel_17_r_TVALID;
    sc_out< sc_logic > src_V_pixel_17_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_18_r_TDATA;
    sc_in< sc_logic > src_V_pixel_18_r_TVALID;
    sc_out< sc_logic > src_V_pixel_18_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_19_r_TDATA;
    sc_in< sc_logic > src_V_pixel_19_r_TVALID;
    sc_out< sc_logic > src_V_pixel_19_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_20_r_TDATA;
    sc_in< sc_logic > src_V_pixel_20_r_TVALID;
    sc_out< sc_logic > src_V_pixel_20_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_21_r_TDATA;
    sc_in< sc_logic > src_V_pixel_21_r_TVALID;
    sc_out< sc_logic > src_V_pixel_21_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_22_r_TDATA;
    sc_in< sc_logic > src_V_pixel_22_r_TVALID;
    sc_out< sc_logic > src_V_pixel_22_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_23_r_TDATA;
    sc_in< sc_logic > src_V_pixel_23_r_TVALID;
    sc_out< sc_logic > src_V_pixel_23_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_24_r_TDATA;
    sc_in< sc_logic > src_V_pixel_24_r_TVALID;
    sc_out< sc_logic > src_V_pixel_24_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_25_r_TDATA;
    sc_in< sc_logic > src_V_pixel_25_r_TVALID;
    sc_out< sc_logic > src_V_pixel_25_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_26_r_TDATA;
    sc_in< sc_logic > src_V_pixel_26_r_TVALID;
    sc_out< sc_logic > src_V_pixel_26_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_27_r_TDATA;
    sc_in< sc_logic > src_V_pixel_27_r_TVALID;
    sc_out< sc_logic > src_V_pixel_27_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_28_r_TDATA;
    sc_in< sc_logic > src_V_pixel_28_r_TVALID;
    sc_out< sc_logic > src_V_pixel_28_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_29_r_TDATA;
    sc_in< sc_logic > src_V_pixel_29_r_TVALID;
    sc_out< sc_logic > src_V_pixel_29_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_30_r_TDATA;
    sc_in< sc_logic > src_V_pixel_30_r_TVALID;
    sc_out< sc_logic > src_V_pixel_30_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_31_r_TDATA;
    sc_in< sc_logic > src_V_pixel_31_r_TVALID;
    sc_out< sc_logic > src_V_pixel_31_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_32_r_TDATA;
    sc_in< sc_logic > src_V_pixel_32_r_TVALID;
    sc_out< sc_logic > src_V_pixel_32_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_33_r_TDATA;
    sc_in< sc_logic > src_V_pixel_33_r_TVALID;
    sc_out< sc_logic > src_V_pixel_33_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_34_r_TDATA;
    sc_in< sc_logic > src_V_pixel_34_r_TVALID;
    sc_out< sc_logic > src_V_pixel_34_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_35_r_TDATA;
    sc_in< sc_logic > src_V_pixel_35_r_TVALID;
    sc_out< sc_logic > src_V_pixel_35_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_36_r_TDATA;
    sc_in< sc_logic > src_V_pixel_36_r_TVALID;
    sc_out< sc_logic > src_V_pixel_36_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_37_r_TDATA;
    sc_in< sc_logic > src_V_pixel_37_r_TVALID;
    sc_out< sc_logic > src_V_pixel_37_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_38_r_TDATA;
    sc_in< sc_logic > src_V_pixel_38_r_TVALID;
    sc_out< sc_logic > src_V_pixel_38_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_39_r_TDATA;
    sc_in< sc_logic > src_V_pixel_39_r_TVALID;
    sc_out< sc_logic > src_V_pixel_39_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_40_r_TDATA;
    sc_in< sc_logic > src_V_pixel_40_r_TVALID;
    sc_out< sc_logic > src_V_pixel_40_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_41_r_TDATA;
    sc_in< sc_logic > src_V_pixel_41_r_TVALID;
    sc_out< sc_logic > src_V_pixel_41_r_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_0_g_TDATA;
    sc_in< sc_logic > src_V_pixel_0_g_TVALID;
    sc_out< sc_logic > src_V_pixel_0_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_1_g_TDATA;
    sc_in< sc_logic > src_V_pixel_1_g_TVALID;
    sc_out< sc_logic > src_V_pixel_1_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_2_g_TDATA;
    sc_in< sc_logic > src_V_pixel_2_g_TVALID;
    sc_out< sc_logic > src_V_pixel_2_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_3_g_TDATA;
    sc_in< sc_logic > src_V_pixel_3_g_TVALID;
    sc_out< sc_logic > src_V_pixel_3_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_4_g_TDATA;
    sc_in< sc_logic > src_V_pixel_4_g_TVALID;
    sc_out< sc_logic > src_V_pixel_4_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_5_g_TDATA;
    sc_in< sc_logic > src_V_pixel_5_g_TVALID;
    sc_out< sc_logic > src_V_pixel_5_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_6_g_TDATA;
    sc_in< sc_logic > src_V_pixel_6_g_TVALID;
    sc_out< sc_logic > src_V_pixel_6_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_7_g_TDATA;
    sc_in< sc_logic > src_V_pixel_7_g_TVALID;
    sc_out< sc_logic > src_V_pixel_7_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_8_g_TDATA;
    sc_in< sc_logic > src_V_pixel_8_g_TVALID;
    sc_out< sc_logic > src_V_pixel_8_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_9_g_TDATA;
    sc_in< sc_logic > src_V_pixel_9_g_TVALID;
    sc_out< sc_logic > src_V_pixel_9_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_10_g_TDATA;
    sc_in< sc_logic > src_V_pixel_10_g_TVALID;
    sc_out< sc_logic > src_V_pixel_10_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_11_g_TDATA;
    sc_in< sc_logic > src_V_pixel_11_g_TVALID;
    sc_out< sc_logic > src_V_pixel_11_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_12_g_TDATA;
    sc_in< sc_logic > src_V_pixel_12_g_TVALID;
    sc_out< sc_logic > src_V_pixel_12_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_13_g_TDATA;
    sc_in< sc_logic > src_V_pixel_13_g_TVALID;
    sc_out< sc_logic > src_V_pixel_13_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_14_g_TDATA;
    sc_in< sc_logic > src_V_pixel_14_g_TVALID;
    sc_out< sc_logic > src_V_pixel_14_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_15_g_TDATA;
    sc_in< sc_logic > src_V_pixel_15_g_TVALID;
    sc_out< sc_logic > src_V_pixel_15_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_16_g_TDATA;
    sc_in< sc_logic > src_V_pixel_16_g_TVALID;
    sc_out< sc_logic > src_V_pixel_16_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_17_g_TDATA;
    sc_in< sc_logic > src_V_pixel_17_g_TVALID;
    sc_out< sc_logic > src_V_pixel_17_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_18_g_TDATA;
    sc_in< sc_logic > src_V_pixel_18_g_TVALID;
    sc_out< sc_logic > src_V_pixel_18_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_19_g_TDATA;
    sc_in< sc_logic > src_V_pixel_19_g_TVALID;
    sc_out< sc_logic > src_V_pixel_19_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_20_g_TDATA;
    sc_in< sc_logic > src_V_pixel_20_g_TVALID;
    sc_out< sc_logic > src_V_pixel_20_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_21_g_TDATA;
    sc_in< sc_logic > src_V_pixel_21_g_TVALID;
    sc_out< sc_logic > src_V_pixel_21_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_22_g_TDATA;
    sc_in< sc_logic > src_V_pixel_22_g_TVALID;
    sc_out< sc_logic > src_V_pixel_22_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_23_g_TDATA;
    sc_in< sc_logic > src_V_pixel_23_g_TVALID;
    sc_out< sc_logic > src_V_pixel_23_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_24_g_TDATA;
    sc_in< sc_logic > src_V_pixel_24_g_TVALID;
    sc_out< sc_logic > src_V_pixel_24_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_25_g_TDATA;
    sc_in< sc_logic > src_V_pixel_25_g_TVALID;
    sc_out< sc_logic > src_V_pixel_25_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_26_g_TDATA;
    sc_in< sc_logic > src_V_pixel_26_g_TVALID;
    sc_out< sc_logic > src_V_pixel_26_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_27_g_TDATA;
    sc_in< sc_logic > src_V_pixel_27_g_TVALID;
    sc_out< sc_logic > src_V_pixel_27_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_28_g_TDATA;
    sc_in< sc_logic > src_V_pixel_28_g_TVALID;
    sc_out< sc_logic > src_V_pixel_28_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_29_g_TDATA;
    sc_in< sc_logic > src_V_pixel_29_g_TVALID;
    sc_out< sc_logic > src_V_pixel_29_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_30_g_TDATA;
    sc_in< sc_logic > src_V_pixel_30_g_TVALID;
    sc_out< sc_logic > src_V_pixel_30_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_31_g_TDATA;
    sc_in< sc_logic > src_V_pixel_31_g_TVALID;
    sc_out< sc_logic > src_V_pixel_31_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_32_g_TDATA;
    sc_in< sc_logic > src_V_pixel_32_g_TVALID;
    sc_out< sc_logic > src_V_pixel_32_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_33_g_TDATA;
    sc_in< sc_logic > src_V_pixel_33_g_TVALID;
    sc_out< sc_logic > src_V_pixel_33_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_34_g_TDATA;
    sc_in< sc_logic > src_V_pixel_34_g_TVALID;
    sc_out< sc_logic > src_V_pixel_34_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_35_g_TDATA;
    sc_in< sc_logic > src_V_pixel_35_g_TVALID;
    sc_out< sc_logic > src_V_pixel_35_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_36_g_TDATA;
    sc_in< sc_logic > src_V_pixel_36_g_TVALID;
    sc_out< sc_logic > src_V_pixel_36_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_37_g_TDATA;
    sc_in< sc_logic > src_V_pixel_37_g_TVALID;
    sc_out< sc_logic > src_V_pixel_37_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_38_g_TDATA;
    sc_in< sc_logic > src_V_pixel_38_g_TVALID;
    sc_out< sc_logic > src_V_pixel_38_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_39_g_TDATA;
    sc_in< sc_logic > src_V_pixel_39_g_TVALID;
    sc_out< sc_logic > src_V_pixel_39_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_40_g_TDATA;
    sc_in< sc_logic > src_V_pixel_40_g_TVALID;
    sc_out< sc_logic > src_V_pixel_40_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_41_g_TDATA;
    sc_in< sc_logic > src_V_pixel_41_g_TVALID;
    sc_out< sc_logic > src_V_pixel_41_g_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_0_b_TDATA;
    sc_in< sc_logic > src_V_pixel_0_b_TVALID;
    sc_out< sc_logic > src_V_pixel_0_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_1_b_TDATA;
    sc_in< sc_logic > src_V_pixel_1_b_TVALID;
    sc_out< sc_logic > src_V_pixel_1_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_2_b_TDATA;
    sc_in< sc_logic > src_V_pixel_2_b_TVALID;
    sc_out< sc_logic > src_V_pixel_2_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_3_b_TDATA;
    sc_in< sc_logic > src_V_pixel_3_b_TVALID;
    sc_out< sc_logic > src_V_pixel_3_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_4_b_TDATA;
    sc_in< sc_logic > src_V_pixel_4_b_TVALID;
    sc_out< sc_logic > src_V_pixel_4_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_5_b_TDATA;
    sc_in< sc_logic > src_V_pixel_5_b_TVALID;
    sc_out< sc_logic > src_V_pixel_5_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_6_b_TDATA;
    sc_in< sc_logic > src_V_pixel_6_b_TVALID;
    sc_out< sc_logic > src_V_pixel_6_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_7_b_TDATA;
    sc_in< sc_logic > src_V_pixel_7_b_TVALID;
    sc_out< sc_logic > src_V_pixel_7_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_8_b_TDATA;
    sc_in< sc_logic > src_V_pixel_8_b_TVALID;
    sc_out< sc_logic > src_V_pixel_8_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_9_b_TDATA;
    sc_in< sc_logic > src_V_pixel_9_b_TVALID;
    sc_out< sc_logic > src_V_pixel_9_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_10_b_TDATA;
    sc_in< sc_logic > src_V_pixel_10_b_TVALID;
    sc_out< sc_logic > src_V_pixel_10_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_11_b_TDATA;
    sc_in< sc_logic > src_V_pixel_11_b_TVALID;
    sc_out< sc_logic > src_V_pixel_11_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_12_b_TDATA;
    sc_in< sc_logic > src_V_pixel_12_b_TVALID;
    sc_out< sc_logic > src_V_pixel_12_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_13_b_TDATA;
    sc_in< sc_logic > src_V_pixel_13_b_TVALID;
    sc_out< sc_logic > src_V_pixel_13_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_14_b_TDATA;
    sc_in< sc_logic > src_V_pixel_14_b_TVALID;
    sc_out< sc_logic > src_V_pixel_14_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_15_b_TDATA;
    sc_in< sc_logic > src_V_pixel_15_b_TVALID;
    sc_out< sc_logic > src_V_pixel_15_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_16_b_TDATA;
    sc_in< sc_logic > src_V_pixel_16_b_TVALID;
    sc_out< sc_logic > src_V_pixel_16_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_17_b_TDATA;
    sc_in< sc_logic > src_V_pixel_17_b_TVALID;
    sc_out< sc_logic > src_V_pixel_17_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_18_b_TDATA;
    sc_in< sc_logic > src_V_pixel_18_b_TVALID;
    sc_out< sc_logic > src_V_pixel_18_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_19_b_TDATA;
    sc_in< sc_logic > src_V_pixel_19_b_TVALID;
    sc_out< sc_logic > src_V_pixel_19_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_20_b_TDATA;
    sc_in< sc_logic > src_V_pixel_20_b_TVALID;
    sc_out< sc_logic > src_V_pixel_20_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_21_b_TDATA;
    sc_in< sc_logic > src_V_pixel_21_b_TVALID;
    sc_out< sc_logic > src_V_pixel_21_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_22_b_TDATA;
    sc_in< sc_logic > src_V_pixel_22_b_TVALID;
    sc_out< sc_logic > src_V_pixel_22_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_23_b_TDATA;
    sc_in< sc_logic > src_V_pixel_23_b_TVALID;
    sc_out< sc_logic > src_V_pixel_23_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_24_b_TDATA;
    sc_in< sc_logic > src_V_pixel_24_b_TVALID;
    sc_out< sc_logic > src_V_pixel_24_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_25_b_TDATA;
    sc_in< sc_logic > src_V_pixel_25_b_TVALID;
    sc_out< sc_logic > src_V_pixel_25_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_26_b_TDATA;
    sc_in< sc_logic > src_V_pixel_26_b_TVALID;
    sc_out< sc_logic > src_V_pixel_26_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_27_b_TDATA;
    sc_in< sc_logic > src_V_pixel_27_b_TVALID;
    sc_out< sc_logic > src_V_pixel_27_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_28_b_TDATA;
    sc_in< sc_logic > src_V_pixel_28_b_TVALID;
    sc_out< sc_logic > src_V_pixel_28_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_29_b_TDATA;
    sc_in< sc_logic > src_V_pixel_29_b_TVALID;
    sc_out< sc_logic > src_V_pixel_29_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_30_b_TDATA;
    sc_in< sc_logic > src_V_pixel_30_b_TVALID;
    sc_out< sc_logic > src_V_pixel_30_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_31_b_TDATA;
    sc_in< sc_logic > src_V_pixel_31_b_TVALID;
    sc_out< sc_logic > src_V_pixel_31_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_32_b_TDATA;
    sc_in< sc_logic > src_V_pixel_32_b_TVALID;
    sc_out< sc_logic > src_V_pixel_32_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_33_b_TDATA;
    sc_in< sc_logic > src_V_pixel_33_b_TVALID;
    sc_out< sc_logic > src_V_pixel_33_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_34_b_TDATA;
    sc_in< sc_logic > src_V_pixel_34_b_TVALID;
    sc_out< sc_logic > src_V_pixel_34_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_35_b_TDATA;
    sc_in< sc_logic > src_V_pixel_35_b_TVALID;
    sc_out< sc_logic > src_V_pixel_35_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_36_b_TDATA;
    sc_in< sc_logic > src_V_pixel_36_b_TVALID;
    sc_out< sc_logic > src_V_pixel_36_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_37_b_TDATA;
    sc_in< sc_logic > src_V_pixel_37_b_TVALID;
    sc_out< sc_logic > src_V_pixel_37_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_38_b_TDATA;
    sc_in< sc_logic > src_V_pixel_38_b_TVALID;
    sc_out< sc_logic > src_V_pixel_38_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_39_b_TDATA;
    sc_in< sc_logic > src_V_pixel_39_b_TVALID;
    sc_out< sc_logic > src_V_pixel_39_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_40_b_TDATA;
    sc_in< sc_logic > src_V_pixel_40_b_TVALID;
    sc_out< sc_logic > src_V_pixel_40_b_TREADY;
    sc_in< sc_lv<8> > src_V_pixel_41_b_TDATA;
    sc_in< sc_logic > src_V_pixel_41_b_TVALID;
    sc_out< sc_logic > src_V_pixel_41_b_TREADY;
    sc_out< sc_lv<8> > strm_in_V_pixel_0_r_din;
    sc_in< sc_logic > strm_in_V_pixel_0_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_0_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_1_r_din;
    sc_in< sc_logic > strm_in_V_pixel_1_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_1_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_2_r_din;
    sc_in< sc_logic > strm_in_V_pixel_2_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_2_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_3_r_din;
    sc_in< sc_logic > strm_in_V_pixel_3_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_3_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_4_r_din;
    sc_in< sc_logic > strm_in_V_pixel_4_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_4_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_5_r_din;
    sc_in< sc_logic > strm_in_V_pixel_5_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_5_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_6_r_din;
    sc_in< sc_logic > strm_in_V_pixel_6_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_6_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_7_r_din;
    sc_in< sc_logic > strm_in_V_pixel_7_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_7_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_8_r_din;
    sc_in< sc_logic > strm_in_V_pixel_8_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_8_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_9_r_din;
    sc_in< sc_logic > strm_in_V_pixel_9_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_9_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_10_r_din;
    sc_in< sc_logic > strm_in_V_pixel_10_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_10_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_11_r_din;
    sc_in< sc_logic > strm_in_V_pixel_11_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_11_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_12_r_din;
    sc_in< sc_logic > strm_in_V_pixel_12_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_12_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_13_r_din;
    sc_in< sc_logic > strm_in_V_pixel_13_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_13_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_14_r_din;
    sc_in< sc_logic > strm_in_V_pixel_14_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_14_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_15_r_din;
    sc_in< sc_logic > strm_in_V_pixel_15_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_15_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_16_r_din;
    sc_in< sc_logic > strm_in_V_pixel_16_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_16_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_17_r_din;
    sc_in< sc_logic > strm_in_V_pixel_17_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_17_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_18_r_din;
    sc_in< sc_logic > strm_in_V_pixel_18_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_18_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_19_r_din;
    sc_in< sc_logic > strm_in_V_pixel_19_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_19_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_20_r_din;
    sc_in< sc_logic > strm_in_V_pixel_20_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_20_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_21_r_din;
    sc_in< sc_logic > strm_in_V_pixel_21_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_21_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_22_r_din;
    sc_in< sc_logic > strm_in_V_pixel_22_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_22_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_23_r_din;
    sc_in< sc_logic > strm_in_V_pixel_23_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_23_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_24_r_din;
    sc_in< sc_logic > strm_in_V_pixel_24_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_24_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_25_r_din;
    sc_in< sc_logic > strm_in_V_pixel_25_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_25_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_26_r_din;
    sc_in< sc_logic > strm_in_V_pixel_26_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_26_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_27_r_din;
    sc_in< sc_logic > strm_in_V_pixel_27_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_27_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_28_r_din;
    sc_in< sc_logic > strm_in_V_pixel_28_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_28_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_29_r_din;
    sc_in< sc_logic > strm_in_V_pixel_29_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_29_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_30_r_din;
    sc_in< sc_logic > strm_in_V_pixel_30_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_30_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_31_r_din;
    sc_in< sc_logic > strm_in_V_pixel_31_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_31_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_32_r_din;
    sc_in< sc_logic > strm_in_V_pixel_32_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_32_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_33_r_din;
    sc_in< sc_logic > strm_in_V_pixel_33_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_33_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_34_r_din;
    sc_in< sc_logic > strm_in_V_pixel_34_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_34_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_35_r_din;
    sc_in< sc_logic > strm_in_V_pixel_35_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_35_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_36_r_din;
    sc_in< sc_logic > strm_in_V_pixel_36_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_36_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_37_r_din;
    sc_in< sc_logic > strm_in_V_pixel_37_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_37_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_38_r_din;
    sc_in< sc_logic > strm_in_V_pixel_38_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_38_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_39_r_din;
    sc_in< sc_logic > strm_in_V_pixel_39_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_39_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_40_r_din;
    sc_in< sc_logic > strm_in_V_pixel_40_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_40_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_41_r_din;
    sc_in< sc_logic > strm_in_V_pixel_41_r_full_n;
    sc_out< sc_logic > strm_in_V_pixel_41_r_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_0_g_din;
    sc_in< sc_logic > strm_in_V_pixel_0_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_0_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_1_g_din;
    sc_in< sc_logic > strm_in_V_pixel_1_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_1_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_2_g_din;
    sc_in< sc_logic > strm_in_V_pixel_2_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_2_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_3_g_din;
    sc_in< sc_logic > strm_in_V_pixel_3_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_3_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_4_g_din;
    sc_in< sc_logic > strm_in_V_pixel_4_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_4_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_5_g_din;
    sc_in< sc_logic > strm_in_V_pixel_5_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_5_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_6_g_din;
    sc_in< sc_logic > strm_in_V_pixel_6_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_6_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_7_g_din;
    sc_in< sc_logic > strm_in_V_pixel_7_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_7_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_8_g_din;
    sc_in< sc_logic > strm_in_V_pixel_8_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_8_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_9_g_din;
    sc_in< sc_logic > strm_in_V_pixel_9_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_9_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_10_g_din;
    sc_in< sc_logic > strm_in_V_pixel_10_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_10_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_11_g_din;
    sc_in< sc_logic > strm_in_V_pixel_11_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_11_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_12_g_din;
    sc_in< sc_logic > strm_in_V_pixel_12_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_12_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_13_g_din;
    sc_in< sc_logic > strm_in_V_pixel_13_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_13_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_14_g_din;
    sc_in< sc_logic > strm_in_V_pixel_14_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_14_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_15_g_din;
    sc_in< sc_logic > strm_in_V_pixel_15_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_15_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_16_g_din;
    sc_in< sc_logic > strm_in_V_pixel_16_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_16_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_17_g_din;
    sc_in< sc_logic > strm_in_V_pixel_17_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_17_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_18_g_din;
    sc_in< sc_logic > strm_in_V_pixel_18_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_18_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_19_g_din;
    sc_in< sc_logic > strm_in_V_pixel_19_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_19_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_20_g_din;
    sc_in< sc_logic > strm_in_V_pixel_20_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_20_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_21_g_din;
    sc_in< sc_logic > strm_in_V_pixel_21_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_21_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_22_g_din;
    sc_in< sc_logic > strm_in_V_pixel_22_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_22_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_23_g_din;
    sc_in< sc_logic > strm_in_V_pixel_23_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_23_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_24_g_din;
    sc_in< sc_logic > strm_in_V_pixel_24_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_24_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_25_g_din;
    sc_in< sc_logic > strm_in_V_pixel_25_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_25_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_26_g_din;
    sc_in< sc_logic > strm_in_V_pixel_26_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_26_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_27_g_din;
    sc_in< sc_logic > strm_in_V_pixel_27_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_27_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_28_g_din;
    sc_in< sc_logic > strm_in_V_pixel_28_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_28_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_29_g_din;
    sc_in< sc_logic > strm_in_V_pixel_29_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_29_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_30_g_din;
    sc_in< sc_logic > strm_in_V_pixel_30_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_30_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_31_g_din;
    sc_in< sc_logic > strm_in_V_pixel_31_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_31_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_32_g_din;
    sc_in< sc_logic > strm_in_V_pixel_32_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_32_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_33_g_din;
    sc_in< sc_logic > strm_in_V_pixel_33_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_33_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_34_g_din;
    sc_in< sc_logic > strm_in_V_pixel_34_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_34_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_35_g_din;
    sc_in< sc_logic > strm_in_V_pixel_35_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_35_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_36_g_din;
    sc_in< sc_logic > strm_in_V_pixel_36_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_36_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_37_g_din;
    sc_in< sc_logic > strm_in_V_pixel_37_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_37_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_38_g_din;
    sc_in< sc_logic > strm_in_V_pixel_38_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_38_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_39_g_din;
    sc_in< sc_logic > strm_in_V_pixel_39_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_39_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_40_g_din;
    sc_in< sc_logic > strm_in_V_pixel_40_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_40_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_41_g_din;
    sc_in< sc_logic > strm_in_V_pixel_41_g_full_n;
    sc_out< sc_logic > strm_in_V_pixel_41_g_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_0_b_din;
    sc_in< sc_logic > strm_in_V_pixel_0_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_0_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_1_b_din;
    sc_in< sc_logic > strm_in_V_pixel_1_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_1_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_2_b_din;
    sc_in< sc_logic > strm_in_V_pixel_2_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_2_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_3_b_din;
    sc_in< sc_logic > strm_in_V_pixel_3_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_3_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_4_b_din;
    sc_in< sc_logic > strm_in_V_pixel_4_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_4_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_5_b_din;
    sc_in< sc_logic > strm_in_V_pixel_5_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_5_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_6_b_din;
    sc_in< sc_logic > strm_in_V_pixel_6_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_6_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_7_b_din;
    sc_in< sc_logic > strm_in_V_pixel_7_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_7_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_8_b_din;
    sc_in< sc_logic > strm_in_V_pixel_8_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_8_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_9_b_din;
    sc_in< sc_logic > strm_in_V_pixel_9_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_9_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_10_b_din;
    sc_in< sc_logic > strm_in_V_pixel_10_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_10_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_11_b_din;
    sc_in< sc_logic > strm_in_V_pixel_11_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_11_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_12_b_din;
    sc_in< sc_logic > strm_in_V_pixel_12_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_12_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_13_b_din;
    sc_in< sc_logic > strm_in_V_pixel_13_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_13_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_14_b_din;
    sc_in< sc_logic > strm_in_V_pixel_14_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_14_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_15_b_din;
    sc_in< sc_logic > strm_in_V_pixel_15_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_15_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_16_b_din;
    sc_in< sc_logic > strm_in_V_pixel_16_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_16_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_17_b_din;
    sc_in< sc_logic > strm_in_V_pixel_17_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_17_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_18_b_din;
    sc_in< sc_logic > strm_in_V_pixel_18_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_18_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_19_b_din;
    sc_in< sc_logic > strm_in_V_pixel_19_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_19_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_20_b_din;
    sc_in< sc_logic > strm_in_V_pixel_20_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_20_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_21_b_din;
    sc_in< sc_logic > strm_in_V_pixel_21_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_21_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_22_b_din;
    sc_in< sc_logic > strm_in_V_pixel_22_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_22_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_23_b_din;
    sc_in< sc_logic > strm_in_V_pixel_23_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_23_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_24_b_din;
    sc_in< sc_logic > strm_in_V_pixel_24_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_24_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_25_b_din;
    sc_in< sc_logic > strm_in_V_pixel_25_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_25_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_26_b_din;
    sc_in< sc_logic > strm_in_V_pixel_26_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_26_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_27_b_din;
    sc_in< sc_logic > strm_in_V_pixel_27_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_27_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_28_b_din;
    sc_in< sc_logic > strm_in_V_pixel_28_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_28_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_29_b_din;
    sc_in< sc_logic > strm_in_V_pixel_29_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_29_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_30_b_din;
    sc_in< sc_logic > strm_in_V_pixel_30_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_30_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_31_b_din;
    sc_in< sc_logic > strm_in_V_pixel_31_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_31_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_32_b_din;
    sc_in< sc_logic > strm_in_V_pixel_32_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_32_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_33_b_din;
    sc_in< sc_logic > strm_in_V_pixel_33_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_33_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_34_b_din;
    sc_in< sc_logic > strm_in_V_pixel_34_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_34_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_35_b_din;
    sc_in< sc_logic > strm_in_V_pixel_35_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_35_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_36_b_din;
    sc_in< sc_logic > strm_in_V_pixel_36_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_36_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_37_b_din;
    sc_in< sc_logic > strm_in_V_pixel_37_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_37_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_38_b_din;
    sc_in< sc_logic > strm_in_V_pixel_38_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_38_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_39_b_din;
    sc_in< sc_logic > strm_in_V_pixel_39_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_39_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_40_b_din;
    sc_in< sc_logic > strm_in_V_pixel_40_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_40_b_write;
    sc_out< sc_lv<8> > strm_in_V_pixel_41_b_din;
    sc_in< sc_logic > strm_in_V_pixel_41_b_full_n;
    sc_out< sc_logic > strm_in_V_pixel_41_b_write;


    // Module declarations
    Sobel_vxConvertColor_tile_Loop_l1_pr_2(sc_module_name name);
    SC_HAS_PROCESS(Sobel_vxConvertColor_tile_Loop_l1_pr_2);

    ~Sobel_vxConvertColor_tile_Loop_l1_pr_2();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_20;
    sc_signal< sc_logic > src_V_pixel_0_r_TDATA_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_915;
    sc_signal< sc_lv<1> > exitcond4_i_i_fu_2193_p2;
    sc_signal< sc_logic > src_V_pixel_1_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_2_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_3_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_4_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_5_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_6_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_7_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_8_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_9_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_10_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_11_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_12_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_13_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_14_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_15_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_16_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_17_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_18_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_19_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_20_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_21_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_22_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_23_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_24_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_25_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_26_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_27_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_28_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_29_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_30_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_31_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_32_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_33_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_34_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_35_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_36_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_37_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_38_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_39_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_40_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_41_r_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_0_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_1_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_2_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_3_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_4_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_5_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_6_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_7_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_8_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_9_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_10_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_11_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_12_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_13_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_14_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_15_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_16_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_17_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_18_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_19_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_20_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_21_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_22_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_23_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_24_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_25_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_26_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_27_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_28_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_29_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_30_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_31_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_32_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_33_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_34_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_35_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_36_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_37_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_38_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_39_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_40_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_41_g_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_0_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_1_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_2_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_3_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_4_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_5_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_6_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_7_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_8_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_9_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_10_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_11_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_12_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_13_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_14_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_15_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_16_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_17_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_18_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_19_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_20_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_21_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_22_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_23_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_24_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_25_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_26_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_27_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_28_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_29_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_30_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_31_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_32_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_33_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_34_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_35_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_36_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_37_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_38_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_39_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_40_b_TDATA_blk_n;
    sc_signal< sc_logic > src_V_pixel_41_b_TDATA_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_0_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_1_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_2_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_3_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_4_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_5_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_6_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_7_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_8_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_9_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_10_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_11_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_12_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_13_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_14_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_15_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_16_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_17_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_18_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_19_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_20_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_21_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_22_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_23_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_24_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_25_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_26_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_27_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_28_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_29_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_30_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_31_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_32_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_33_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_34_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_35_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_36_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_37_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_38_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_39_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_40_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_41_r_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_0_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_1_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_2_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_3_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_4_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_5_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_6_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_7_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_8_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_9_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_10_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_11_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_12_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_13_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_14_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_15_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_16_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_17_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_18_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_19_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_20_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_21_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_22_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_23_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_24_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_25_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_26_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_27_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_28_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_29_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_30_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_31_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_32_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_33_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_34_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_35_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_36_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_37_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_38_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_39_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_40_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_41_g_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_0_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_1_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_2_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_3_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_4_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_5_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_6_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_7_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_8_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_9_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_10_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_11_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_12_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_13_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_14_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_15_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_16_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_17_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_18_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_19_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_20_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_21_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_22_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_23_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_24_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_25_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_26_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_27_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_28_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_29_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_30_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_31_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_32_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_33_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_34_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_35_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_36_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_37_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_38_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_39_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_40_b_blk_n;
    sc_signal< sc_logic > strm_in_V_pixel_41_b_blk_n;
    sc_signal< sc_lv<9> > i_fu_2199_p2;
    sc_signal< sc_logic > strm_in_V_pixel_4_g1_status;
    sc_signal< bool > ap_sig_1180;
    sc_signal< sc_lv<9> > i_0_i_i_reg_2182;
    sc_signal< bool > ap_sig_1189;
    sc_signal< sc_logic > strm_in_V_pixel_4_g1_update;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_st1_fsm_0;
    static const sc_lv<2> ap_ST_st2_fsm_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<9> ap_const_lv9_1E0;
    static const sc_lv<9> ap_const_lv9_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_1180();
    void thread_ap_sig_1189();
    void thread_ap_sig_20();
    void thread_ap_sig_915();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_exitcond4_i_i_fu_2193_p2();
    void thread_i_fu_2199_p2();
    void thread_src_V_pixel_0_b_TDATA_blk_n();
    void thread_src_V_pixel_0_b_TREADY();
    void thread_src_V_pixel_0_g_TDATA_blk_n();
    void thread_src_V_pixel_0_g_TREADY();
    void thread_src_V_pixel_0_r_TDATA_blk_n();
    void thread_src_V_pixel_0_r_TREADY();
    void thread_src_V_pixel_10_b_TDATA_blk_n();
    void thread_src_V_pixel_10_b_TREADY();
    void thread_src_V_pixel_10_g_TDATA_blk_n();
    void thread_src_V_pixel_10_g_TREADY();
    void thread_src_V_pixel_10_r_TDATA_blk_n();
    void thread_src_V_pixel_10_r_TREADY();
    void thread_src_V_pixel_11_b_TDATA_blk_n();
    void thread_src_V_pixel_11_b_TREADY();
    void thread_src_V_pixel_11_g_TDATA_blk_n();
    void thread_src_V_pixel_11_g_TREADY();
    void thread_src_V_pixel_11_r_TDATA_blk_n();
    void thread_src_V_pixel_11_r_TREADY();
    void thread_src_V_pixel_12_b_TDATA_blk_n();
    void thread_src_V_pixel_12_b_TREADY();
    void thread_src_V_pixel_12_g_TDATA_blk_n();
    void thread_src_V_pixel_12_g_TREADY();
    void thread_src_V_pixel_12_r_TDATA_blk_n();
    void thread_src_V_pixel_12_r_TREADY();
    void thread_src_V_pixel_13_b_TDATA_blk_n();
    void thread_src_V_pixel_13_b_TREADY();
    void thread_src_V_pixel_13_g_TDATA_blk_n();
    void thread_src_V_pixel_13_g_TREADY();
    void thread_src_V_pixel_13_r_TDATA_blk_n();
    void thread_src_V_pixel_13_r_TREADY();
    void thread_src_V_pixel_14_b_TDATA_blk_n();
    void thread_src_V_pixel_14_b_TREADY();
    void thread_src_V_pixel_14_g_TDATA_blk_n();
    void thread_src_V_pixel_14_g_TREADY();
    void thread_src_V_pixel_14_r_TDATA_blk_n();
    void thread_src_V_pixel_14_r_TREADY();
    void thread_src_V_pixel_15_b_TDATA_blk_n();
    void thread_src_V_pixel_15_b_TREADY();
    void thread_src_V_pixel_15_g_TDATA_blk_n();
    void thread_src_V_pixel_15_g_TREADY();
    void thread_src_V_pixel_15_r_TDATA_blk_n();
    void thread_src_V_pixel_15_r_TREADY();
    void thread_src_V_pixel_16_b_TDATA_blk_n();
    void thread_src_V_pixel_16_b_TREADY();
    void thread_src_V_pixel_16_g_TDATA_blk_n();
    void thread_src_V_pixel_16_g_TREADY();
    void thread_src_V_pixel_16_r_TDATA_blk_n();
    void thread_src_V_pixel_16_r_TREADY();
    void thread_src_V_pixel_17_b_TDATA_blk_n();
    void thread_src_V_pixel_17_b_TREADY();
    void thread_src_V_pixel_17_g_TDATA_blk_n();
    void thread_src_V_pixel_17_g_TREADY();
    void thread_src_V_pixel_17_r_TDATA_blk_n();
    void thread_src_V_pixel_17_r_TREADY();
    void thread_src_V_pixel_18_b_TDATA_blk_n();
    void thread_src_V_pixel_18_b_TREADY();
    void thread_src_V_pixel_18_g_TDATA_blk_n();
    void thread_src_V_pixel_18_g_TREADY();
    void thread_src_V_pixel_18_r_TDATA_blk_n();
    void thread_src_V_pixel_18_r_TREADY();
    void thread_src_V_pixel_19_b_TDATA_blk_n();
    void thread_src_V_pixel_19_b_TREADY();
    void thread_src_V_pixel_19_g_TDATA_blk_n();
    void thread_src_V_pixel_19_g_TREADY();
    void thread_src_V_pixel_19_r_TDATA_blk_n();
    void thread_src_V_pixel_19_r_TREADY();
    void thread_src_V_pixel_1_b_TDATA_blk_n();
    void thread_src_V_pixel_1_b_TREADY();
    void thread_src_V_pixel_1_g_TDATA_blk_n();
    void thread_src_V_pixel_1_g_TREADY();
    void thread_src_V_pixel_1_r_TDATA_blk_n();
    void thread_src_V_pixel_1_r_TREADY();
    void thread_src_V_pixel_20_b_TDATA_blk_n();
    void thread_src_V_pixel_20_b_TREADY();
    void thread_src_V_pixel_20_g_TDATA_blk_n();
    void thread_src_V_pixel_20_g_TREADY();
    void thread_src_V_pixel_20_r_TDATA_blk_n();
    void thread_src_V_pixel_20_r_TREADY();
    void thread_src_V_pixel_21_b_TDATA_blk_n();
    void thread_src_V_pixel_21_b_TREADY();
    void thread_src_V_pixel_21_g_TDATA_blk_n();
    void thread_src_V_pixel_21_g_TREADY();
    void thread_src_V_pixel_21_r_TDATA_blk_n();
    void thread_src_V_pixel_21_r_TREADY();
    void thread_src_V_pixel_22_b_TDATA_blk_n();
    void thread_src_V_pixel_22_b_TREADY();
    void thread_src_V_pixel_22_g_TDATA_blk_n();
    void thread_src_V_pixel_22_g_TREADY();
    void thread_src_V_pixel_22_r_TDATA_blk_n();
    void thread_src_V_pixel_22_r_TREADY();
    void thread_src_V_pixel_23_b_TDATA_blk_n();
    void thread_src_V_pixel_23_b_TREADY();
    void thread_src_V_pixel_23_g_TDATA_blk_n();
    void thread_src_V_pixel_23_g_TREADY();
    void thread_src_V_pixel_23_r_TDATA_blk_n();
    void thread_src_V_pixel_23_r_TREADY();
    void thread_src_V_pixel_24_b_TDATA_blk_n();
    void thread_src_V_pixel_24_b_TREADY();
    void thread_src_V_pixel_24_g_TDATA_blk_n();
    void thread_src_V_pixel_24_g_TREADY();
    void thread_src_V_pixel_24_r_TDATA_blk_n();
    void thread_src_V_pixel_24_r_TREADY();
    void thread_src_V_pixel_25_b_TDATA_blk_n();
    void thread_src_V_pixel_25_b_TREADY();
    void thread_src_V_pixel_25_g_TDATA_blk_n();
    void thread_src_V_pixel_25_g_TREADY();
    void thread_src_V_pixel_25_r_TDATA_blk_n();
    void thread_src_V_pixel_25_r_TREADY();
    void thread_src_V_pixel_26_b_TDATA_blk_n();
    void thread_src_V_pixel_26_b_TREADY();
    void thread_src_V_pixel_26_g_TDATA_blk_n();
    void thread_src_V_pixel_26_g_TREADY();
    void thread_src_V_pixel_26_r_TDATA_blk_n();
    void thread_src_V_pixel_26_r_TREADY();
    void thread_src_V_pixel_27_b_TDATA_blk_n();
    void thread_src_V_pixel_27_b_TREADY();
    void thread_src_V_pixel_27_g_TDATA_blk_n();
    void thread_src_V_pixel_27_g_TREADY();
    void thread_src_V_pixel_27_r_TDATA_blk_n();
    void thread_src_V_pixel_27_r_TREADY();
    void thread_src_V_pixel_28_b_TDATA_blk_n();
    void thread_src_V_pixel_28_b_TREADY();
    void thread_src_V_pixel_28_g_TDATA_blk_n();
    void thread_src_V_pixel_28_g_TREADY();
    void thread_src_V_pixel_28_r_TDATA_blk_n();
    void thread_src_V_pixel_28_r_TREADY();
    void thread_src_V_pixel_29_b_TDATA_blk_n();
    void thread_src_V_pixel_29_b_TREADY();
    void thread_src_V_pixel_29_g_TDATA_blk_n();
    void thread_src_V_pixel_29_g_TREADY();
    void thread_src_V_pixel_29_r_TDATA_blk_n();
    void thread_src_V_pixel_29_r_TREADY();
    void thread_src_V_pixel_2_b_TDATA_blk_n();
    void thread_src_V_pixel_2_b_TREADY();
    void thread_src_V_pixel_2_g_TDATA_blk_n();
    void thread_src_V_pixel_2_g_TREADY();
    void thread_src_V_pixel_2_r_TDATA_blk_n();
    void thread_src_V_pixel_2_r_TREADY();
    void thread_src_V_pixel_30_b_TDATA_blk_n();
    void thread_src_V_pixel_30_b_TREADY();
    void thread_src_V_pixel_30_g_TDATA_blk_n();
    void thread_src_V_pixel_30_g_TREADY();
    void thread_src_V_pixel_30_r_TDATA_blk_n();
    void thread_src_V_pixel_30_r_TREADY();
    void thread_src_V_pixel_31_b_TDATA_blk_n();
    void thread_src_V_pixel_31_b_TREADY();
    void thread_src_V_pixel_31_g_TDATA_blk_n();
    void thread_src_V_pixel_31_g_TREADY();
    void thread_src_V_pixel_31_r_TDATA_blk_n();
    void thread_src_V_pixel_31_r_TREADY();
    void thread_src_V_pixel_32_b_TDATA_blk_n();
    void thread_src_V_pixel_32_b_TREADY();
    void thread_src_V_pixel_32_g_TDATA_blk_n();
    void thread_src_V_pixel_32_g_TREADY();
    void thread_src_V_pixel_32_r_TDATA_blk_n();
    void thread_src_V_pixel_32_r_TREADY();
    void thread_src_V_pixel_33_b_TDATA_blk_n();
    void thread_src_V_pixel_33_b_TREADY();
    void thread_src_V_pixel_33_g_TDATA_blk_n();
    void thread_src_V_pixel_33_g_TREADY();
    void thread_src_V_pixel_33_r_TDATA_blk_n();
    void thread_src_V_pixel_33_r_TREADY();
    void thread_src_V_pixel_34_b_TDATA_blk_n();
    void thread_src_V_pixel_34_b_TREADY();
    void thread_src_V_pixel_34_g_TDATA_blk_n();
    void thread_src_V_pixel_34_g_TREADY();
    void thread_src_V_pixel_34_r_TDATA_blk_n();
    void thread_src_V_pixel_34_r_TREADY();
    void thread_src_V_pixel_35_b_TDATA_blk_n();
    void thread_src_V_pixel_35_b_TREADY();
    void thread_src_V_pixel_35_g_TDATA_blk_n();
    void thread_src_V_pixel_35_g_TREADY();
    void thread_src_V_pixel_35_r_TDATA_blk_n();
    void thread_src_V_pixel_35_r_TREADY();
    void thread_src_V_pixel_36_b_TDATA_blk_n();
    void thread_src_V_pixel_36_b_TREADY();
    void thread_src_V_pixel_36_g_TDATA_blk_n();
    void thread_src_V_pixel_36_g_TREADY();
    void thread_src_V_pixel_36_r_TDATA_blk_n();
    void thread_src_V_pixel_36_r_TREADY();
    void thread_src_V_pixel_37_b_TDATA_blk_n();
    void thread_src_V_pixel_37_b_TREADY();
    void thread_src_V_pixel_37_g_TDATA_blk_n();
    void thread_src_V_pixel_37_g_TREADY();
    void thread_src_V_pixel_37_r_TDATA_blk_n();
    void thread_src_V_pixel_37_r_TREADY();
    void thread_src_V_pixel_38_b_TDATA_blk_n();
    void thread_src_V_pixel_38_b_TREADY();
    void thread_src_V_pixel_38_g_TDATA_blk_n();
    void thread_src_V_pixel_38_g_TREADY();
    void thread_src_V_pixel_38_r_TDATA_blk_n();
    void thread_src_V_pixel_38_r_TREADY();
    void thread_src_V_pixel_39_b_TDATA_blk_n();
    void thread_src_V_pixel_39_b_TREADY();
    void thread_src_V_pixel_39_g_TDATA_blk_n();
    void thread_src_V_pixel_39_g_TREADY();
    void thread_src_V_pixel_39_r_TDATA_blk_n();
    void thread_src_V_pixel_39_r_TREADY();
    void thread_src_V_pixel_3_b_TDATA_blk_n();
    void thread_src_V_pixel_3_b_TREADY();
    void thread_src_V_pixel_3_g_TDATA_blk_n();
    void thread_src_V_pixel_3_g_TREADY();
    void thread_src_V_pixel_3_r_TDATA_blk_n();
    void thread_src_V_pixel_3_r_TREADY();
    void thread_src_V_pixel_40_b_TDATA_blk_n();
    void thread_src_V_pixel_40_b_TREADY();
    void thread_src_V_pixel_40_g_TDATA_blk_n();
    void thread_src_V_pixel_40_g_TREADY();
    void thread_src_V_pixel_40_r_TDATA_blk_n();
    void thread_src_V_pixel_40_r_TREADY();
    void thread_src_V_pixel_41_b_TDATA_blk_n();
    void thread_src_V_pixel_41_b_TREADY();
    void thread_src_V_pixel_41_g_TDATA_blk_n();
    void thread_src_V_pixel_41_g_TREADY();
    void thread_src_V_pixel_41_r_TDATA_blk_n();
    void thread_src_V_pixel_41_r_TREADY();
    void thread_src_V_pixel_4_b_TDATA_blk_n();
    void thread_src_V_pixel_4_b_TREADY();
    void thread_src_V_pixel_4_g_TDATA_blk_n();
    void thread_src_V_pixel_4_g_TREADY();
    void thread_src_V_pixel_4_r_TDATA_blk_n();
    void thread_src_V_pixel_4_r_TREADY();
    void thread_src_V_pixel_5_b_TDATA_blk_n();
    void thread_src_V_pixel_5_b_TREADY();
    void thread_src_V_pixel_5_g_TDATA_blk_n();
    void thread_src_V_pixel_5_g_TREADY();
    void thread_src_V_pixel_5_r_TDATA_blk_n();
    void thread_src_V_pixel_5_r_TREADY();
    void thread_src_V_pixel_6_b_TDATA_blk_n();
    void thread_src_V_pixel_6_b_TREADY();
    void thread_src_V_pixel_6_g_TDATA_blk_n();
    void thread_src_V_pixel_6_g_TREADY();
    void thread_src_V_pixel_6_r_TDATA_blk_n();
    void thread_src_V_pixel_6_r_TREADY();
    void thread_src_V_pixel_7_b_TDATA_blk_n();
    void thread_src_V_pixel_7_b_TREADY();
    void thread_src_V_pixel_7_g_TDATA_blk_n();
    void thread_src_V_pixel_7_g_TREADY();
    void thread_src_V_pixel_7_r_TDATA_blk_n();
    void thread_src_V_pixel_7_r_TREADY();
    void thread_src_V_pixel_8_b_TDATA_blk_n();
    void thread_src_V_pixel_8_b_TREADY();
    void thread_src_V_pixel_8_g_TDATA_blk_n();
    void thread_src_V_pixel_8_g_TREADY();
    void thread_src_V_pixel_8_r_TDATA_blk_n();
    void thread_src_V_pixel_8_r_TREADY();
    void thread_src_V_pixel_9_b_TDATA_blk_n();
    void thread_src_V_pixel_9_b_TREADY();
    void thread_src_V_pixel_9_g_TDATA_blk_n();
    void thread_src_V_pixel_9_g_TREADY();
    void thread_src_V_pixel_9_r_TDATA_blk_n();
    void thread_src_V_pixel_9_r_TREADY();
    void thread_strm_in_V_pixel_0_b_blk_n();
    void thread_strm_in_V_pixel_0_b_din();
    void thread_strm_in_V_pixel_0_b_write();
    void thread_strm_in_V_pixel_0_g_blk_n();
    void thread_strm_in_V_pixel_0_g_din();
    void thread_strm_in_V_pixel_0_g_write();
    void thread_strm_in_V_pixel_0_r_blk_n();
    void thread_strm_in_V_pixel_0_r_din();
    void thread_strm_in_V_pixel_0_r_write();
    void thread_strm_in_V_pixel_10_b_blk_n();
    void thread_strm_in_V_pixel_10_b_din();
    void thread_strm_in_V_pixel_10_b_write();
    void thread_strm_in_V_pixel_10_g_blk_n();
    void thread_strm_in_V_pixel_10_g_din();
    void thread_strm_in_V_pixel_10_g_write();
    void thread_strm_in_V_pixel_10_r_blk_n();
    void thread_strm_in_V_pixel_10_r_din();
    void thread_strm_in_V_pixel_10_r_write();
    void thread_strm_in_V_pixel_11_b_blk_n();
    void thread_strm_in_V_pixel_11_b_din();
    void thread_strm_in_V_pixel_11_b_write();
    void thread_strm_in_V_pixel_11_g_blk_n();
    void thread_strm_in_V_pixel_11_g_din();
    void thread_strm_in_V_pixel_11_g_write();
    void thread_strm_in_V_pixel_11_r_blk_n();
    void thread_strm_in_V_pixel_11_r_din();
    void thread_strm_in_V_pixel_11_r_write();
    void thread_strm_in_V_pixel_12_b_blk_n();
    void thread_strm_in_V_pixel_12_b_din();
    void thread_strm_in_V_pixel_12_b_write();
    void thread_strm_in_V_pixel_12_g_blk_n();
    void thread_strm_in_V_pixel_12_g_din();
    void thread_strm_in_V_pixel_12_g_write();
    void thread_strm_in_V_pixel_12_r_blk_n();
    void thread_strm_in_V_pixel_12_r_din();
    void thread_strm_in_V_pixel_12_r_write();
    void thread_strm_in_V_pixel_13_b_blk_n();
    void thread_strm_in_V_pixel_13_b_din();
    void thread_strm_in_V_pixel_13_b_write();
    void thread_strm_in_V_pixel_13_g_blk_n();
    void thread_strm_in_V_pixel_13_g_din();
    void thread_strm_in_V_pixel_13_g_write();
    void thread_strm_in_V_pixel_13_r_blk_n();
    void thread_strm_in_V_pixel_13_r_din();
    void thread_strm_in_V_pixel_13_r_write();
    void thread_strm_in_V_pixel_14_b_blk_n();
    void thread_strm_in_V_pixel_14_b_din();
    void thread_strm_in_V_pixel_14_b_write();
    void thread_strm_in_V_pixel_14_g_blk_n();
    void thread_strm_in_V_pixel_14_g_din();
    void thread_strm_in_V_pixel_14_g_write();
    void thread_strm_in_V_pixel_14_r_blk_n();
    void thread_strm_in_V_pixel_14_r_din();
    void thread_strm_in_V_pixel_14_r_write();
    void thread_strm_in_V_pixel_15_b_blk_n();
    void thread_strm_in_V_pixel_15_b_din();
    void thread_strm_in_V_pixel_15_b_write();
    void thread_strm_in_V_pixel_15_g_blk_n();
    void thread_strm_in_V_pixel_15_g_din();
    void thread_strm_in_V_pixel_15_g_write();
    void thread_strm_in_V_pixel_15_r_blk_n();
    void thread_strm_in_V_pixel_15_r_din();
    void thread_strm_in_V_pixel_15_r_write();
    void thread_strm_in_V_pixel_16_b_blk_n();
    void thread_strm_in_V_pixel_16_b_din();
    void thread_strm_in_V_pixel_16_b_write();
    void thread_strm_in_V_pixel_16_g_blk_n();
    void thread_strm_in_V_pixel_16_g_din();
    void thread_strm_in_V_pixel_16_g_write();
    void thread_strm_in_V_pixel_16_r_blk_n();
    void thread_strm_in_V_pixel_16_r_din();
    void thread_strm_in_V_pixel_16_r_write();
    void thread_strm_in_V_pixel_17_b_blk_n();
    void thread_strm_in_V_pixel_17_b_din();
    void thread_strm_in_V_pixel_17_b_write();
    void thread_strm_in_V_pixel_17_g_blk_n();
    void thread_strm_in_V_pixel_17_g_din();
    void thread_strm_in_V_pixel_17_g_write();
    void thread_strm_in_V_pixel_17_r_blk_n();
    void thread_strm_in_V_pixel_17_r_din();
    void thread_strm_in_V_pixel_17_r_write();
    void thread_strm_in_V_pixel_18_b_blk_n();
    void thread_strm_in_V_pixel_18_b_din();
    void thread_strm_in_V_pixel_18_b_write();
    void thread_strm_in_V_pixel_18_g_blk_n();
    void thread_strm_in_V_pixel_18_g_din();
    void thread_strm_in_V_pixel_18_g_write();
    void thread_strm_in_V_pixel_18_r_blk_n();
    void thread_strm_in_V_pixel_18_r_din();
    void thread_strm_in_V_pixel_18_r_write();
    void thread_strm_in_V_pixel_19_b_blk_n();
    void thread_strm_in_V_pixel_19_b_din();
    void thread_strm_in_V_pixel_19_b_write();
    void thread_strm_in_V_pixel_19_g_blk_n();
    void thread_strm_in_V_pixel_19_g_din();
    void thread_strm_in_V_pixel_19_g_write();
    void thread_strm_in_V_pixel_19_r_blk_n();
    void thread_strm_in_V_pixel_19_r_din();
    void thread_strm_in_V_pixel_19_r_write();
    void thread_strm_in_V_pixel_1_b_blk_n();
    void thread_strm_in_V_pixel_1_b_din();
    void thread_strm_in_V_pixel_1_b_write();
    void thread_strm_in_V_pixel_1_g_blk_n();
    void thread_strm_in_V_pixel_1_g_din();
    void thread_strm_in_V_pixel_1_g_write();
    void thread_strm_in_V_pixel_1_r_blk_n();
    void thread_strm_in_V_pixel_1_r_din();
    void thread_strm_in_V_pixel_1_r_write();
    void thread_strm_in_V_pixel_20_b_blk_n();
    void thread_strm_in_V_pixel_20_b_din();
    void thread_strm_in_V_pixel_20_b_write();
    void thread_strm_in_V_pixel_20_g_blk_n();
    void thread_strm_in_V_pixel_20_g_din();
    void thread_strm_in_V_pixel_20_g_write();
    void thread_strm_in_V_pixel_20_r_blk_n();
    void thread_strm_in_V_pixel_20_r_din();
    void thread_strm_in_V_pixel_20_r_write();
    void thread_strm_in_V_pixel_21_b_blk_n();
    void thread_strm_in_V_pixel_21_b_din();
    void thread_strm_in_V_pixel_21_b_write();
    void thread_strm_in_V_pixel_21_g_blk_n();
    void thread_strm_in_V_pixel_21_g_din();
    void thread_strm_in_V_pixel_21_g_write();
    void thread_strm_in_V_pixel_21_r_blk_n();
    void thread_strm_in_V_pixel_21_r_din();
    void thread_strm_in_V_pixel_21_r_write();
    void thread_strm_in_V_pixel_22_b_blk_n();
    void thread_strm_in_V_pixel_22_b_din();
    void thread_strm_in_V_pixel_22_b_write();
    void thread_strm_in_V_pixel_22_g_blk_n();
    void thread_strm_in_V_pixel_22_g_din();
    void thread_strm_in_V_pixel_22_g_write();
    void thread_strm_in_V_pixel_22_r_blk_n();
    void thread_strm_in_V_pixel_22_r_din();
    void thread_strm_in_V_pixel_22_r_write();
    void thread_strm_in_V_pixel_23_b_blk_n();
    void thread_strm_in_V_pixel_23_b_din();
    void thread_strm_in_V_pixel_23_b_write();
    void thread_strm_in_V_pixel_23_g_blk_n();
    void thread_strm_in_V_pixel_23_g_din();
    void thread_strm_in_V_pixel_23_g_write();
    void thread_strm_in_V_pixel_23_r_blk_n();
    void thread_strm_in_V_pixel_23_r_din();
    void thread_strm_in_V_pixel_23_r_write();
    void thread_strm_in_V_pixel_24_b_blk_n();
    void thread_strm_in_V_pixel_24_b_din();
    void thread_strm_in_V_pixel_24_b_write();
    void thread_strm_in_V_pixel_24_g_blk_n();
    void thread_strm_in_V_pixel_24_g_din();
    void thread_strm_in_V_pixel_24_g_write();
    void thread_strm_in_V_pixel_24_r_blk_n();
    void thread_strm_in_V_pixel_24_r_din();
    void thread_strm_in_V_pixel_24_r_write();
    void thread_strm_in_V_pixel_25_b_blk_n();
    void thread_strm_in_V_pixel_25_b_din();
    void thread_strm_in_V_pixel_25_b_write();
    void thread_strm_in_V_pixel_25_g_blk_n();
    void thread_strm_in_V_pixel_25_g_din();
    void thread_strm_in_V_pixel_25_g_write();
    void thread_strm_in_V_pixel_25_r_blk_n();
    void thread_strm_in_V_pixel_25_r_din();
    void thread_strm_in_V_pixel_25_r_write();
    void thread_strm_in_V_pixel_26_b_blk_n();
    void thread_strm_in_V_pixel_26_b_din();
    void thread_strm_in_V_pixel_26_b_write();
    void thread_strm_in_V_pixel_26_g_blk_n();
    void thread_strm_in_V_pixel_26_g_din();
    void thread_strm_in_V_pixel_26_g_write();
    void thread_strm_in_V_pixel_26_r_blk_n();
    void thread_strm_in_V_pixel_26_r_din();
    void thread_strm_in_V_pixel_26_r_write();
    void thread_strm_in_V_pixel_27_b_blk_n();
    void thread_strm_in_V_pixel_27_b_din();
    void thread_strm_in_V_pixel_27_b_write();
    void thread_strm_in_V_pixel_27_g_blk_n();
    void thread_strm_in_V_pixel_27_g_din();
    void thread_strm_in_V_pixel_27_g_write();
    void thread_strm_in_V_pixel_27_r_blk_n();
    void thread_strm_in_V_pixel_27_r_din();
    void thread_strm_in_V_pixel_27_r_write();
    void thread_strm_in_V_pixel_28_b_blk_n();
    void thread_strm_in_V_pixel_28_b_din();
    void thread_strm_in_V_pixel_28_b_write();
    void thread_strm_in_V_pixel_28_g_blk_n();
    void thread_strm_in_V_pixel_28_g_din();
    void thread_strm_in_V_pixel_28_g_write();
    void thread_strm_in_V_pixel_28_r_blk_n();
    void thread_strm_in_V_pixel_28_r_din();
    void thread_strm_in_V_pixel_28_r_write();
    void thread_strm_in_V_pixel_29_b_blk_n();
    void thread_strm_in_V_pixel_29_b_din();
    void thread_strm_in_V_pixel_29_b_write();
    void thread_strm_in_V_pixel_29_g_blk_n();
    void thread_strm_in_V_pixel_29_g_din();
    void thread_strm_in_V_pixel_29_g_write();
    void thread_strm_in_V_pixel_29_r_blk_n();
    void thread_strm_in_V_pixel_29_r_din();
    void thread_strm_in_V_pixel_29_r_write();
    void thread_strm_in_V_pixel_2_b_blk_n();
    void thread_strm_in_V_pixel_2_b_din();
    void thread_strm_in_V_pixel_2_b_write();
    void thread_strm_in_V_pixel_2_g_blk_n();
    void thread_strm_in_V_pixel_2_g_din();
    void thread_strm_in_V_pixel_2_g_write();
    void thread_strm_in_V_pixel_2_r_blk_n();
    void thread_strm_in_V_pixel_2_r_din();
    void thread_strm_in_V_pixel_2_r_write();
    void thread_strm_in_V_pixel_30_b_blk_n();
    void thread_strm_in_V_pixel_30_b_din();
    void thread_strm_in_V_pixel_30_b_write();
    void thread_strm_in_V_pixel_30_g_blk_n();
    void thread_strm_in_V_pixel_30_g_din();
    void thread_strm_in_V_pixel_30_g_write();
    void thread_strm_in_V_pixel_30_r_blk_n();
    void thread_strm_in_V_pixel_30_r_din();
    void thread_strm_in_V_pixel_30_r_write();
    void thread_strm_in_V_pixel_31_b_blk_n();
    void thread_strm_in_V_pixel_31_b_din();
    void thread_strm_in_V_pixel_31_b_write();
    void thread_strm_in_V_pixel_31_g_blk_n();
    void thread_strm_in_V_pixel_31_g_din();
    void thread_strm_in_V_pixel_31_g_write();
    void thread_strm_in_V_pixel_31_r_blk_n();
    void thread_strm_in_V_pixel_31_r_din();
    void thread_strm_in_V_pixel_31_r_write();
    void thread_strm_in_V_pixel_32_b_blk_n();
    void thread_strm_in_V_pixel_32_b_din();
    void thread_strm_in_V_pixel_32_b_write();
    void thread_strm_in_V_pixel_32_g_blk_n();
    void thread_strm_in_V_pixel_32_g_din();
    void thread_strm_in_V_pixel_32_g_write();
    void thread_strm_in_V_pixel_32_r_blk_n();
    void thread_strm_in_V_pixel_32_r_din();
    void thread_strm_in_V_pixel_32_r_write();
    void thread_strm_in_V_pixel_33_b_blk_n();
    void thread_strm_in_V_pixel_33_b_din();
    void thread_strm_in_V_pixel_33_b_write();
    void thread_strm_in_V_pixel_33_g_blk_n();
    void thread_strm_in_V_pixel_33_g_din();
    void thread_strm_in_V_pixel_33_g_write();
    void thread_strm_in_V_pixel_33_r_blk_n();
    void thread_strm_in_V_pixel_33_r_din();
    void thread_strm_in_V_pixel_33_r_write();
    void thread_strm_in_V_pixel_34_b_blk_n();
    void thread_strm_in_V_pixel_34_b_din();
    void thread_strm_in_V_pixel_34_b_write();
    void thread_strm_in_V_pixel_34_g_blk_n();
    void thread_strm_in_V_pixel_34_g_din();
    void thread_strm_in_V_pixel_34_g_write();
    void thread_strm_in_V_pixel_34_r_blk_n();
    void thread_strm_in_V_pixel_34_r_din();
    void thread_strm_in_V_pixel_34_r_write();
    void thread_strm_in_V_pixel_35_b_blk_n();
    void thread_strm_in_V_pixel_35_b_din();
    void thread_strm_in_V_pixel_35_b_write();
    void thread_strm_in_V_pixel_35_g_blk_n();
    void thread_strm_in_V_pixel_35_g_din();
    void thread_strm_in_V_pixel_35_g_write();
    void thread_strm_in_V_pixel_35_r_blk_n();
    void thread_strm_in_V_pixel_35_r_din();
    void thread_strm_in_V_pixel_35_r_write();
    void thread_strm_in_V_pixel_36_b_blk_n();
    void thread_strm_in_V_pixel_36_b_din();
    void thread_strm_in_V_pixel_36_b_write();
    void thread_strm_in_V_pixel_36_g_blk_n();
    void thread_strm_in_V_pixel_36_g_din();
    void thread_strm_in_V_pixel_36_g_write();
    void thread_strm_in_V_pixel_36_r_blk_n();
    void thread_strm_in_V_pixel_36_r_din();
    void thread_strm_in_V_pixel_36_r_write();
    void thread_strm_in_V_pixel_37_b_blk_n();
    void thread_strm_in_V_pixel_37_b_din();
    void thread_strm_in_V_pixel_37_b_write();
    void thread_strm_in_V_pixel_37_g_blk_n();
    void thread_strm_in_V_pixel_37_g_din();
    void thread_strm_in_V_pixel_37_g_write();
    void thread_strm_in_V_pixel_37_r_blk_n();
    void thread_strm_in_V_pixel_37_r_din();
    void thread_strm_in_V_pixel_37_r_write();
    void thread_strm_in_V_pixel_38_b_blk_n();
    void thread_strm_in_V_pixel_38_b_din();
    void thread_strm_in_V_pixel_38_b_write();
    void thread_strm_in_V_pixel_38_g_blk_n();
    void thread_strm_in_V_pixel_38_g_din();
    void thread_strm_in_V_pixel_38_g_write();
    void thread_strm_in_V_pixel_38_r_blk_n();
    void thread_strm_in_V_pixel_38_r_din();
    void thread_strm_in_V_pixel_38_r_write();
    void thread_strm_in_V_pixel_39_b_blk_n();
    void thread_strm_in_V_pixel_39_b_din();
    void thread_strm_in_V_pixel_39_b_write();
    void thread_strm_in_V_pixel_39_g_blk_n();
    void thread_strm_in_V_pixel_39_g_din();
    void thread_strm_in_V_pixel_39_g_write();
    void thread_strm_in_V_pixel_39_r_blk_n();
    void thread_strm_in_V_pixel_39_r_din();
    void thread_strm_in_V_pixel_39_r_write();
    void thread_strm_in_V_pixel_3_b_blk_n();
    void thread_strm_in_V_pixel_3_b_din();
    void thread_strm_in_V_pixel_3_b_write();
    void thread_strm_in_V_pixel_3_g_blk_n();
    void thread_strm_in_V_pixel_3_g_din();
    void thread_strm_in_V_pixel_3_g_write();
    void thread_strm_in_V_pixel_3_r_blk_n();
    void thread_strm_in_V_pixel_3_r_din();
    void thread_strm_in_V_pixel_3_r_write();
    void thread_strm_in_V_pixel_40_b_blk_n();
    void thread_strm_in_V_pixel_40_b_din();
    void thread_strm_in_V_pixel_40_b_write();
    void thread_strm_in_V_pixel_40_g_blk_n();
    void thread_strm_in_V_pixel_40_g_din();
    void thread_strm_in_V_pixel_40_g_write();
    void thread_strm_in_V_pixel_40_r_blk_n();
    void thread_strm_in_V_pixel_40_r_din();
    void thread_strm_in_V_pixel_40_r_write();
    void thread_strm_in_V_pixel_41_b_blk_n();
    void thread_strm_in_V_pixel_41_b_din();
    void thread_strm_in_V_pixel_41_b_write();
    void thread_strm_in_V_pixel_41_g_blk_n();
    void thread_strm_in_V_pixel_41_g_din();
    void thread_strm_in_V_pixel_41_g_write();
    void thread_strm_in_V_pixel_41_r_blk_n();
    void thread_strm_in_V_pixel_41_r_din();
    void thread_strm_in_V_pixel_41_r_write();
    void thread_strm_in_V_pixel_4_b_blk_n();
    void thread_strm_in_V_pixel_4_b_din();
    void thread_strm_in_V_pixel_4_b_write();
    void thread_strm_in_V_pixel_4_g1_status();
    void thread_strm_in_V_pixel_4_g1_update();
    void thread_strm_in_V_pixel_4_g_blk_n();
    void thread_strm_in_V_pixel_4_g_din();
    void thread_strm_in_V_pixel_4_g_write();
    void thread_strm_in_V_pixel_4_r_blk_n();
    void thread_strm_in_V_pixel_4_r_din();
    void thread_strm_in_V_pixel_4_r_write();
    void thread_strm_in_V_pixel_5_b_blk_n();
    void thread_strm_in_V_pixel_5_b_din();
    void thread_strm_in_V_pixel_5_b_write();
    void thread_strm_in_V_pixel_5_g_blk_n();
    void thread_strm_in_V_pixel_5_g_din();
    void thread_strm_in_V_pixel_5_g_write();
    void thread_strm_in_V_pixel_5_r_blk_n();
    void thread_strm_in_V_pixel_5_r_din();
    void thread_strm_in_V_pixel_5_r_write();
    void thread_strm_in_V_pixel_6_b_blk_n();
    void thread_strm_in_V_pixel_6_b_din();
    void thread_strm_in_V_pixel_6_b_write();
    void thread_strm_in_V_pixel_6_g_blk_n();
    void thread_strm_in_V_pixel_6_g_din();
    void thread_strm_in_V_pixel_6_g_write();
    void thread_strm_in_V_pixel_6_r_blk_n();
    void thread_strm_in_V_pixel_6_r_din();
    void thread_strm_in_V_pixel_6_r_write();
    void thread_strm_in_V_pixel_7_b_blk_n();
    void thread_strm_in_V_pixel_7_b_din();
    void thread_strm_in_V_pixel_7_b_write();
    void thread_strm_in_V_pixel_7_g_blk_n();
    void thread_strm_in_V_pixel_7_g_din();
    void thread_strm_in_V_pixel_7_g_write();
    void thread_strm_in_V_pixel_7_r_blk_n();
    void thread_strm_in_V_pixel_7_r_din();
    void thread_strm_in_V_pixel_7_r_write();
    void thread_strm_in_V_pixel_8_b_blk_n();
    void thread_strm_in_V_pixel_8_b_din();
    void thread_strm_in_V_pixel_8_b_write();
    void thread_strm_in_V_pixel_8_g_blk_n();
    void thread_strm_in_V_pixel_8_g_din();
    void thread_strm_in_V_pixel_8_g_write();
    void thread_strm_in_V_pixel_8_r_blk_n();
    void thread_strm_in_V_pixel_8_r_din();
    void thread_strm_in_V_pixel_8_r_write();
    void thread_strm_in_V_pixel_9_b_blk_n();
    void thread_strm_in_V_pixel_9_b_din();
    void thread_strm_in_V_pixel_9_b_write();
    void thread_strm_in_V_pixel_9_g_blk_n();
    void thread_strm_in_V_pixel_9_g_din();
    void thread_strm_in_V_pixel_9_g_write();
    void thread_strm_in_V_pixel_9_r_blk_n();
    void thread_strm_in_V_pixel_9_r_din();
    void thread_strm_in_V_pixel_9_r_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
