#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 21 16:17:26 2020
# Process ID: 16936
# Current directory: C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6944 C:\Users\69009\Desktop\3\ve370\project\3\sim\project_1\project_1.xpr
# Log file: C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/vivado.log
# Journal file: C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SJTU/XILINX/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 684.844 ; gain = 107.406
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_1b
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is xxxxxxxx, hit is 0
Data is xxxxxxxx, hit is 1, mem is 00000000
Data is 000000ff, hit is 1
Data is 000000ff, hit is 0
Data is 000000ff, hit is 0
Data is 00000000, hit is 0
Data is 000000c4, hit is 0, mem is 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 739.551 ; gain = 42.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is xxxxxxxx, hit is 0
Data is xxxxxxxx, hit is 1, mem is 00000000
Data is 000000ff, hit is 1
Data is 000000ff, hit is 0
Data is 000000ff, hit is 0
Data is 00000000, hit is 0
Data is 000000c4, hit is 0, mem is 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 741.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is xxxxxxxx, hit is 0
Data is xxxxxxxx, hit is 1, mem is 00000000
Data is 000000ff, hit is 1
Data is 000000ff, hit is 0
Data is 000000ff, hit is 0
Data is 00000000, hit is 0
Data is 000000c4, hit is 0, mem is 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 741.703 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <main_mem> not found while processing module instance <main_mem> [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1b.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'mem_writedata' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1b.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_1b
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 0, mem is 000000ff
Data is 00000000, hit is 0
Data is 00000000, hit is 0
Data is 00000000, hit is 0
Data is 00000000, hit is 0
Data is 00000000, hit is 0, mem is 000000ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 746.648 ; gain = 4.730
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'mem_writedata' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1a.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 1, mem is 000000ff
Data is 000000ff, hit is 1
Data is 00000080, hit is 0
Data is 000000ff, hit is 0
Data is 000000c4, hit is 0
Data is 000000ff, hit is 0, mem is 000000ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 751.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'mem_writedata' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1a.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 000000ff, hit is 1, mem is 000000ff
Data is 000000ff, hit is 1
Data is 00000080, hit is 0
Data is 000000ff, hit is 0
Data is 000000c4, hit is 0
Data is 000000ff, hit is 0, mem is 000000ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 757.703 ; gain = 4.371
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'mem_writedata' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1a.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 1, mem is 000000ff
Data is 000000ff, hit is 1
Data is 00000080, hit is 0
Data is 000000ff, hit is 0
Data is 000000c4, hit is 0
Data is 000000ff, hit is 0, mem is 000000ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 759.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 1, mem is 000000ff
Data is 000000ff, hit is 1
Data is 00000080, hit is 0
Data is 000000ff, hit is 0
Data is 000000c4, hit is 0
Data is 000000ff, hit is 0, mem is 000000ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 763.637 ; gain = 1.723
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 21 18:05:21 2020...
