#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Aug  1 00:33:31 2019
# Process ID: 16572
# Current directory: C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_xbar_0_synth_1
# Command line: vivado.exe -log cpu_design_xbar_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_design_xbar_0.tcl
# Log file: C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_xbar_0_synth_1/cpu_design_xbar_0.vds
# Journal file: C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_xbar_0_synth_1\vivado.jou
#-----------------------------------------------------------
source cpu_design_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 354.375 ; gain = 58.992
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_serial_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/simple_axilite_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/axi_simple_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/l1_cache_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/sram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 378.223 ; gain = 23.848
Command: synth_design -top cpu_design_xbar_0 -part xc7a100tfgg676-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 827.941 ; gain = 176.953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_design_xbar_0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_xbar_0/synth/cpu_design_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 160'b0000000000000000000000000001000000000000000000000000000000010101000000000000000000000000000100000000000000000000000000000000110100000000000000000000000000010111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 160'b0000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 160'b0000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 256'b0000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 256'b0000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000001001111111111111111111111000000000000000000000000000000000100000000000000111111111111111100000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000010000000011111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 256'b0000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 256'b0000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 160'b0000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 160'b0000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 192'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ISSUE_WIDTH bound to: 192'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ACCEPT_WIDTH bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 98 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 98 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 6'b111111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 192'b111111111111111111111111111111110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 192'b111111111111111111111111111111110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_si_transactor' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 3'b000 
	Parameter C_HIGH_ID bound to: 3'b001 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000001001111111111111111111111000000000000000000000000000000000100000000000000111111111111111100000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000010000000011111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 71 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 5 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000001001111111111111111111111000000000000000000000000000000000100000000000000111111111111111100000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000010000000011111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 6'b011111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 62'b00000000000000000000000000000000100000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 11 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 62'b00000000000000000000000000000000110000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 11 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 62'b00000000000000000000000000000000010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 11 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 62'b00000000000000000000000000000000010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 11 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (2#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 62'b00000000000000000000000000000000010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 11 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (2#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (3#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_axic_srl_fifo' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_ndeep_srl' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (4#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_ndeep_srl' (5#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_axic_srl_fifo' (6#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_arbiter_resp' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 6 - type: integer 
	Parameter C_NUM_S_LOG bound to: 3 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_arbiter_resp' (7#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 71 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42857]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42857]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (9#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_si_transactor' (10#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 3'b000 
	Parameter C_HIGH_ID bound to: 3'b001 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000001001111111111111111111111000000000000000000000000000000000100000000000000111111111111111100000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000010000000011111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 7 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (10#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized0' (10#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter' (11#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_wdata_router' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo' (12#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_wdata_router' (13#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized1' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 3'b010 
	Parameter C_HIGH_ID bound to: 3'b011 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000001001111111111111111111111000000000000000000000000000000000100000000000000111111111111111100000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000010000000011111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 71 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized1' (13#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized2' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 3'b010 
	Parameter C_HIGH_ID bound to: 3'b011 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000001001111111111111111111111000000000000000000000000000000000100000000000000111111111111111100000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000010000000011111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 7 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized2' (13#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized3' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 3'b100 
	Parameter C_HIGH_ID bound to: 3'b101 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000001001111111111111111111111000000000000000000000000000000000100000000000000111111111111111100000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000010000000011111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 71 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized3' (13#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized4' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 3'b100 
	Parameter C_HIGH_ID bound to: 3'b101 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000001001111111111111111111111000000000000000000000000000000000100000000000000111111111111111100000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000010000000011111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 7 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized4' (13#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized5' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 3 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 3'b110 
	Parameter C_HIGH_ID bound to: 3'b110 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000001001111111111111111111111000000000000000000000000000000000100000000000000111111111111111100000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000010000000011111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 71 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized5' (13#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized6' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 3 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 3'b110 
	Parameter C_HIGH_ID bound to: 3'b110 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000001001111111111111111111111000000000000000000000000000000000100000000000000111111111111111100000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000010000000011111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 7 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_si_transactor__parameterized6' (13#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder__parameterized0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder__parameterized0' (13#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized0' (13#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_wdata_mux' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0' (13#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (13#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_wdata_mux' (14#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 71 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (15#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (15#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (15#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 71 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (15#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 71 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (16#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 71 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (17#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (18#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized1' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized1' (18#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_wdata_mux__parameterized0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized1' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized1' (18#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_wdata_mux__parameterized0' (18#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' (19#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 4 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 6 - type: integer 
	Parameter C_MESG_WIDTH bound to: 98 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 98 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (19#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (19#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter' (20#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[5].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar' (21#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' (22#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_xbar_0' (23#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_xbar_0/synth/cpu_design_xbar_0.v:59]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axi_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized6 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized6 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized5 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized5 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized4 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized4 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized3 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized3 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized2 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized2 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized1 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized1 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized0 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized0 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_AWID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_AWID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_AWID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_ARID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_ARID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_ARID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awid[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awid[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awid[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arid[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arid[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arid[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1015.777 ; gain = 364.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:20 . Memory (MB): peak = 1015.777 ; gain = 364.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:20 . Memory (MB): peak = 1015.777 ; gain = 364.789
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 312 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_xbar_0/cpu_design_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_xbar_0/cpu_design_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1071.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1082.906 ; gain = 11.629
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:26 ; elapsed = 00:01:57 . Memory (MB): peak = 1082.906 ; gain = 431.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:26 ; elapsed = 00:01:57 . Memory (MB): peak = 1082.906 ; gain = 431.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:57 . Memory (MB): peak = 1082.906 ; gain = 431.918
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_20_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_20_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:31 ; elapsed = 00:02:03 . Memory (MB): peak = 1082.906 ; gain = 431.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 84    
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               98 Bit    Registers := 2     
	               71 Bit    Registers := 12    
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 22    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 63    
	                1 Bit    Registers := 79    
+---Muxes : 
	   2 Input     71 Bit        Muxes := 16    
	   2 Input     48 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 46    
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 78    
	   3 Input      2 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 216   
	   4 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_20_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               98 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     71 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_18_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_20_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_si_transactor__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_si_transactor__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_si_transactor__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_si_transactor__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     71 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 12    
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axi_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axi_register_slice has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axi_register_slice has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axi_register_slice has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized6 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized6 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized5 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized5 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized4 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized4 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized3 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized3 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized2 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized2 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized1 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized1 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized0 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized0 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_AWID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_AWID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_AWID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_AWID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_AWID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_AWID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_AWID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[11]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[8]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[9]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[11]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[8]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[9]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[2].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[11]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[8]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[9]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[2].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[3].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'axi_register_slice_v2_1_19_axi_register_slice:/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'axi_register_slice_v2_1_19_axi_register_slice:/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_register_slice_v2_1_19_axi_register_slice:/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'axi_register_slice_v2_1_19_axi_register_slice:/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[11]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[8]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[9]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[11]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[8]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[9]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[2].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[11]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[8]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[9]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[2].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[3].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_20_wdata_router.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0__2.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0__3.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0__4.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_20_wdata_mux__parameterized0.
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[83]' (FDRE) to 'inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[86]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[84]' (FDRE) to 'inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[86]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[85]' (FDRE) to 'inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[86]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /addr_arbiter_ar/\gen_arbiter.m_mesg_i_reg[86] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[83]' (FDRE) to 'inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[86]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[84]' (FDRE) to 'inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[86]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[85]' (FDRE) to 'inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[86]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /addr_arbiter_aw/\gen_arbiter.m_mesg_i_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_master_slots[5].reg_slice_mi /\b.b_pipe/m_payload_i_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]' (FDE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\gen_samd.crossbar_samd /\gen_master_slots[5].reg_slice_mi /\b.b_pipe/m_payload_i_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:02:24 . Memory (MB): peak = 1082.906 ; gain = 431.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:38 . Memory (MB): peak = 1082.906 ; gain = 431.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:44 . Memory (MB): peak = 1082.906 ; gain = 431.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[64]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[65]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[2]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[3]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[4]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[9]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[10]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[11]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[12]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[15]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[22]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[23]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[26]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[30]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[34]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[35]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[36]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[41]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[42]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[43]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[44]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[46]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[47]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[54]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[55]' (FDSE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:17 ; elapsed = 00:02:50 . Memory (MB): peak = 1168.305 ; gain = 517.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:20 ; elapsed = 00:02:53 . Memory (MB): peak = 1173.199 ; gain = 522.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:21 ; elapsed = 00:02:53 . Memory (MB): peak = 1173.199 ; gain = 522.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:02:54 . Memory (MB): peak = 1173.199 ; gain = 522.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:02:54 . Memory (MB): peak = 1173.199 ; gain = 522.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:02:55 . Memory (MB): peak = 1173.199 ; gain = 522.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:55 . Memory (MB): peak = 1173.199 ; gain = 522.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    12|
|2     |LUT2    |   279|
|3     |LUT3    |   633|
|4     |LUT4    |   178|
|5     |LUT5    |   210|
|6     |LUT6    |  1296|
|7     |MUXF7   |   294|
|8     |SRLC32E |    28|
|9     |FDRE    |  1303|
|10    |FDSE    |    40|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------------+------------------------------------------------------------------+------+
|      |Instance                                                 |Module                                                            |Cells |
+------+---------------------------------------------------------+------------------------------------------------------------------+------+
|1     |top                                                      |                                                                  |  4273|
|2     |  inst                                                   |axi_crossbar_v2_1_20_axi_crossbar                                 |  4273|
|3     |    \gen_samd.crossbar_samd                              |axi_crossbar_v2_1_20_crossbar                                     |  4273|
|4     |      addr_arbiter_ar                                    |axi_crossbar_v2_1_20_addr_arbiter                                 |   391|
|5     |        \gen_arbiter.mux_mesg                            |generic_baseblocks_v2_1_0_mux_enc__parameterized2_72              |    91|
|6     |      addr_arbiter_aw                                    |axi_crossbar_v2_1_20_addr_arbiter_0                               |   348|
|7     |        \gen_arbiter.mux_mesg                            |generic_baseblocks_v2_1_0_mux_enc__parameterized2                 |    91|
|8     |      \gen_decerr_slave.decerr_slave_inst                |axi_crossbar_v2_1_20_decerr_slave                                 |    52|
|9     |      \gen_master_slots[0].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_20_wdata_mux                                    |   107|
|10    |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0_69        |   107|
|11    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_70                                |     2|
|12    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_71                                |     6|
|13    |      \gen_master_slots[0].reg_slice_mi                  |axi_register_slice_v2_1_19_axi_register_slice                     |   257|
|14    |        \b.b_pipe                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_67 |    25|
|15    |        \r.r_pipe                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_68 |   232|
|16    |      \gen_master_slots[1].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_20_wdata_mux_1                                  |   107|
|17    |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0_64        |   107|
|18    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_65                                |     2|
|19    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_66                                |     6|
|20    |      \gen_master_slots[1].reg_slice_mi                  |axi_register_slice_v2_1_19_axi_register_slice_2                   |   259|
|21    |        \b.b_pipe                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_62 |    29|
|22    |        \r.r_pipe                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_63 |   230|
|23    |      \gen_master_slots[2].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_20_wdata_mux_3                                  |   104|
|24    |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0_59        |   104|
|25    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_60                                |     2|
|26    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_61                                |     6|
|27    |      \gen_master_slots[2].reg_slice_mi                  |axi_register_slice_v2_1_19_axi_register_slice_4                   |   288|
|28    |        \b.b_pipe                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_57 |    38|
|29    |        \r.r_pipe                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_58 |   250|
|30    |      \gen_master_slots[3].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_20_wdata_mux_5                                  |   106|
|31    |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0_54        |   106|
|32    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_55                                |     2|
|33    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_56                                |     6|
|34    |      \gen_master_slots[3].reg_slice_mi                  |axi_register_slice_v2_1_19_axi_register_slice_6                   |   256|
|35    |        \b.b_pipe                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_52 |    27|
|36    |        \r.r_pipe                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_53 |   229|
|37    |      \gen_master_slots[4].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_20_wdata_mux_7                                  |   103|
|38    |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0           |   103|
|39    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_50                                |     2|
|40    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_51                                |     6|
|41    |      \gen_master_slots[4].reg_slice_mi                  |axi_register_slice_v2_1_19_axi_register_slice_8                   |   397|
|42    |        \b.b_pipe                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_48 |    35|
|43    |        \r.r_pipe                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_49 |   362|
|44    |      \gen_master_slots[5].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_20_wdata_mux__parameterized0                    |    31|
|45    |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized1           |    31|
|46    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_46                                |     1|
|47    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_47                                |     5|
|48    |      \gen_master_slots[5].reg_slice_mi                  |axi_register_slice_v2_1_19_axi_register_slice_9                   |   216|
|49    |        \b.b_pipe                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized1    |    31|
|50    |        \r.r_pipe                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized2    |   185|
|51    |      \gen_slave_slots[0].gen_si_read.si_transactor_ar   |axi_crossbar_v2_1_20_si_transactor                                |   197|
|52    |        \gen_multi_thread.arbiter_resp_inst              |axi_crossbar_v2_1_20_arbiter_resp_44                              |    95|
|53    |        \gen_multi_thread.mux_resp_multi_thread          |generic_baseblocks_v2_1_0_mux_enc_45                              |    80|
|54    |      \gen_slave_slots[0].gen_si_write.si_transactor_aw  |axi_crossbar_v2_1_20_si_transactor__parameterized0                |    69|
|55    |        \gen_multi_thread.arbiter_resp_inst              |axi_crossbar_v2_1_20_arbiter_resp_42                              |    32|
|56    |        \gen_multi_thread.mux_resp_multi_thread          |generic_baseblocks_v2_1_0_mux_enc__parameterized0_43              |    14|
|57    |      \gen_slave_slots[0].gen_si_write.splitter_aw_si    |axi_crossbar_v2_1_20_splitter                                     |     5|
|58    |      \gen_slave_slots[0].gen_si_write.wdata_router_w    |axi_crossbar_v2_1_20_wdata_router                                 |    56|
|59    |        wrouter_aw_fifo                                  |axi_data_fifo_v2_1_18_axic_reg_srl_fifo_37                        |    56|
|60    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_38                                |     3|
|61    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_39                                |     9|
|62    |          \gen_srls[0].gen_rep[2].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_40                                |    10|
|63    |          \gen_srls[0].gen_rep[3].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_41                                |     5|
|64    |      \gen_slave_slots[1].gen_si_read.si_transactor_ar   |axi_crossbar_v2_1_20_si_transactor__parameterized1                |   198|
|65    |        \gen_multi_thread.arbiter_resp_inst              |axi_crossbar_v2_1_20_arbiter_resp_35                              |    95|
|66    |        \gen_multi_thread.mux_resp_multi_thread          |generic_baseblocks_v2_1_0_mux_enc_36                              |    81|
|67    |      \gen_slave_slots[1].gen_si_write.si_transactor_aw  |axi_crossbar_v2_1_20_si_transactor__parameterized2                |    69|
|68    |        \gen_multi_thread.arbiter_resp_inst              |axi_crossbar_v2_1_20_arbiter_resp_33                              |    32|
|69    |        \gen_multi_thread.mux_resp_multi_thread          |generic_baseblocks_v2_1_0_mux_enc__parameterized0_34              |    15|
|70    |      \gen_slave_slots[1].gen_si_write.splitter_aw_si    |axi_crossbar_v2_1_20_splitter_10                                  |     5|
|71    |      \gen_slave_slots[1].gen_si_write.wdata_router_w    |axi_crossbar_v2_1_20_wdata_router_11                              |    55|
|72    |        wrouter_aw_fifo                                  |axi_data_fifo_v2_1_18_axic_reg_srl_fifo_28                        |    55|
|73    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_29                                |     3|
|74    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_30                                |     8|
|75    |          \gen_srls[0].gen_rep[2].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_31                                |    10|
|76    |          \gen_srls[0].gen_rep[3].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_32                                |     5|
|77    |      \gen_slave_slots[2].gen_si_read.si_transactor_ar   |axi_crossbar_v2_1_20_si_transactor__parameterized3                |   197|
|78    |        \gen_multi_thread.arbiter_resp_inst              |axi_crossbar_v2_1_20_arbiter_resp_26                              |    95|
|79    |        \gen_multi_thread.mux_resp_multi_thread          |generic_baseblocks_v2_1_0_mux_enc_27                              |    80|
|80    |      \gen_slave_slots[2].gen_si_write.si_transactor_aw  |axi_crossbar_v2_1_20_si_transactor__parameterized4                |    69|
|81    |        \gen_multi_thread.arbiter_resp_inst              |axi_crossbar_v2_1_20_arbiter_resp                                 |    32|
|82    |        \gen_multi_thread.mux_resp_multi_thread          |generic_baseblocks_v2_1_0_mux_enc__parameterized0_25              |    14|
|83    |      \gen_slave_slots[2].gen_si_write.splitter_aw_si    |axi_crossbar_v2_1_20_splitter_12                                  |     5|
|84    |      \gen_slave_slots[2].gen_si_write.wdata_router_w    |axi_crossbar_v2_1_20_wdata_router_13                              |    57|
|85    |        wrouter_aw_fifo                                  |axi_data_fifo_v2_1_18_axic_reg_srl_fifo_20                        |    57|
|86    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_21                                |     3|
|87    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_22                                |     9|
|88    |          \gen_srls[0].gen_rep[2].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_23                                |    10|
|89    |          \gen_srls[0].gen_rep[3].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_24                                |     5|
|90    |      \gen_slave_slots[3].gen_si_read.si_transactor_ar   |axi_crossbar_v2_1_20_si_transactor__parameterized5                |   158|
|91    |        \gen_single_thread.mux_resp_single_thread        |generic_baseblocks_v2_1_0_mux_enc                                 |   136|
|92    |      \gen_slave_slots[3].gen_si_write.si_transactor_aw  |axi_crossbar_v2_1_20_si_transactor__parameterized6                |    26|
|93    |        \gen_single_thread.mux_resp_single_thread        |generic_baseblocks_v2_1_0_mux_enc__parameterized0                 |     9|
|94    |      \gen_slave_slots[3].gen_si_write.splitter_aw_si    |axi_crossbar_v2_1_20_splitter_14                                  |     5|
|95    |      \gen_slave_slots[3].gen_si_write.wdata_router_w    |axi_crossbar_v2_1_20_wdata_router_15                              |    52|
|96    |        wrouter_aw_fifo                                  |axi_data_fifo_v2_1_18_axic_reg_srl_fifo                           |    52|
|97    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl                                   |     3|
|98    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_17                                |    11|
|99    |          \gen_srls[0].gen_rep[2].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_18                                |     3|
|100   |          \gen_srls[0].gen_rep[3].srl_nx1                |axi_data_fifo_v2_1_18_ndeep_srl_19                                |     5|
|101   |      splitter_aw_mi                                     |axi_crossbar_v2_1_20_splitter_16                                  |     5|
+------+---------------------------------------------------------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:55 . Memory (MB): peak = 1173.199 ; gain = 522.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:02:29 . Memory (MB): peak = 1173.199 ; gain = 455.082
Synthesis Optimization Complete : Time (s): cpu = 00:02:22 ; elapsed = 00:02:55 . Memory (MB): peak = 1173.199 ; gain = 522.211
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1183.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
255 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:41 ; elapsed = 00:03:29 . Memory (MB): peak = 1183.066 ; gain = 791.078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1183.066 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_xbar_0_synth_1/cpu_design_xbar_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cpu_design_xbar_0, cache-ID = 8059472a8b95dddf
INFO: [Coretcl 2-1174] Renamed 100 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1183.066 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_xbar_0_synth_1/cpu_design_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_design_xbar_0_utilization_synth.rpt -pb cpu_design_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 00:37:48 2019...
