Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ece453_top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ece453_top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ece453_top_level"
Output Format                      : NGC
Target Device                      : xc3s1500-5-fg676

---- Source Options
Top Module Name                    : ece453_top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "processing.v" in library work
Compiling verilog file "CLOCK_GEN.v" in library work
Module <processing> compiled
Compiling verilog file "ac97.v" in library work
Module <CLOCK_GEN> compiled
Module <audio> compiled
Module <ac97> compiled
Compiling verilog file "main.v" in library work
Module <ac97commands> compiled
WARNING:HDLCompilers:301 - "main.v" line 21 Too many digits specified in hex constant
Compiling verilog file "ece453_master_module.v" in library work
Module <main> compiled
Compiling verilog file "ece453_top_level.v" in library work
Module <ece453_master_module> compiled
Module <ece453_top_level> compiled
No errors in compilation
Analysis of file <"ece453_top_level.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ece453_top_level> in library <work>.

Analyzing hierarchy for module <ece453_master_module> in library <work>.

Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <CLOCK_GEN> in library <work>.

Analyzing hierarchy for module <audio> in library <work>.

Analyzing hierarchy for module <processing> in library <work>.

Analyzing hierarchy for module <ac97> in library <work>.

Analyzing hierarchy for module <ac97commands> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ece453_top_level>.
Module <ece453_top_level> is correct for synthesis.
 
Analyzing module <ece453_master_module> in library <work>.
Module <ece453_master_module> is correct for synthesis.
 
Analyzing module <main> in library <work>.
Module <main> is correct for synthesis.
 
Analyzing module <CLOCK_GEN> in library <work>.
Module <CLOCK_GEN> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <SYSTEM_CLOCK_BUF> in unit <CLOCK_GEN>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <SYSTEM_CLOCK_BUF> in unit <CLOCK_GEN>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <SYSTEM_CLOCK_BUF> in unit <CLOCK_GEN>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <SYSTEM_CLOCK_BUF> in unit <CLOCK_GEN>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DSS_MODE =  NONE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "FACTORY_JF =  C080" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "INIT =  000F" for instance <RESET_SYSTEM_DCM> in unit <CLOCK_GEN>.
Analyzing module <audio> in library <work>.
Module <audio> is correct for synthesis.
 
Analyzing module <ac97> in library <work>.
INFO:Xst:1432 - Contents of array <l_cmd_addr> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_cmd_addr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <l_cmd_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_cmd_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <l_right_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_right_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <ac97> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for signal <ready> in unit <ac97>.
    Set user-defined property "INIT =  0" for signal <ac97_sdata_out> in unit <ac97>.
    Set user-defined property "INIT =  0" for signal <ac97_synch> in unit <ac97>.
    Set user-defined property "INIT =  0000" for signal <bit_count>.
    Set user-defined property "INIT =  0" for signal <l_left_v>.
    Set user-defined property "INIT =  0" for signal <l_right_v>.
    Set user-defined property "INIT =  0" for signal <l_cmd_v>.
Analyzing module <ac97commands> in library <work>.
Module <ac97commands> is correct for synthesis.
 
Analyzing module <processing> in library <work>.
Module <processing> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <processing>.
    Related source file is "processing.v".
WARNING:Xst:1305 - Output <right_out<19:16>> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <right_out<14:0>> is never assigned. Tied to value 000000000000000.
WARNING:Xst:1305 - Output <left_out> is never assigned. Tied to value 00000000000000000000.
WARNING:Xst:647 - Input <right_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <left_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <right_out<15>>.
    Found 8-bit register for signal <LED>.
    Found 11-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <processing> synthesized.


Synthesizing Unit <ac97>.
    Related source file is "ac97.v".
    Register <l_right_v> equivalent to <l_left_v> has been removed
    Found 20-bit register for signal <left_in_data>.
    Found 1-bit register for signal <ac97_synch>.
    Found 1-bit register for signal <ac97_sdata_out>.
    Found 20-bit register for signal <right_in_data>.
    Found 1-bit register for signal <ready>.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0000> created at line 156.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0001> created at line 160.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0002> created at line 170.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0000> created at line 154.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0001> created at line 158.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0002> created at line 162.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0003> created at line 168.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0000> created at line 143.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0001> created at line 154.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0002> created at line 158.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0003> created at line 162.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0004> created at line 168.
    Found 8-bit up counter for signal <bit_count>.
    Found 20-bit register for signal <l_cmd_addr>.
    Found 20-bit register for signal <l_cmd_data>.
    Found 1-bit register for signal <l_cmd_v>.
    Found 20-bit register for signal <l_left_data>.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0000> created at line 162.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0001> created at line 158.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0002> created at line 154.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0000> created at line 162.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0001> created at line 158.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0002> created at line 154.
    Found 1-bit register for signal <l_left_v>.
    Found 20-bit register for signal <l_right_data>.
    Found 8-bit comparator greatequal for signal <left_in_data$cmp_ge0000> created at line 179.
    Found 8-bit comparator lessequal for signal <left_in_data$cmp_le0000> created at line 179.
    Found 8-bit comparator greater for signal <right_in_data$cmp_gt0000> created at line 182.
    Found 8-bit comparator less for signal <right_in_data$cmp_lt0000> created at line 182.
    Summary:
	inferred   1 Counter(s).
	inferred 125 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  19 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ac97> synthesized.


Synthesizing Unit <ac97commands>.
    Related source file is "ac97.v".
WARNING:Xst:1780 - Signal <done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16x24-bit ROM for signal <command$mux0000> created at line 216.
    Found 1-bit register for signal <command_valid>.
    Found 24-bit register for signal <command>.
    Found 1-bit register for signal <old_ready>.
    Found 4-bit up counter for signal <state>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  26 D-type flip-flop(s).
Unit <ac97commands> synthesized.


Synthesizing Unit <CLOCK_GEN>.
    Related source file is "CLOCK_GEN.v".
Unit <CLOCK_GEN> synthesized.


Synthesizing Unit <audio>.
    Related source file is "ac97.v".
    Found 1-bit register for signal <audio_reset_b>.
    Found 10-bit up counter for signal <reset_count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <audio> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
Unit <main> synthesized.


Synthesizing Unit <ece453_master_module>.
    Related source file is "ece453_master_module.v".
WARNING:Xst:647 - Input <SPI_MISO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <PIO<58>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<63>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VD_NRESET> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <ARM_D<29>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<4>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_BE_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <PIO<64>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<59>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <ACC_PORT_PIN<42:15>> is never assigned. Tied to value 0000000000000000000000000000.
WARNING:Xst:1305 - Output <ACC_PORT_PIN<9>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CPLD_RS1_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <ARM_D<5>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PIO_DIR0> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PIO<65>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_CS5_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <ARM_D<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<66>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PIO_DIR8> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <ARM_D<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PS2_MOUSE_CLK> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<67>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<8>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <LCD_DATA> is never assigned. Tied to value 0000.
WARNING:Xst:2563 - Inout <VE_FIELD_VSYNC> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <CPLD_AS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <LCD_E> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VD_HS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPI_SS> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <ARM_D<9>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PB<0>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <VE_VSO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_ADDR> is never assigned. Tied to value 00000000000000000000000.
WARNING:Xst:2563 - Inout <PB<1>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <VD_SFL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RS232_RTS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <PB<2>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PS2_ENABLED> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PB<3>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <CPLD_WS1_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <PB<4>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RS232_CTS> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VE_DATA> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <CPLD_NFIO4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CPLD_NFIO5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FPGA_CLK_BANK_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FPGA_CLK_BANK_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <VE_BLANK> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VGA_PIX_CLK> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FPGA_CLK_BANK_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_NWE> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <VE_HSYNC> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VE_SCRESET_RTC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SYS_RST_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARM_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <AC97_ID_0> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VD_LLC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <AC97_ID_1> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FLASH_NWP> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<10>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_CS0_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VD_VS_FIELD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <PS2_KEYB_DATA> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FLASH_DATA<11>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_OE_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <LCD_RS> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <LCD_BACK> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ARM_RESET_OUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <FLASH_DATA<12>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <LCD_RW> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VGA_BLANK> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FPGA_CLK2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <FLASH_DATA<13>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <FPGA_CLK3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VE_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VGA_HSYNC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIO_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <FLASH_DATA<14>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VGA_PSAVE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VD_DATA_DEC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <FLASH_DATA<15>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_CS1_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VE_CLAMP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CPLD_RS5_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIO_DIR16> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RS232_RX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIO_DIR24> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VE_CSO_HSO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VE_TTXREQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIO_DIR32> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIO_DIR40> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RS232_TX> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PS2_MOUSE_DATA> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<10>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VD_NPWRDWN> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<0>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_CS2_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <ARM_D<11>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <FLASH_NRESET> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIO_OE_B0> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<1>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <SPI_SCK> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <ARM_D<12>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VGA_B> is never assigned. Tied to value 00000000.
WARNING:Xst:2563 - Inout <FLASH_DATA<2>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<13>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PIO_OE_B8> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VGA_G> is never assigned. Tied to value 00000000.
WARNING:Xst:1305 - Output <VE_RESET> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<3>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <CPLD_WS5_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <ARM_D<14>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <SPI_MOSI> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIO_OE_B16> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ARM_RW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIO_OE_B24> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <DIP_SW<0>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FLASH_DATA<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<20>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<15>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PIO_OE_B32> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VGA_R> is never assigned. Tied to value 00000000.
WARNING:Xst:2563 - Inout <FLASH_DATA<5>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <DIP_SW<1>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<50>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PIO_OE_B40> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ARM_CS3_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <ARM_D<16>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<21>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <FLASH_NBYTE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FLASH_NRYBY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_NCE> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <DIP_SW<2>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<51>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<22>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<17>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VGA_VSYNC> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <DIP_SW<3>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<52>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<23>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<18>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FLASH_DATA<8>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <DIP_SW<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<53>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<48>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<24>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<19>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VE_PAL_NTSC> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <DIP_SW<5>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FLASH_DATA<9>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<54>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<49>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <ARM_IRQ> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <ARM_D<25>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<30>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PIO_OUT> is never assigned. Tied to value 000000000000000000000000000000000000000000000000.
WARNING:Xst:2563 - Inout <I2C_SDA> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <VD_INTRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <ARM_D<0>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <DIP_SW<6>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <FLASH_NOE_E> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PIO<55>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<60>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PS2_KEYB_CLK> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<31>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<26>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <I2C_SCL> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<1>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <DIP_SW<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<61>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<56>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<27>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_CLK0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <ARM_D<2>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SYS_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VE_TTX> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PIO<62>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<57>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ARM_D<28>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VGA_SYNC> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <ARM_D<3>> is never assigned. Tied to value Z.
WARNING:Xst:646 - Signal <SACNT1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <PS2_MOUSE_CLK>.
    Found 1-bit tristate buffer for signal <VE_FIELD_VSYNC>.
    Found 1-bit tristate buffer for signal <VE_BLANK>.
    Found 1-bit tristate buffer for signal <VE_HSYNC>.
    Found 1-bit tristate buffer for signal <PS2_KEYB_DATA>.
    Found 1-bit tristate buffer for signal <PS2_MOUSE_DATA>.
    Found 1-bit tristate buffer for signal <I2C_SDA>.
    Found 1-bit tristate buffer for signal <PS2_KEYB_CLK>.
    Found 1-bit tristate buffer for signal <I2C_SCL>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<15>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<14>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<13>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<12>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<11>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<10>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<9>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<8>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<7>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<6>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<5>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<4>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<3>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<2>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<1>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<0>>.
    Found 1-bit tristate buffer for signal <DIP_SW<7>>.
    Found 1-bit tristate buffer for signal <DIP_SW<6>>.
    Found 1-bit tristate buffer for signal <DIP_SW<5>>.
    Found 1-bit tristate buffer for signal <DIP_SW<4>>.
    Found 1-bit tristate buffer for signal <DIP_SW<3>>.
    Found 1-bit tristate buffer for signal <DIP_SW<2>>.
    Found 1-bit tristate buffer for signal <DIP_SW<1>>.
    Found 1-bit tristate buffer for signal <DIP_SW<0>>.
    Found 1-bit tristate buffer for signal <ARM_D<31>>.
    Found 1-bit tristate buffer for signal <ARM_D<30>>.
    Found 1-bit tristate buffer for signal <ARM_D<29>>.
    Found 1-bit tristate buffer for signal <ARM_D<28>>.
    Found 1-bit tristate buffer for signal <ARM_D<27>>.
    Found 1-bit tristate buffer for signal <ARM_D<26>>.
    Found 1-bit tristate buffer for signal <ARM_D<25>>.
    Found 1-bit tristate buffer for signal <ARM_D<24>>.
    Found 1-bit tristate buffer for signal <ARM_D<23>>.
    Found 1-bit tristate buffer for signal <ARM_D<22>>.
    Found 1-bit tristate buffer for signal <ARM_D<21>>.
    Found 1-bit tristate buffer for signal <ARM_D<20>>.
    Found 1-bit tristate buffer for signal <ARM_D<19>>.
    Found 1-bit tristate buffer for signal <ARM_D<18>>.
    Found 1-bit tristate buffer for signal <ARM_D<17>>.
    Found 1-bit tristate buffer for signal <ARM_D<16>>.
    Found 1-bit tristate buffer for signal <ARM_D<15>>.
    Found 1-bit tristate buffer for signal <ARM_D<14>>.
    Found 1-bit tristate buffer for signal <ARM_D<13>>.
    Found 1-bit tristate buffer for signal <ARM_D<12>>.
    Found 1-bit tristate buffer for signal <ARM_D<11>>.
    Found 1-bit tristate buffer for signal <ARM_D<10>>.
    Found 1-bit tristate buffer for signal <ARM_D<9>>.
    Found 1-bit tristate buffer for signal <ARM_D<8>>.
    Found 1-bit tristate buffer for signal <ARM_D<7>>.
    Found 1-bit tristate buffer for signal <ARM_D<6>>.
    Found 1-bit tristate buffer for signal <ARM_D<5>>.
    Found 1-bit tristate buffer for signal <ARM_D<4>>.
    Found 1-bit tristate buffer for signal <ARM_D<3>>.
    Found 1-bit tristate buffer for signal <ARM_D<2>>.
    Found 1-bit tristate buffer for signal <ARM_D<1>>.
    Found 1-bit tristate buffer for signal <ARM_D<0>>.
    Found 1-bit tristate buffer for signal <PB<4>>.
    Found 1-bit tristate buffer for signal <PB<3>>.
    Found 1-bit tristate buffer for signal <PB<2>>.
    Found 1-bit tristate buffer for signal <PB<1>>.
    Found 1-bit tristate buffer for signal <PB<0>>.
    Found 1-bit tristate buffer for signal <PIO<67>>.
    Found 1-bit tristate buffer for signal <PIO<66>>.
    Found 1-bit tristate buffer for signal <PIO<65>>.
    Found 1-bit tristate buffer for signal <PIO<64>>.
    Found 1-bit tristate buffer for signal <PIO<63>>.
    Found 1-bit tristate buffer for signal <PIO<62>>.
    Found 1-bit tristate buffer for signal <PIO<61>>.
    Found 1-bit tristate buffer for signal <PIO<60>>.
    Found 1-bit tristate buffer for signal <PIO<59>>.
    Found 1-bit tristate buffer for signal <PIO<58>>.
    Found 1-bit tristate buffer for signal <PIO<57>>.
    Found 1-bit tristate buffer for signal <PIO<56>>.
    Found 1-bit tristate buffer for signal <PIO<55>>.
    Found 1-bit tristate buffer for signal <PIO<54>>.
    Found 1-bit tristate buffer for signal <PIO<53>>.
    Found 1-bit tristate buffer for signal <PIO<52>>.
    Found 1-bit tristate buffer for signal <PIO<51>>.
    Found 1-bit tristate buffer for signal <PIO<50>>.
    Found 1-bit tristate buffer for signal <PIO<49>>.
    Found 1-bit tristate buffer for signal <PIO<48>>.
    Summary:
	inferred  90 Tristate(s).
Unit <ece453_master_module> synthesized.


Synthesizing Unit <ece453_top_level>.
    Related source file is "ece453_top_level.v".
    Found 48-bit tristate buffer for signal <MZA_PIO<47:0>>.
    Summary:
	inferred  48 Tristate(s).
Unit <ece453_top_level> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x24-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 9-bit adder                                           : 3
# Counters                                             : 4
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 17
 1-bit register                                        : 9
 20-bit register                                       : 6
 24-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 19
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 3
 1-bit 20-to-1 multiplexer                             : 3
# Tristates                                            : 138
 1-bit tristate buffer                                 : 138

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <l_cmd_addr_0> in Unit <ac97> is equivalent to the following 15 FFs/Latches, which will be removed : <l_cmd_addr_1> <l_cmd_addr_2> <l_cmd_addr_3> <l_cmd_addr_4> <l_cmd_addr_5> <l_cmd_addr_6> <l_cmd_addr_7> <l_cmd_addr_8> <l_cmd_addr_9> <l_cmd_addr_10> <l_cmd_addr_11> <l_cmd_data_0> <l_cmd_data_1> <l_cmd_data_2> <l_cmd_data_3> 
WARNING:Xst:1426 - The value init of the FF/Latch command_valid hinder the constant cleaning in the block cmds.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <l_right_data_19> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_18> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_17> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_16> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_14> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_13> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_12> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_11> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_10> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_9> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_8> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_7> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_6> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_5> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_4> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_addr_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ac97commands>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_command_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ac97commands> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x24-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 3
# Counters                                             : 4
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 161
 Flip-Flops                                            : 161
# Comparators                                          : 19
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 3
 1-bit 20-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <l_cmd_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_4> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_5> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_6> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_7> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_8> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_9> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_10> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_11> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch command_valid hinder the constant cleaning in the block ac97commands.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <command_5> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_7> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_13> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_14> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_16> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_22> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <command_4> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_12> 
INFO:Xst:2261 - The FF/Latch <command_6> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_15> 
INFO:Xst:2261 - The FF/Latch <command_0> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_8> 
INFO:Xst:2261 - The FF/Latch <command_1> in Unit <ac97commands> is equivalent to the following 3 FFs/Latches, which will be removed : <command_2> <command_9> <command_10> 

Optimizing unit <ece453_top_level> ...

Optimizing unit <processing> ...

Optimizing unit <ac97> ...

Optimizing unit <ac97commands> ...
WARNING:Xst:1710 - FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_cmd_data_9> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_cmd_data_11> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_cmd_data_17> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_cmd_data_18> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_cmd_addr_12> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_cmd_addr_18> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_0> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_1> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_2> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_3> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_4> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_5> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_6> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_7> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_8> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_9> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_10> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_11> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_12> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_13> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_14> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_16> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_17> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_18> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_right_data_19> (without init value) has a constant value of 0 in block <ece453_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_19> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_18> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_17> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_16> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_15> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_14> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_13> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_12> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_11> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_10> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_9> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_8> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_7> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_6> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_5> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_4> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_3> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_2> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_1> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/right_in_data_0> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_19> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_18> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_17> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_16> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_15> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_14> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_13> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_12> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_11> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_10> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_9> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_8> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_7> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_6> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_5> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_4> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_3> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_2> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_1> of sequential type is unconnected in block <ece453_top_level>.
WARNING:Xst:2677 - Node <MASTER/FPGAaudio/audio0/ac97/left_in_data_0> of sequential type is unconnected in block <ece453_top_level>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_cmd_data_12> in Unit <ece453_top_level> is equivalent to the following FF/Latch, which will be removed : <MASTER/FPGAaudio/audio0/ac97/l_cmd_data_4> 
INFO:Xst:2261 - The FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_cmd_data_14> in Unit <ece453_top_level> is equivalent to the following 3 FFs/Latches, which will be removed : <MASTER/FPGAaudio/audio0/ac97/l_cmd_data_13> <MASTER/FPGAaudio/audio0/ac97/l_cmd_data_6> <MASTER/FPGAaudio/audio0/ac97/l_cmd_data_5> 
INFO:Xst:2261 - The FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_cmd_data_16> in Unit <ece453_top_level> is equivalent to the following FF/Latch, which will be removed : <MASTER/FPGAaudio/audio0/ac97/l_cmd_data_8> 
INFO:Xst:2261 - The FF/Latch <MASTER/FPGAaudio/audio0/ac97/l_cmd_data_19> in Unit <ece453_top_level> is equivalent to the following FF/Latch, which will be removed : <MASTER/FPGAaudio/audio0/ac97/l_cmd_data_10> 
Found area constraint ratio of 100 (+ 5) on block ece453_top_level, actual ratio is 0.
FlipFlop MASTER/FPGAaudio/audio0/ac97/bit_count_2 has been replicated 1 time(s)
FlipFlop MASTER/FPGAaudio/audio0/ac97/bit_count_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 97
 Flip-Flops                                            : 97

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ece453_top_level.ngr
Top Level Output File Name         : ece453_top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 362

Cell Usage :
# BELS                             : 210
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 26
#      LUT2                        : 37
#      LUT2_L                      : 3
#      LUT3                        : 18
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 33
#      LUT4_D                      : 5
#      LUT4_L                      : 8
#      MUXCY                       : 26
#      MUXF5                       : 9
#      MUXF6                       : 3
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 97
#      FD                          : 20
#      FDE                         : 38
#      FDR                         : 16
#      FDRE                        : 20
#      FDRS                        : 2
#      FDSE                        : 1
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 289
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 148
#      OBUFT                       : 138
# DCMs                             : 1
#      DCM                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1500fg676-5 

 Number of Slices:                       83  out of  13312     0%  
 Number of Slice Flip Flops:             97  out of  26624     0%  
 Number of 4 input LUTs:                141  out of  26624     0%  
    Number used as logic:               140
    Number used as Shift registers:       1
 Number of IOs:                         362
 Number of bonded IOBs:                 289  out of    487    59%  
 Number of GCLKs:                         2  out of      8    25%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                     | Load  |
-----------------------------------+-------------------------------------------+-------+
FPGA_CLK1                          | MASTER/FPGAaudio/CLOCK_GEN/SYSTEM_DCM:CLK0| 50    |
AC97_BIT_CLK                       | IBUF+BUFG                                 | 48    |
-----------------------------------+-------------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.874ns (Maximum Frequency: 126.999MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.306ns
   Maximum combinational path delay: 6.369ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'FPGA_CLK1'
  Clock period: 5.288ns (frequency: 189.113MHz)
  Total number of paths / destination ports: 454 / 82
-------------------------------------------------------------------------
Delay:               5.288ns (Levels of Logic = 2)
  Source:            MASTER/FPGAaudio/processing0/LED_7 (FF)
  Destination:       MASTER/FPGAaudio/processing0/LED_7 (FF)
  Source Clock:      FPGA_CLK1 rising
  Destination Clock: FPGA_CLK1 rising

  Data Path: MASTER/FPGAaudio/processing0/LED_7 to MASTER/FPGAaudio/processing0/LED_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.626   1.040  MASTER/FPGAaudio/processing0/LED_7 (MASTER/FPGAaudio/processing0/LED_7)
     LUT4:I0->O            1   0.479   0.851  MASTER/FPGAaudio/processing0/LED_cmp_eq000125 (MASTER/FPGAaudio/processing0/LED_cmp_eq000125)
     LUT2:I1->O            8   0.479   0.921  MASTER/FPGAaudio/processing0/LED_cmp_eq000126 (MASTER/FPGAaudio/processing0/LED_not0001_inv)
     FDSE:S                    0.892          MASTER/FPGAaudio/processing0/LED_0
    ----------------------------------------
    Total                      5.288ns (2.476ns logic, 2.812ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'AC97_BIT_CLK'
  Clock period: 7.874ns (frequency: 126.999MHz)
  Total number of paths / destination ports: 1396 / 70
-------------------------------------------------------------------------
Delay:               7.874ns (Levels of Logic = 4)
  Source:            MASTER/FPGAaudio/audio0/ac97/bit_count_1 (FF)
  Destination:       MASTER/FPGAaudio/audio0/ac97/l_left_data_19 (FF)
  Source Clock:      AC97_BIT_CLK rising
  Destination Clock: AC97_BIT_CLK rising

  Data Path: MASTER/FPGAaudio/audio0/ac97/bit_count_1 to MASTER/FPGAaudio/audio0/ac97/l_left_data_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.626   1.245  MASTER/FPGAaudio/audio0/ac97/bit_count_1 (MASTER/FPGAaudio/audio0/ac97/bit_count_1)
     LUT3:I0->O            1   0.479   0.704  MASTER/FPGAaudio/audio0/ac97/l_left_data_not00012_SW0 (N0)
     LUT4:I3->O            5   0.479   0.806  MASTER/FPGAaudio/audio0/ac97/l_left_data_not00012 (MASTER/FPGAaudio/audio0/ac97/l_cmd_v_cmp_eq0000)
     LUT4:I3->O            1   0.479   0.740  MASTER/FPGAaudio/audio0/ac97/l_left_data_not00018 (MASTER/FPGAaudio/audio0/ac97/l_left_data_not00018)
     LUT4:I2->O           20   0.479   1.313  MASTER/FPGAaudio/audio0/ac97/l_left_data_not000168 (MASTER/FPGAaudio/audio0/ac97/l_left_data_not0001)
     FDE:CE                    0.524          MASTER/FPGAaudio/audio0/ac97/l_left_data_0
    ----------------------------------------
    Total                      7.874ns (3.066ns logic, 4.808ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AC97_BIT_CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            MASTER/FPGAaudio/audio0/ac97/ac97_synch (FF)
  Destination:       AC97_SYNC (PAD)
  Source Clock:      AC97_BIT_CLK rising

  Data Path: MASTER/FPGAaudio/audio0/ac97/ac97_synch to AC97_SYNC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             3   0.626   0.771  MASTER/FPGAaudio/audio0/ac97/ac97_synch (MASTER/FPGAaudio/audio0/ac97/ac97_synch)
     OBUF:I->O                 4.909          AC97_SYNC_OBUF (AC97_SYNC)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FPGA_CLK1'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            MASTER/FPGAaudio/processing0/LED_6 (FF)
  Destination:       LED<6> (PAD)
  Source Clock:      FPGA_CLK1 rising

  Data Path: MASTER/FPGAaudio/processing0/LED_6 to LED<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.626   0.771  MASTER/FPGAaudio/processing0/LED_6 (MASTER/FPGAaudio/processing0/LED_6)
     OBUF:I->O                 4.909          LED_6_OBUF (LED<6>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.369ns (Levels of Logic = 2)
  Source:            AC97_BIT_CLK (PAD)
  Destination:       ACC_PORT_PIN<10> (PAD)

  Data Path: AC97_BIT_CLK to ACC_PORT_PIN<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  AC97_BIT_CLK_IBUF (AC97_BIT_CLK_IBUF1)
     OBUF:I->O                 4.909          ACC_PORT_PIN_10_OBUF (ACC_PORT_PIN<10>)
    ----------------------------------------
    Total                      6.369ns (5.624ns logic, 0.745ns route)
                                       (88.3% logic, 11.7% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.66 secs
 
--> 

Total memory usage is 252880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  302 (   0 filtered)
Number of infos    :   16 (   0 filtered)

