{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1512725029574 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "4004_2 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"4004_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512725029591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512725029635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512725029636 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1512725029748 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512725029759 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512725030475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512725030475 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512725030475 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ASDO~" } } } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512725030480 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 1812 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512725030480 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~LVDS150p/nCEO~" } } } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512725030480 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512725030480 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512725030483 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "85 " "TimeQuest Timing Analyzer is analyzing 85 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1512725030854 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512725030856 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512725030856 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512725030856 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1512725030856 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "4004_2.sdc " "Synopsys Design Constraints File file not found: '4004_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512725030865 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_2 " "Node: clk_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512725030869 "|processor_4004|clk_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_1 " "Node: clk_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512725030869 "|processor_4004|clk_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Index_Register:Index_Register_1\|reg_IO " "Node: Index_Register:Index_Register_1\|reg_IO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512725030869 "|processor_4004|Index_Register:Index_Register_1|reg_IO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Control_Unit:Control_Unit_1\|index_register_IO\[0\] " "Node: Control_Unit:Control_Unit_1\|index_register_IO\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512725030869 "|processor_4004|Control_Unit:Control_Unit_1|index_register_IO[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Control_Unit:Control_Unit_1\|accumulator_enable\[0\] " "Node: Control_Unit:Control_Unit_1\|accumulator_enable\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512725030869 "|processor_4004|Control_Unit:Control_Unit_1|accumulator_enable[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Control_Unit:Control_Unit_1\|temp_register_enable " "Node: Control_Unit:Control_Unit_1\|temp_register_enable was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512725030869 "|processor_4004|Control_Unit:Control_Unit_1|temp_register_enable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Data_Bus_Buffer:Data_Bus_Buffer_1\|WE_out " "Node: Data_Bus_Buffer:Data_Bus_Buffer_1\|WE_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512725030869 "|processor_4004|Data_Bus_Buffer:Data_Bus_Buffer_1|WE_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512725030869 "|processor_4004|reset"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1512725030879 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512725030879 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512725030879 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512725030879 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1512725030879 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_1 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030936 ""}  } { { "d:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13/quartus/bin64/pin_planner.ppl" { clk_1 } } } { "d:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_1" } } } } { "processor_4004.v" "" { Text "D:/Quartus_Labs/4004/processor_4004.v" 3 0 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_2 (placed in PIN N1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node clk_2 (placed in PIN N1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030937 ""}  } { { "d:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13/quartus/bin64/pin_planner.ppl" { clk_2 } } } { "d:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_2" } } } } { "processor_4004.v" "" { Text "D:/Quartus_Labs/4004/processor_4004.v" 3 0 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030937 ""}  } { { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Accumulator:Accumulator_1\|Decoder0~0  " "Automatically promoted node Accumulator:Accumulator_1\|Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Unit:Control_Unit_1\|data_bus\[3\]~9 " "Destination node Control_Unit:Control_Unit_1\|data_bus\[3\]~9" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 8 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Unit:Control_Unit_1|data_bus[3]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512725030937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Unit:Control_Unit_1\|data_bus\[0\]~12 " "Destination node Control_Unit:Control_Unit_1\|data_bus\[0\]~12" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 8 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Unit:Control_Unit_1|data_bus[0]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512725030937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Unit:Control_Unit_1\|data_bus\[2\]~16 " "Destination node Control_Unit:Control_Unit_1\|data_bus\[2\]~16" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 8 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Unit:Control_Unit_1|data_bus[2]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512725030937 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512725030937 ""}  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 13 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Accumulator:Accumulator_1|Decoder0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Accumulator:Accumulator_1\|Decoder0~1  " "Automatically promoted node Accumulator:Accumulator_1\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030939 ""}  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 13 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Accumulator:Accumulator_1|Decoder0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Control_Unit:Control_Unit_1\|temp_register_enable  " "Automatically promoted node Control_Unit:Control_Unit_1\|temp_register_enable " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030939 ""}  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 5 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Unit:Control_Unit_1|temp_register_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Data_Bus_Buffer:Data_Bus_Buffer_1\|WE_out  " "Automatically promoted node Data_Bus_Buffer:Data_Bus_Buffer_1\|WE_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Unit:Control_Unit_1\|data_bus\[3\]~9 " "Destination node Control_Unit:Control_Unit_1\|data_bus\[3\]~9" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 8 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Unit:Control_Unit_1|data_bus[3]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512725030939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Unit:Control_Unit_1\|data_bus\[0\]~12 " "Destination node Control_Unit:Control_Unit_1\|data_bus\[0\]~12" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 8 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Unit:Control_Unit_1|data_bus[0]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512725030939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Unit:Control_Unit_1\|data_bus\[2\]~16 " "Destination node Control_Unit:Control_Unit_1\|data_bus\[2\]~16" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 8 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Unit:Control_Unit_1|data_bus[2]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512725030939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Unit:Control_Unit_1\|data_bus\[1\]~21 " "Destination node Control_Unit:Control_Unit_1\|data_bus\[1\]~21" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 8 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Unit:Control_Unit_1|data_bus[1]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512725030939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Unit:Control_Unit_1\|data_bus\[0\]~25 " "Destination node Control_Unit:Control_Unit_1\|data_bus\[0\]~25" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 8 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Unit:Control_Unit_1|data_bus[0]~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512725030939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Bus_Buffer:Data_Bus_Buffer_1\|WE_out~0 " "Destination node Data_Bus_Buffer:Data_Bus_Buffer_1\|WE_out~0" {  } { { "Data_Bus_Buffer.v" "" { Text "D:/Quartus_Labs/4004/Data_Bus_Buffer.v" 8 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Bus_Buffer:Data_Bus_Buffer_1|WE_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512725030939 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512725030939 ""}  } { { "Data_Bus_Buffer.v" "" { Text "D:/Quartus_Labs/4004/Data_Bus_Buffer.v" 8 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Bus_Buffer:Data_Bus_Buffer_1|WE_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Index_Register:Index_Register_1\|Decoder0~1  " "Automatically promoted node Index_Register:Index_Register_1\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030940 ""}  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 36 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Index_Register:Index_Register_1|Decoder0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Index_Register:Index_Register_1\|Decoder0~10  " "Automatically promoted node Index_Register:Index_Register_1\|Decoder0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030940 ""}  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 36 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Index_Register:Index_Register_1|Decoder0~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Index_Register:Index_Register_1\|Decoder0~11  " "Automatically promoted node Index_Register:Index_Register_1\|Decoder0~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030941 ""}  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 36 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Index_Register:Index_Register_1|Decoder0~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Index_Register:Index_Register_1\|Decoder0~12  " "Automatically promoted node Index_Register:Index_Register_1\|Decoder0~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030941 ""}  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 36 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Index_Register:Index_Register_1|Decoder0~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Index_Register:Index_Register_1\|Decoder0~13  " "Automatically promoted node Index_Register:Index_Register_1\|Decoder0~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030941 ""}  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 36 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Index_Register:Index_Register_1|Decoder0~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Index_Register:Index_Register_1\|Decoder0~14  " "Automatically promoted node Index_Register:Index_Register_1\|Decoder0~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030941 ""}  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 36 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Index_Register:Index_Register_1|Decoder0~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Index_Register:Index_Register_1\|Decoder0~15  " "Automatically promoted node Index_Register:Index_Register_1\|Decoder0~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030941 ""}  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 36 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Index_Register:Index_Register_1|Decoder0~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Index_Register:Index_Register_1\|Decoder0~16  " "Automatically promoted node Index_Register:Index_Register_1\|Decoder0~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030942 ""}  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 36 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Index_Register:Index_Register_1|Decoder0~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Index_Register:Index_Register_1\|Decoder0~17  " "Automatically promoted node Index_Register:Index_Register_1\|Decoder0~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512725030942 ""}  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 36 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Index_Register:Index_Register_1|Decoder0~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_Labs/4004/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512725030942 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512725031125 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512725031127 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512725031128 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512725031130 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512725031133 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512725031135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512725031135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512725031137 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512725031162 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1512725031164 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512725031164 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512725031188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512725033000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512725033470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512725033490 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512725035158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512725035159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512725035376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y24 X21_Y36 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36" {  } { { "loc" "" { Generic "D:/Quartus_Labs/4004/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36"} 11 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1512725038160 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512725038160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512725038838 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1512725038883 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512725038892 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[0\] 0 " "Pin \"data_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512725038936 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[1\] 0 " "Pin \"data_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512725038936 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[2\] 0 " "Pin \"data_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512725038936 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[3\] 0 " "Pin \"data_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512725038936 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "carry_out 0 " "Pin \"carry_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512725038936 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1512725038936 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512725039244 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512725039330 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512725039654 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512725040140 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512725040163 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1512725040333 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Labs/4004/output_files/4004_2.fit.smsg " "Generated suppressed messages file D:/Quartus_Labs/4004/output_files/4004_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512725040582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "974 " "Peak virtual memory: 974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512725041435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 11:24:01 2017 " "Processing ended: Fri Dec 08 11:24:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512725041435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512725041435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512725041435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512725041435 ""}
