{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664897051905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664897051905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  4 23:24:11 2022 " "Processing started: Tue Oct  4 23:24:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664897051905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664897051905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_1 -c Lab3_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_1 -c Lab3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664897051905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664897052145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664897052145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-behavioral " "Found design unit 1: hex-behavioral" {  } { { "hex.vhd" "" { Text "D:/quartus/Lab3/Lab3_1/hex.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664897059622 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.vhd" "" { Text "D:/quartus/Lab3/Lab3_1/hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664897059622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664897059622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-func " "Found design unit 1: fulladd-func" {  } { { "fulladd.vhd" "" { Text "D:/quartus/Lab3/Lab3_1/fulladd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664897059623 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "D:/quartus/Lab3/Lab3_1/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664897059623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664897059623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_1bit_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file add_1bit_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_1bit_package " "Found design unit 1: add_1bit_package" {  } { { "add_1bit_package.vhd" "" { Text "D:/quartus/Lab3/Lab3_1/add_1bit_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664897059624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664897059624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_4bits-func " "Found design unit 1: add_4bits-func" {  } { { "add_4bits.vhd" "" { Text "D:/quartus/Lab3/Lab3_1/add_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664897059624 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_4bits " "Found entity 1: add_4bits" {  } { { "add_4bits.vhd" "" { Text "D:/quartus/Lab3/Lab3_1/add_4bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664897059624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664897059624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4bits_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file add_4bits_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_4bits_package " "Found design unit 1: add_4bits_package" {  } { { "add_4bits_package.vhd" "" { Text "D:/quartus/Lab3/Lab3_1/add_4bits_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664897059625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664897059625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDadd-func " "Found design unit 1: BCDadd-func" {  } { { "BCDadd.vhd" "" { Text "D:/quartus/Lab3/Lab3_1/BCDadd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664897059626 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDadd " "Found entity 1: BCDadd" {  } { { "BCDadd.vhd" "" { Text "D:/quartus/Lab3/Lab3_1/BCDadd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664897059626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664897059626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lab3_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_package " "Found design unit 1: lab3_package" {  } { { "lab3_package.vhd" "" { Text "D:/quartus/Lab3/Lab3_1/lab3_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664897059627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664897059627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab3_1-behavioral " "Found design unit 1: Lab3_1-behavioral" {  } { { "Lab3_1.vhd" "" { Text "D:/quartus/Lab3/Lab3_1/Lab3_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664897059628 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1 " "Found entity 1: Lab3_1" {  } { { "Lab3_1.vhd" "" { Text "D:/quartus/Lab3/Lab3_1/Lab3_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664897059628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664897059628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_1 " "Elaborating entity \"Lab3_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664897059652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDadd BCDadd:stage0 " "Elaborating entity \"BCDadd\" for hierarchy \"BCDadd:stage0\"" {  } { { "Lab3_1.vhd" "stage0" { Text "D:/quartus/Lab3/Lab3_1/Lab3_1.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664897059663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_4bits BCDadd:stage0\|add_4bits:stage0 " "Elaborating entity \"add_4bits\" for hierarchy \"BCDadd:stage0\|add_4bits:stage0\"" {  } { { "BCDadd.vhd" "stage0" { Text "D:/quartus/Lab3/Lab3_1/BCDadd.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664897059668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd BCDadd:stage0\|add_4bits:stage0\|fulladd:stage0 " "Elaborating entity \"fulladd\" for hierarchy \"BCDadd:stage0\|add_4bits:stage0\|fulladd:stage0\"" {  } { { "add_4bits.vhd" "stage0" { Text "D:/quartus/Lab3/Lab3_1/add_4bits.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664897059672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:stage1 " "Elaborating entity \"hex\" for hierarchy \"hex:stage1\"" {  } { { "Lab3_1.vhd" "stage1" { Text "D:/quartus/Lab3/Lab3_1/Lab3_1.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664897059677 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "BCDadd:stage0\|Cout BCDadd:stage0\|Co " "Net \"BCDadd:stage0\|Cout\", which fans out to \"BCDadd:stage0\|Co\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "BCDadd:stage0\|add_4bits:stage0\|Cout " "Net is fed by \"BCDadd:stage0\|add_4bits:stage0\|Cout\"" {  } { { "add_4bits.vhd" "Cout" { Text "D:/quartus/Lab3/Lab3_1/add_4bits.vhd" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1664897059711 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "BCDadd:stage0\|add_4bits:stage1\|Cout " "Net is fed by \"BCDadd:stage0\|add_4bits:stage1\|Cout\"" {  } { { "add_4bits.vhd" "Cout" { Text "D:/quartus/Lab3/Lab3_1/add_4bits.vhd" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1664897059711 ""}  } { { "BCDadd.vhd" "Cout" { Text "D:/quartus/Lab3/Lab3_1/BCDadd.vhd" 16 -1 0 } } { "BCDadd.vhd" "Co" { Text "D:/quartus/Lab3/Lab3_1/BCDadd.vhd" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1664897059711 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1664897059712 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664897059791 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct  4 23:24:19 2022 " "Processing ended: Tue Oct  4 23:24:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664897059791 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664897059791 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664897059791 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664897059791 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664897060352 ""}
