
COMPONENT cellmatmultModule1
PORT(
  clk: IN STD_LOGIC;
  CE : IN STD_LOGIC;
  Rst : IN STD_LOGIC;
  aXMirr1 : IN  SIGNED (15 DOWNTO 0);
  CReg1Xloc : IN  SIGNED (15 DOWNTO 0);
  pipeCb5Xctl1PPXInitXIn : IN  STD_LOGIC;
  TSep1 : IN  SIGNED (15 DOWNTO 0);
  C : OUT  SIGNED (15 DOWNTO 0);
  pipeCa5 : OUT  SIGNED (15 DOWNTO 0);
  pipeCb5Xctl1PP : OUT  STD_LOGIC;
  pipeCb5Xctl1P : OUT  STD_LOGIC
);
END COMPONENT;

