git clone --depth 1 --no-tags https://github.com/abdelrhmankadry/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/645551745
git clone --depth 1 --no-tags https://github.com/Darshanskatagihallimath/ADLD_01fe20bec087.git f:/verilog_sva_gh_scraper/data/full_repos/642503320
git clone --depth 1 --no-tags https://github.com/Manoj8877/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642402628
git clone --depth 1 --no-tags https://github.com/Youssefhassan1717/Single-Cycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/647929485
git clone --depth 1 --no-tags https://github.com/amirbakhtiary23/Calc3_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/646164233
git clone --depth 1 --no-tags https://github.com/yanvithat/IRIS_LABS.git f:/verilog_sva_gh_scraper/data/full_repos/646538051
git clone --depth 1 --no-tags https://github.com/OzanAkgon/ParkSistemi.git f:/verilog_sva_gh_scraper/data/full_repos/646702314
git clone --depth 1 --no-tags https://github.com/Eyantra698Sumanto/caravel_dvsdfossbfc.git f:/verilog_sva_gh_scraper/data/full_repos/648447470
git clone --depth 1 --no-tags https://github.com/sandeshrc9245/01fe20bec330_ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642514375
git clone --depth 1 --no-tags https://github.com/maddiewaldie/COEN-122.git f:/verilog_sva_gh_scraper/data/full_repos/647487830
git clone --depth 1 --no-tags https://github.com/Mariam-Taher409/MCU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/644056894
git clone --depth 1 --no-tags https://github.com/PoChuan994/Atrous_Convolution_Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/644190836
git clone --depth 1 --no-tags https://github.com/GukGuk25/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/648918462
git clone --depth 1 --no-tags https://github.com/Bakkesh123/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642479930
git clone --depth 1 --no-tags https://github.com/SpencerGSherman/4-bit-CPU-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/643063603
git clone --depth 1 --no-tags https://github.com/almas304/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642477975
git clone --depth 1 --no-tags https://github.com/hong2589/computer-organization-DMA.git f:/verilog_sva_gh_scraper/data/full_repos/643916396
git clone --depth 1 --no-tags https://github.com/memrey/Design.git f:/verilog_sva_gh_scraper/data/full_repos/643773769
git clone --depth 1 --no-tags https://github.com/ChangLiu2022/SecondYearFinal_Team26.git f:/verilog_sva_gh_scraper/data/full_repos/642832069
git clone --depth 1 --no-tags https://github.com/HarshaHiregoudar/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642880026
git clone --depth 1 --no-tags https://github.com/pmnzl/FPGACalculator.git f:/verilog_sva_gh_scraper/data/full_repos/644666664
git clone --depth 1 --no-tags https://github.com/JainPromudShreyansh/100_days_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/644654819
git clone --depth 1 --no-tags https://github.com/AlgaPeng/Sobel_Edge_Detection_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/642229859
git clone --depth 1 --no-tags https://github.com/tmandic/caravela.git f:/verilog_sva_gh_scraper/data/full_repos/642419548
git clone --depth 1 --no-tags https://github.com/abdallahgs/dd2proj2env.git f:/verilog_sva_gh_scraper/data/full_repos/642169844
git clone --depth 1 --no-tags https://github.com/NourhanSabry/AccDnn_1.git f:/verilog_sva_gh_scraper/data/full_repos/642373892
git clone --depth 1 --no-tags https://github.com/AnushaNagesh97/8-bit-RISC-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/643379099
git clone --depth 1 --no-tags https://github.com/abdelmaksou/user_project_tic_tac_toe.git f:/verilog_sva_gh_scraper/data/full_repos/643407744
git clone --depth 1 --no-tags https://github.com/MahdeSouqi/4bit_adder_efabless.git f:/verilog_sva_gh_scraper/data/full_repos/646410972
git clone --depth 1 --no-tags https://github.com/GulnurKorkmaz/Gomulu_Sistemler_Proje.git f:/verilog_sva_gh_scraper/data/full_repos/646724286
git clone --depth 1 --no-tags https://github.com/Rajat-Govil/DES-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/644860881
git clone --depth 1 --no-tags https://github.com/yuanjin0928/YuanRiscV.git f:/verilog_sva_gh_scraper/data/full_repos/645047800
git clone --depth 1 --no-tags https://github.com/calint/zen-one.git f:/verilog_sva_gh_scraper/data/full_repos/645409278
git clone --depth 1 --no-tags https://github.com/KeerthiBhushanM/IRIS-EFabless-Recruitment.git f:/verilog_sva_gh_scraper/data/full_repos/646398976
git clone --depth 1 --no-tags https://github.com/AhmadMaazz/SingleCycle-RISC-V-Processor-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/647025294
git clone --depth 1 --no-tags https://github.com/juanmicro/icestudio6502.git f:/verilog_sva_gh_scraper/data/full_repos/646950575
git clone --depth 1 --no-tags https://github.com/rajitha0119/DAY-02.git f:/verilog_sva_gh_scraper/data/full_repos/646927202
git clone --depth 1 --no-tags https://github.com/zhulike6/Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/646042526
git clone --depth 1 --no-tags https://github.com/nicedayd/walk.git f:/verilog_sva_gh_scraper/data/full_repos/645829627
git clone --depth 1 --no-tags https://github.com/ericking022/CO.git f:/verilog_sva_gh_scraper/data/full_repos/648651067
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/hi.git f:/verilog_sva_gh_scraper/data/full_repos/646300040
git clone --depth 1 --no-tags https://github.com/Ananya22131/tapeoutANN.git f:/verilog_sva_gh_scraper/data/full_repos/646218245
git clone --depth 1 --no-tags https://github.com/ax0080/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/645896251
git clone --depth 1 --no-tags https://github.com/sjleefg02/microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/645888816
git clone --depth 1 --no-tags https://github.com/mehmetMRE/Gomulu_sistemler_proje.git f:/verilog_sva_gh_scraper/data/full_repos/646885053
git clone --depth 1 --no-tags https://github.com/Lucalini/Five-Bit-Magnitude-Comparator.git f:/verilog_sva_gh_scraper/data/full_repos/648512951
git clone --depth 1 --no-tags https://github.com/Lucalini/Half-Adder-HA-Full-Adder-FA-Standard-POS-Form.git f:/verilog_sva_gh_scraper/data/full_repos/648510035
git clone --depth 1 --no-tags https://github.com/Lucalini/Signed-Binary-5-Bit-Adder-Subtractor-with-Validity-Detection.git f:/verilog_sva_gh_scraper/data/full_repos/648513672
git clone --depth 1 --no-tags https://github.com/hy-chou/1112-computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/646516635
git clone --depth 1 --no-tags https://github.com/dorsanaji/Meow.git f:/verilog_sva_gh_scraper/data/full_repos/648072374
git clone --depth 1 --no-tags https://github.com/kooshkya/VerilogPredictor.git f:/verilog_sva_gh_scraper/data/full_repos/648071707
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/2000.git f:/verilog_sva_gh_scraper/data/full_repos/647354284
git clone --depth 1 --no-tags https://github.com/JayadityaVLSI/reset_sequence.git f:/verilog_sva_gh_scraper/data/full_repos/647524725
git clone --depth 1 --no-tags https://github.com/adideva98/HDLBits_Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/649179624
git clone --depth 1 --no-tags https://github.com/MiaOuyang/ultrasound_waves.git f:/verilog_sva_gh_scraper/data/full_repos/648926628
git clone --depth 1 --no-tags https://github.com/aksharpat/risc.cpu.git f:/verilog_sva_gh_scraper/data/full_repos/648679402
git clone --depth 1 --no-tags https://github.com/atimbol27/TicTacToe-Game.git f:/verilog_sva_gh_scraper/data/full_repos/648759796
git clone --depth 1 --no-tags https://github.com/nguyenhavi/Single-Precision-Floating-Point-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/648589367
git clone --depth 1 --no-tags https://github.com/PiyumaliSandunika/Simple-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/646197388
git clone --depth 1 --no-tags https://github.com/Liuzihan1226/axi.git f:/verilog_sva_gh_scraper/data/full_repos/645715239
git clone --depth 1 --no-tags https://github.com/codsalah/Mano-Basic-Computer-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/643681101
git clone --depth 1 --no-tags https://github.com/JubSteven/ICE2603-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/643531261
git clone --depth 1 --no-tags https://github.com/sasi-kiran123/classical_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/645879043
git clone --depth 1 --no-tags https://github.com/omarshaban02/Digital-Task_Round-robin_Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/645902540
git clone --depth 1 --no-tags https://github.com/zyz-2299mod10/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/646068141
git clone --depth 1 --no-tags https://github.com/SU10ERych/Memory_RAM_ROM_STACK.git f:/verilog_sva_gh_scraper/data/full_repos/646358063
git clone --depth 1 --no-tags https://github.com/berezovik77/traffic_light.git f:/verilog_sva_gh_scraper/data/full_repos/646351817
git clone --depth 1 --no-tags https://github.com/haniomar2000/Traffic_Light_Contrroller.git f:/verilog_sva_gh_scraper/data/full_repos/647141031
git clone --depth 1 --no-tags https://github.com/DudesVult/Calavan.git f:/verilog_sva_gh_scraper/data/full_repos/647268363
git clone --depth 1 --no-tags https://github.com/krissjarvis/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642491122
git clone --depth 1 --no-tags https://github.com/Sheela-Kapase/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642327166
git clone --depth 1 --no-tags https://github.com/Mehul-Kumar-Sahoo/16-Bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/642695881
git clone --depth 1 --no-tags https://github.com/aiunderstand/tt03p5-4-trit-balanced-ternary-counter-bt_signb_bt-radix-convertor.git f:/verilog_sva_gh_scraper/data/full_repos/646293134
git clone --depth 1 --no-tags https://github.com/zybzzz/hdlbits-answer.git f:/verilog_sva_gh_scraper/data/full_repos/646746457
git clone --depth 1 --no-tags https://github.com/T-Maharshi-Sanand-Yadav/counter_designing_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/646936394
git clone --depth 1 --no-tags https://github.com/benson1210/final.git f:/verilog_sva_gh_scraper/data/full_repos/647573822
git clone --depth 1 --no-tags https://github.com/JayadityaVLSI/counter_up_dwn.git f:/verilog_sva_gh_scraper/data/full_repos/647523442
git clone --depth 1 --no-tags https://github.com/Young-TW/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/646002943
git clone --depth 1 --no-tags https://github.com/Seattlice/HC595---Driving-digital-tubes-on-FPGAs-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/647812838
git clone --depth 1 --no-tags https://github.com/abhi-pixel1/number-of-ones-in-binary-iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/647797497
git clone --depth 1 --no-tags https://github.com/psychogenic/tt03p5-s4ga.git f:/verilog_sva_gh_scraper/data/full_repos/647775103
git clone --depth 1 --no-tags https://github.com/Penta0308/BikeRadar.git f:/verilog_sva_gh_scraper/data/full_repos/647782576
git clone --depth 1 --no-tags https://github.com/Morning1139Angel/Predictor.git f:/verilog_sva_gh_scraper/data/full_repos/648069823
git clone --depth 1 --no-tags https://github.com/mahyazz/Test123.git f:/verilog_sva_gh_scraper/data/full_repos/648072418
git clone --depth 1 --no-tags https://github.com/Moeen89/cloned.git f:/verilog_sva_gh_scraper/data/full_repos/648072010
git clone --depth 1 --no-tags https://github.com/25Aditya25/HDL-Bits-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/648071157
git clone --depth 1 --no-tags https://github.com/Arash1381-y/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/648068353
git clone --depth 1 --no-tags https://github.com/Soham-coder/TPU_16X16_32_cycles.git f:/verilog_sva_gh_scraper/data/full_repos/643278706
git clone --depth 1 --no-tags https://github.com/JIAMAOXU/ECE411_MPs.git f:/verilog_sva_gh_scraper/data/full_repos/643311626
git clone --depth 1 --no-tags https://github.com/Alifathysalama/FIFO-.git f:/verilog_sva_gh_scraper/data/full_repos/644581182
git clone --depth 1 --no-tags https://github.com/patrick-5546/hdlbits.git f:/verilog_sva_gh_scraper/data/full_repos/644578827
git clone --depth 1 --no-tags https://github.com/Shaoting-Wang/Geofence.git f:/verilog_sva_gh_scraper/data/full_repos/644855059
git clone --depth 1 --no-tags https://github.com/emirhantopcuoglu/Alarm_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/644004432
git clone --depth 1 --no-tags https://github.com/HeshanChen/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/644358324
git clone --depth 1 --no-tags https://github.com/mohamd-khaled/SBqM.git f:/verilog_sva_gh_scraper/data/full_repos/645063545
git clone --depth 1 --no-tags https://github.com/Kyeong-Jun/Verilog_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/645143962
git clone --depth 1 --no-tags https://github.com/ShamodGeevinda/Freelance-project01-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/645478402
git clone --depth 1 --no-tags https://github.com/Sridharkarthik12/Round-robin-arbiter-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/645779592
git clone --depth 1 --no-tags https://github.com/abdallahgs/caravel_user_project_ase.git f:/verilog_sva_gh_scraper/data/full_repos/645811832
git clone --depth 1 --no-tags https://github.com/AhmedNasserEnna/First-Version-of-BBqM-Computer-Architecture-.git f:/verilog_sva_gh_scraper/data/full_repos/645517045
