

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 29 13:57:44 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.251 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   25|   25|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    114|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|    1541|    860|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|      99|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    1640|   1091|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+-----+-----+-----+
    |          Instance          |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+-------------------------+---------+----+-----+-----+-----+
    |mul_64ns_66ns_82_5_1_U1     |mul_64ns_66ns_82_5_1     |        0|   4|  441|  256|    0|
    |mul_64ns_66ns_82_5_1_U4     |mul_64ns_66ns_82_5_1     |        0|   4|  441|  256|    0|
    |mul_8s_33ns_40_2_1_U2       |mul_8s_33ns_40_2_1       |        0|   0|  169|   52|    0|
    |srem_8s_40ns_7_12_seq_1_U3  |srem_8s_40ns_7_12_seq_1  |        0|   0|  490|  296|    0|
    +----------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                       |                         |        0|   8| 1541|  860|    0|
    +----------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_72_p2   |         +|   0|  0|  18|          18|          18|
    |grp_fu_121_p1       |         +|   0|  0|  47|          40|          10|
    |sub_ln17_fu_78_p2   |         -|   0|  0|  18|           1|          18|
    |sub_ln20_fu_135_p2  |         -|   0|  0|  15|           1|           8|
    |xor_ln17_fu_58_p2   |       xor|   0|  0|  16|          16|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 114|          76|          56|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  117|         26|    1|         26|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  117|         26|    1|         26|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  25|   0|   25|          0|
    |mul_ln21_reg_184  |  40|   0|   40|          0|
    |sub_ln17_reg_164  |  18|   0|   18|          0|
    |sub_ln20_reg_194  |   8|   0|    8|          0|
    |v_4_reg_174       |   8|   0|    8|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  99|   0|   99|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|    8|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|   64|     ap_none|             p|        scalar|
|p_7        |   in|   16|     ap_none|           p_7|        scalar|
|p_9        |   in|   16|     ap_none|           p_9|        scalar|
|p_11       |   in|   32|     ap_none|          p_11|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_9" [dfg_199.c:7]   --->   Operation 26 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_7" [dfg_199.c:7]   --->   Operation 27 'read' 'p_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%xor_ln17 = xor i16 %p_7_read, i16 65535" [dfg_199.c:17]   --->   Operation 28 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i16 %xor_ln17" [dfg_199.c:17]   --->   Operation 29 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %p_9_read" [dfg_199.c:17]   --->   Operation 30 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17 = add i18 %zext_ln17, i18 %sext_ln17" [dfg_199.c:17]   --->   Operation 31 'add' 'add_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 32 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%sub_ln17 = sub i18 0, i18 %add_ln17" [dfg_199.c:17]   --->   Operation 32 'sub' 'sub_ln17' <Predicate = true> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i18 %sub_ln17" [dfg_199.c:17]   --->   Operation 33 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i64 %sext_ln17_1" [dfg_199.c:17]   --->   Operation 34 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [5/5] (6.97ns)   --->   "%mul_ln17 = mul i82 %zext_ln17_1, i82 21913533563200209809" [dfg_199.c:17]   --->   Operation 35 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 36 [4/5] (6.97ns)   --->   "%mul_ln17 = mul i82 %zext_ln17_1, i82 21913533563200209809" [dfg_199.c:17]   --->   Operation 36 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 37 [3/5] (6.97ns)   --->   "%mul_ln17 = mul i82 %zext_ln17_1, i82 21913533563200209809" [dfg_199.c:17]   --->   Operation 37 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 38 [2/5] (6.97ns)   --->   "%mul_ln17 = mul i82 %zext_ln17_1, i82 21913533563200209809" [dfg_199.c:17]   --->   Operation 38 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 39 [1/5] (6.97ns)   --->   "%mul_ln17 = mul i82 %zext_ln17_1, i82 21913533563200209809" [dfg_199.c:17]   --->   Operation 39 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%v_4 = partselect i8 @_ssdm_op_PartSelect.i8.i82.i32.i32, i82 %mul_ln17, i32 74, i32 81" [dfg_199.c:17]   --->   Operation 40 'partselect' 'v_4' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i8 %v_4" [dfg_199.c:21]   --->   Operation 41 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [2/2] (6.91ns)   --->   "%mul_ln21 = mul i40 %sext_ln21, i40 4294913444" [dfg_199.c:21]   --->   Operation 42 'mul' 'mul_ln21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 43 [1/2] (6.91ns)   --->   "%mul_ln21 = mul i40 %sext_ln21, i40 4294913444" [dfg_199.c:21]   --->   Operation 43 'mul' 'mul_ln21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 44 [1/1] (2.87ns)   --->   "%add_ln21 = add i40 %mul_ln21, i40 940" [dfg_199.c:21]   --->   Operation 44 'add' 'add_ln21' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [12/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 45 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 46 [11/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 46 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 47 [10/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 47 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.37>
ST_12 : Operation 48 [9/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 48 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 49 [8/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 49 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.37>
ST_14 : Operation 50 [7/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 50 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.37>
ST_15 : Operation 51 [6/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 51 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.37>
ST_16 : Operation 52 [5/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 52 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.37>
ST_17 : Operation 53 [4/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 53 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.37>
ST_18 : Operation 54 [3/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 54 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.37>
ST_19 : Operation 55 [2/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 55 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.24>
ST_20 : Operation 56 [1/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 56 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i7 %srem_ln20" [dfg_199.c:20]   --->   Operation 57 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i7 %trunc_ln20" [dfg_199.c:20]   --->   Operation 58 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 59 [1/1] (1.87ns)   --->   "%sub_ln20 = sub i8 0, i8 %sext_ln20" [dfg_199.c:20]   --->   Operation 59 'sub' 'sub_ln20' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i8 %sub_ln20" [dfg_199.c:21]   --->   Operation 60 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i64 %sext_ln21_1" [dfg_199.c:21]   --->   Operation 61 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 62 [5/5] (6.97ns)   --->   "%mul_ln21_1 = mul i82 %zext_ln21, i82 26946456392979430606" [dfg_199.c:21]   --->   Operation 62 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 63 [4/5] (6.97ns)   --->   "%mul_ln21_1 = mul i82 %zext_ln21, i82 26946456392979430606" [dfg_199.c:21]   --->   Operation 63 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 64 [3/5] (6.97ns)   --->   "%mul_ln21_1 = mul i82 %zext_ln21, i82 26946456392979430606" [dfg_199.c:21]   --->   Operation 64 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 65 [2/5] (6.97ns)   --->   "%mul_ln21_1 = mul i82 %zext_ln21, i82 26946456392979430606" [dfg_199.c:21]   --->   Operation 65 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.97>
ST_25 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 67 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 67 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_7"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_9"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_11"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 76 [1/5] (6.97ns)   --->   "%mul_ln21_1 = mul i82 %zext_ln21, i82 26946456392979430606" [dfg_199.c:21]   --->   Operation 76 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 77 [1/1] (0.00ns)   --->   "%result = partselect i8 @_ssdm_op_PartSelect.i8.i82.i32.i32, i82 %mul_ln21_1, i32 74, i32 81" [dfg_199.c:20]   --->   Operation 77 'partselect' 'result' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i8 %result" [dfg_199.c:23]   --->   Operation 78 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_11]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_9_read          (read         ) [ 00000000000000000000000000]
p_7_read          (read         ) [ 00000000000000000000000000]
xor_ln17          (xor          ) [ 00000000000000000000000000]
sext_ln17         (sext         ) [ 00000000000000000000000000]
zext_ln17         (zext         ) [ 00000000000000000000000000]
add_ln17          (add          ) [ 00000000000000000000000000]
sub_ln17          (sub          ) [ 00100000000000000000000000]
sext_ln17_1       (sext         ) [ 00000000000000000000000000]
zext_ln17_1       (zext         ) [ 00011110000000000000000000]
mul_ln17          (mul          ) [ 00000000000000000000000000]
v_4               (partselect   ) [ 00000001000000000000000000]
sext_ln21         (sext         ) [ 00000000100000000000000000]
mul_ln21          (mul          ) [ 00000000010000000000000000]
add_ln21          (add          ) [ 00000000001111111111100000]
srem_ln20         (srem         ) [ 00000000000000000000000000]
trunc_ln20        (trunc        ) [ 00000000000000000000000000]
sext_ln20         (sext         ) [ 00000000000000000000000000]
sub_ln20          (sub          ) [ 00000000000000000000010000]
sext_ln21_1       (sext         ) [ 00000000000000000000000000]
zext_ln21         (zext         ) [ 00000000000000000000001111]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
mul_ln21_1        (mul          ) [ 00000000000000000000000000]
result            (partselect   ) [ 00000000000000000000000000]
ret_ln23          (ret          ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i82.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_9_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_9_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_7_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_7_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="xor_ln17_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln17_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="zext_ln17_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_ln17_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sub_ln17_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="18" slack="0"/>
<pin id="81" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln17/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln17_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="18" slack="1"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_1/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="zext_ln17_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="18" slack="0"/>
<pin id="89" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="0"/>
<pin id="93" dir="0" index="1" bw="66" slack="0"/>
<pin id="94" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="v_4_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="82" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="0" index="3" bw="8" slack="0"/>
<pin id="102" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v_4/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sext_ln21_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="1"/>
<pin id="109" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/7 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="33" slack="0"/>
<pin id="113" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln21/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln21_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="40" slack="1"/>
<pin id="118" dir="0" index="1" bw="11" slack="0"/>
<pin id="119" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/9 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="40" slack="0"/>
<pin id="124" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln20/9 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln20_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/20 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sext_ln20_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/20 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sub_ln20_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="7" slack="0"/>
<pin id="138" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln20/20 "/>
</bind>
</comp>

<comp id="141" class="1004" name="sext_ln21_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="1"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21_1/21 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln21_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/21 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="66" slack="0"/>
<pin id="151" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln21_1/21 "/>
</bind>
</comp>

<comp id="154" class="1004" name="result_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="82" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="0" index="3" bw="8" slack="0"/>
<pin id="159" dir="1" index="4" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result/25 "/>
</bind>
</comp>

<comp id="164" class="1005" name="sub_ln17_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="18" slack="1"/>
<pin id="166" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln17 "/>
</bind>
</comp>

<comp id="169" class="1005" name="zext_ln17_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="82" slack="1"/>
<pin id="171" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="v_4_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="1"/>
<pin id="176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v_4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="sext_ln21_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="40" slack="1"/>
<pin id="181" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21 "/>
</bind>
</comp>

<comp id="184" class="1005" name="mul_ln21_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="40" slack="1"/>
<pin id="186" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln21 "/>
</bind>
</comp>

<comp id="189" class="1005" name="add_ln21_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="40" slack="1"/>
<pin id="191" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="194" class="1005" name="sub_ln20_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="1"/>
<pin id="196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln20 "/>
</bind>
</comp>

<comp id="199" class="1005" name="zext_ln21_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="82" slack="1"/>
<pin id="201" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="52" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="58" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="46" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="64" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="72" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="91" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="116" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="131" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="148" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="167"><net_src comp="78" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="172"><net_src comp="87" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="177"><net_src comp="97" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="182"><net_src comp="107" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="187"><net_src comp="110" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="192"><net_src comp="116" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="197"><net_src comp="135" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="202"><net_src comp="144" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="148" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p_7 | {1 }
	Port: fn1 : p_9 | {1 }
  - Chain level:
	State 1
		add_ln17 : 1
		sub_ln17 : 2
	State 2
		zext_ln17_1 : 1
		mul_ln17 : 2
	State 3
	State 4
	State 5
	State 6
		v_4 : 1
	State 7
		mul_ln21 : 1
	State 8
	State 9
		srem_ln20 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		trunc_ln20 : 1
		sext_ln20 : 2
		sub_ln20 : 3
	State 21
		zext_ln21 : 1
		mul_ln21_1 : 2
	State 22
	State 23
	State 24
	State 25
		result : 1
		ret_ln23 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_91      |    4    |   441   |   256   |
|    mul   |      grp_fu_110     |    0    |   169   |    52   |
|          |      grp_fu_148     |    4    |   441   |   256   |
|----------|---------------------|---------|---------|---------|
|   srem   |      grp_fu_121     |    0    |   490   |   296   |
|----------|---------------------|---------|---------|---------|
|    add   |    add_ln17_fu_72   |    0    |    0    |    18   |
|          |   add_ln21_fu_116   |    0    |    0    |    47   |
|----------|---------------------|---------|---------|---------|
|    sub   |    sub_ln17_fu_78   |    0    |    0    |    18   |
|          |   sub_ln20_fu_135   |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|    xor   |    xor_ln17_fu_58   |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|   read   | p_9_read_read_fu_46 |    0    |    0    |    0    |
|          | p_7_read_read_fu_52 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln17_fu_64   |    0    |    0    |    0    |
|          |  sext_ln17_1_fu_84  |    0    |    0    |    0    |
|   sext   |   sext_ln21_fu_107  |    0    |    0    |    0    |
|          |   sext_ln20_fu_131  |    0    |    0    |    0    |
|          |  sext_ln21_1_fu_141 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln17_fu_68   |    0    |    0    |    0    |
|   zext   |  zext_ln17_1_fu_87  |    0    |    0    |    0    |
|          |   zext_ln21_fu_144  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      v_4_fu_97      |    0    |    0    |    0    |
|          |    result_fu_154    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln20_fu_127  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    8    |   1541  |   973   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln21_reg_189 |   40   |
|  mul_ln21_reg_184 |   40   |
| sext_ln21_reg_179 |   40   |
|  sub_ln17_reg_164 |   18   |
|  sub_ln20_reg_194 |    8   |
|    v_4_reg_174    |    8   |
|zext_ln17_1_reg_169|   82   |
| zext_ln21_reg_199 |   82   |
+-------------------+--------+
|       Total       |   318  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_91 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_110 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_121 |  p1  |   2  |  40  |   80   ||    9    |
| grp_fu_148 |  p0  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   352  ||  6.352  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |  1541  |   973  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   318  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    6   |  1859  |  1009  |
+-----------+--------+--------+--------+--------+
