m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/simulation/modelsim
valu
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1573581404
!i10b 1
!s100 =1Cme]Bz]B]LXKHMefK0g3
I5mLDZa1=WZF46alkajeL50
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 alu_sv_unit
S1
R0
Z4 w1573504463
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/alu.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/alu.sv
L0 1
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1573581404.000000
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/alu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/alu.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3
Z9 tCvgOpt 0
valudec
R1
R2
!i10b 1
!s100 GPMcaAd[1YMYjgZ=[78DF0
IU:F5`CYVlUSU17emK0AmE3
R3
!s105 aludec_sv_unit
S1
R0
R4
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/aludec.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/aludec.sv
L0 3
R5
r1
!s85 0
31
Z10 !s108 1573581403.000000
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/aludec.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/aludec.sv|
!i113 1
R7
R8
R9
vcontroller
R1
Z11 !s110 1573581403
!i10b 1
!s100 6MLjf3d]nQnH1KA8anaOI2
IM1F3[<TSmK5SMFF^gz23^1
R3
!s105 controller_sv_unit
S1
R0
R4
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv
L0 3
R5
r1
!s85 0
31
R10
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv|
!i113 1
R7
R8
R9
vdatapath
R1
R11
!i10b 1
!s100 j53^?V2ZNSaVPRH0;kAVE2
IDaa?no;RSfhG1MmF;URmI3
R3
!s105 datapath_sv_unit
S1
R0
w1573581165
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv
L0 3
R5
r1
!s85 0
31
R10
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv|
!i113 1
R7
R8
R9
vdecode
R1
R11
!i10b 1
!s100 _I:_2G7O3S3bGLUUNhIHU3
InV8a@BGb0W3PD`0hnCKgc1
R3
!s105 decode_sv_unit
S1
R0
w1573580307
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv
L0 3
R5
r1
!s85 0
31
R10
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv|
!i113 1
R7
R8
R9
Edmem
Z12 w1573504464
Z13 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z14 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z15 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z16 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z17 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z18 8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/dmem.vhd
Z19 FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/dmem.vhd
l0
L12
Vbn3b0?2?3c<CA[;DdzR8^2
!s100 9UhgcemjCI:F<bA>GRZY=0
Z20 OV;C;10.5b;63
33
R2
!i10b 1
R6
Z21 !s90 -reportprogress|300|-2008|-work|work|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/dmem.vhd|
Z22 !s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/dmem.vhd|
!i113 1
Z23 o-2008 -work work
Z24 tExplicit 1 CvgOpt 0
Abehave
R13
R14
R15
R16
R17
DEx4 work 4 dmem 0 22 bn3b0?2?3c<CA[;DdzR8^2
l48
L21
VDh96PiNJ]7?7j;Lg;aQ4C2
!s100 :T59bj[[mPPf;6aL4X8bL0
R20
33
R2
!i10b 1
R6
R21
R22
!i113 1
R23
R24
vexecute
R1
R11
!i10b 1
!s100 lA[8;mQYE=BBKzZB4:o?;2
IzSQ6@oTZ0cO5m_X;EmJz20
R3
!s105 execute_sv_unit
S1
R0
R12
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv|
!i113 1
R7
R8
R9
vfetch
R1
R11
!i10b 1
!s100 PzM;02Ah^UVY222O8>cm<1
I9iZhW>TkHIfZ@9CSRcK:=0
R3
!s105 fetch_sv_unit
S1
R0
w1573578446
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv|
!i113 1
R7
R8
R9
vflopr
R1
R11
!i10b 1
!s100 kL@NB4QKh2Xd@HBZG@Cg=2
IXh>l8Gf8hKa8@iM2fzbjJ1
R3
!s105 flopr_sv_unit
S1
R0
R12
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopr.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopr.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopr.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopr.sv|
!i113 1
R7
R8
R9
vflopre
R1
R2
!i10b 1
!s100 0Y[WT;Vd^_Q:8PHlbk0O=3
IRnOj9;IZedbS_Rk0?XTkL1
R3
!s105 flopre_sv_unit
S1
R0
R12
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv|
!i113 1
R7
R8
R9
vhd_unit
R1
!s110 1573581402
!i10b 1
!s100 oHo1]FQ0lz;Xo8BKJNoL?0
IbVOW1KA9LhGk[bdV=1SmC0
R3
!s105 hd_unit_sv_unit
S1
R0
w1573581326
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/hd_unit.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/hd_unit.sv
L0 1
R5
r1
!s85 0
31
!s108 1573581402.000000
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/hd_unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/hd_unit.sv|
!i113 1
R7
R8
R9
vimem
R1
R11
!i10b 1
!s100 n;aC2;96LUBkNW_HgPPK50
InU=LU@jR?L[9J:ZKoV6VD0
R3
!s105 imem_sv_unit
S1
R0
w1573580605
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv|
!i113 1
R7
R8
R9
vmaindec
R1
R11
!i10b 1
!s100 KTF`7;KUS0dFb4M8Y>UVj2
I@IA0GIeLWKFdl2zcma<hZ2
R3
!s105 maindec_sv_unit
S1
R0
R12
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/maindec.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/maindec.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/maindec.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/maindec.sv|
!i113 1
R7
R8
R9
vmemory
R1
R11
!i10b 1
!s100 :QaJFCgiF`DbUSUTmWUH23
I<7<I<gVji`@YGUV6A=0cn2
R3
!s105 memory_sv_unit
S1
R0
R12
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/memory.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/memory.sv
L0 3
R5
r1
!s85 0
31
R10
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/memory.sv|
!i113 1
R7
R8
R9
vmux2
R1
R11
!i10b 1
!s100 ZcFDEPCUJJ5S4b`8L47QX0
IP:G4gSi;o^680Ic8_adRT3
R3
!s105 mux2_sv_unit
S1
R0
R12
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux2.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux2.sv
L0 3
R5
r1
!s85 0
31
R10
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux2.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux2.sv|
!i113 1
R7
R8
R9
vprocessor_arm
R1
R11
!i10b 1
!s100 3TD;6Z;EPCURbN04XmFY20
I3f:TNgij1lm`zWC3jMm`k2
R3
!s105 processor_arm_sv_unit
S1
R0
R12
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv
L0 3
R5
r1
!s85 0
31
R10
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv|
!i113 1
R7
R8
R9
vprocessor_tb
R1
R2
!i10b 1
!s100 4MZHVh?]hNTBcY[U3jOWb0
I_6KKMUKimMoAkgQ^7=V1n2
R3
!s105 processor_tb_sv_unit
S1
R0
R12
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_tb.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_tb.sv
L0 4
R5
r1
!s85 0
31
R6
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_tb.sv|
!i113 1
R7
R8
R9
vregfile
R1
R11
!i10b 1
!s100 KYFX5GL9`]JoQnkQHZz[S0
Ii4EJTU1X9<E>fl2z<_7mC1
R3
!s105 regfile_sv_unit
S1
R0
R12
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/regfile.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/regfile.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/regfile.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/regfile.sv|
!i113 1
R7
R8
R9
vsignext
R1
R11
!i10b 1
!s100 2ZRMD`bBSXDBVj5CaaQFc1
IbzYVVXLgj4e?`jIo4@RI23
R3
!s105 signext_sv_unit
S1
R0
R12
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/signext.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/signext.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/signext.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/signext.sv|
!i113 1
R7
R8
R9
vwriteback
R1
R11
!i10b 1
!s100 hk5;3<F?WSmSJ]D;T7OMW3
IUf;3]6RmZh]0@]Ik:Wmh11
R3
!s105 writeback_sv_unit
S1
R0
R12
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/writeback.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/writeback.sv
L0 3
R5
r1
!s85 0
31
R10
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/writeback.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/writeback.sv|
!i113 1
R7
R8
R9
