/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/ctype.css -t h  */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr       */
/*    -I/home/kinjal/pen_src/asic/capri/verif/common/csr_gen               */
/*    -I/home/kinjal/pen_src/asic/capri/design/common -O                   */
/*                                                                         */
/* Input files:                                                            */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr       */
/*                                                                         */
/* Included files:                                                         */
/*    /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr         */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/ctype.css       */
/*                                                                         */
/* Generated on: Fri Jan  5 11:43:31 2018                                  */
/*           by: kinjal                                                    */
/*                                                                         */

#ifndef _MPSE_H_
#define _MPSE_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_mpse_csr                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 100 */
/* Memory: cap_mpse_csr.dhs_crypto_ctl                                     */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_ADDRESS 0x0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_BYTE_ADDRESS 0x0
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp0_key_array_base_w0            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_ADDRESS 0x0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_BYTE_ADDRESS 0x0
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp0_key_array_base_w1            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_ADDRESS 0x1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_BYTE_ADDRESS 0x4
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp0_key_array_size               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_ADDRESS 0x2
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_BYTE_ADDRESS 0x8
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp0_axi_desc                     */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_ADDRESS 0x3
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_BYTE_ADDRESS 0xc
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp0_axi_data_read                */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_ADDRESS 0x4
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_BYTE_ADDRESS 0x10
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp0_axi_data_write               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_ADDRESS 0x5
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_BYTE_ADDRESS 0x14
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp0_axi_status                   */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_ADDRESS 0x6
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_BYTE_ADDRESS 0x18
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp1_key_array_base_w0            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_ADDRESS 0x40
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_BYTE_ADDRESS 0x100
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp1_key_array_base_w1            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_ADDRESS 0x41
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_BYTE_ADDRESS 0x104
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp1_key_array_size               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_ADDRESS 0x42
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_BYTE_ADDRESS 0x108
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp1_axi_desc                     */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_ADDRESS 0x43
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_BYTE_ADDRESS 0x10c
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp1_axi_data_read                */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_ADDRESS 0x44
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_BYTE_ADDRESS 0x110
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp1_axi_data_write               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_ADDRESS 0x45
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_BYTE_ADDRESS 0x114
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp1_axi_status                   */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_ADDRESS 0x46
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_BYTE_ADDRESS 0x118
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp2_key_array_base_w0            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_ADDRESS 0x80
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_BYTE_ADDRESS 0x200
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp2_key_array_base_w1            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_ADDRESS 0x81
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_BYTE_ADDRESS 0x204
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp2_key_array_size               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_ADDRESS 0x82
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_BYTE_ADDRESS 0x208
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp2_axi_desc                     */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_ADDRESS 0x83
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_BYTE_ADDRESS 0x20c
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp2_axi_data_read                */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_ADDRESS 0x84
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_BYTE_ADDRESS 0x210
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp2_axi_data_write               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_ADDRESS 0x85
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_BYTE_ADDRESS 0x214
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp2_axi_status                   */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_ADDRESS 0x86
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_BYTE_ADDRESS 0x218
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp3_key_array_base_w0            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_ADDRESS 0xc0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_BYTE_ADDRESS 0x300
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp3_key_array_base_w1            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_ADDRESS 0xc1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_BYTE_ADDRESS 0x304
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp3_key_array_size               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_ADDRESS 0xc2
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_BYTE_ADDRESS 0x308
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp3_axi_desc                     */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_ADDRESS 0xc3
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_BYTE_ADDRESS 0x30c
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp3_axi_data_read                */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_ADDRESS 0xc4
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_BYTE_ADDRESS 0x310
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp3_axi_data_write               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_ADDRESS 0xc5
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_BYTE_ADDRESS 0x314
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp3_axi_status                   */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_ADDRESS 0xc6
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_BYTE_ADDRESS 0x318
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp4_key_array_base_w0            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_ADDRESS 0x100
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_BYTE_ADDRESS 0x400
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp4_key_array_base_w1            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_ADDRESS 0x101
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_BYTE_ADDRESS 0x404
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp4_key_array_size               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_ADDRESS 0x102
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_BYTE_ADDRESS 0x408
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp4_axi_desc                     */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_ADDRESS 0x103
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_BYTE_ADDRESS 0x40c
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp4_axi_data_read                */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_ADDRESS 0x104
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_BYTE_ADDRESS 0x410
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp4_axi_data_write               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_ADDRESS 0x105
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_BYTE_ADDRESS 0x414
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp4_axi_status                   */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_ADDRESS 0x106
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_BYTE_ADDRESS 0x418
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp5_key_array_base_w0            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_ADDRESS 0x140
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_BYTE_ADDRESS 0x500
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp5_key_array_base_w1            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_ADDRESS 0x141
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_BYTE_ADDRESS 0x504
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp5_key_array_size               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_ADDRESS 0x142
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_BYTE_ADDRESS 0x508
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp5_axi_desc                     */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_ADDRESS 0x143
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_BYTE_ADDRESS 0x50c
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp5_axi_data_read                */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_ADDRESS 0x144
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_BYTE_ADDRESS 0x510
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp5_axi_data_write               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_ADDRESS 0x145
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_BYTE_ADDRESS 0x514
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp5_axi_status                   */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_ADDRESS 0x146
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_BYTE_ADDRESS 0x518
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp6_key_array_base_w0            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_ADDRESS 0x180
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_BYTE_ADDRESS 0x600
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp6_key_array_base_w1            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_ADDRESS 0x181
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_BYTE_ADDRESS 0x604
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp6_key_array_size               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_ADDRESS 0x182
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_BYTE_ADDRESS 0x608
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp6_axi_desc                     */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_ADDRESS 0x183
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_BYTE_ADDRESS 0x60c
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp6_axi_data_read                */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_ADDRESS 0x184
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_BYTE_ADDRESS 0x610
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp6_axi_data_write               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_ADDRESS 0x185
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_BYTE_ADDRESS 0x614
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp6_axi_status                   */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_ADDRESS 0x186
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_BYTE_ADDRESS 0x618
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp7_key_array_base_w0            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_ADDRESS 0x1c0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_BYTE_ADDRESS 0x700
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp7_key_array_base_w1            */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_ADDRESS 0x1c1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_BYTE_ADDRESS 0x704
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp7_key_array_size               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_ADDRESS 0x1c2
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_BYTE_ADDRESS 0x708
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp7_axi_desc                     */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_ADDRESS 0x1c3
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_BYTE_ADDRESS 0x70c
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp7_axi_data_read                */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_ADDRESS 0x1c4
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_BYTE_ADDRESS 0x710
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp7_axi_data_write               */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_ADDRESS 0x1c5
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_BYTE_ADDRESS 0x714
/* Register: cap_mpse_csr.dhs_crypto_ctl.mpp7_axi_status                   */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_ADDRESS 0x1c6
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_BYTE_ADDRESS 0x718
/* Register: cap_mpse_csr.base                                             */
#define CAP_MPSE_CSR_BASE_ADDRESS 0x1000
#define CAP_MPSE_CSR_BASE_BYTE_ADDRESS 0x4000


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_mpse_csr                                           */
/* Addressmap template: cap_mpse_csr                                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 9 */
#define CAP_MPSE_CSR_SIZE 0x2000
#define CAP_MPSE_CSR_BYTE_SIZE 0x8000
/* Memory member: cap_mpse_csr.dhs_crypto_ctl                              */
/* Memory type referenced: cap_mpse_csr::dhs_crypto_ctl                    */
/* Memory template referenced: cap_mpse_csr::dhs_crypto_ctl                */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_OFFSET 0x0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_BYTE_OFFSET 0x0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr.base                                      */
/* Register type referenced: cap_mpse_csr::base                            */
/* Register template referenced: cap_mpse_csr::base                        */
#define CAP_MPSE_CSR_BASE_OFFSET 0x1000
#define CAP_MPSE_CSR_BASE_BYTE_OFFSET 0x4000
#define CAP_MPSE_CSR_BASE_READ_ACCESS 1
#define CAP_MPSE_CSR_BASE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_MPSE_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_MPSE_CSR_BASE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_BASE_WRITE_MASK 0xffffffff

/* Memory type: cap_mpse_csr::dhs_crypto_ctl                               */
/* Memory template: cap_mpse_csr::dhs_crypto_ctl                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 15 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_SIZE 0x1000
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_BYTE_SIZE 0x4000
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_ENTRIES 0x1000
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_GET(x) ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_SET(x) ((x) & 0xffffffff)
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp0_key_array_base_w0    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_base_w0 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_base_w0 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_OFFSET 0x0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_BYTE_OFFSET 0x0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp0_key_array_base_w1    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_base_w1 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_base_w1 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_OFFSET 0x1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_BYTE_OFFSET 0x4
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp0_key_array_size       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_size */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_size */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_OFFSET 0x2
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_BYTE_OFFSET 0x8
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp0_axi_desc             */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_desc   */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_desc */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_OFFSET 0x3
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_BYTE_OFFSET 0xc
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp0_axi_data_read        */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_data_read */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_data_read */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_OFFSET 0x4
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_BYTE_OFFSET 0x10
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp0_axi_data_write       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_data_write */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_data_write */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_OFFSET 0x5
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_BYTE_OFFSET 0x14
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp0_axi_status           */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_status */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_status */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_OFFSET 0x6
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_BYTE_OFFSET 0x18
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp1_key_array_base_w0    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_base_w0 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_base_w0 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_OFFSET 0x40
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_BYTE_OFFSET 0x100
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp1_key_array_base_w1    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_base_w1 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_base_w1 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_OFFSET 0x41
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_BYTE_OFFSET 0x104
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp1_key_array_size       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_size */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_size */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_OFFSET 0x42
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_BYTE_OFFSET 0x108
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp1_axi_desc             */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_desc   */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_desc */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_OFFSET 0x43
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_BYTE_OFFSET 0x10c
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp1_axi_data_read        */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_data_read */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_data_read */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_OFFSET 0x44
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_BYTE_OFFSET 0x110
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp1_axi_data_write       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_data_write */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_data_write */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_OFFSET 0x45
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_BYTE_OFFSET 0x114
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp1_axi_status           */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_status */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_status */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_OFFSET 0x46
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_BYTE_OFFSET 0x118
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp2_key_array_base_w0    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_base_w0 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_base_w0 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_OFFSET 0x80
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_BYTE_OFFSET 0x200
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp2_key_array_base_w1    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_base_w1 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_base_w1 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_OFFSET 0x81
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_BYTE_OFFSET 0x204
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp2_key_array_size       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_size */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_size */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_OFFSET 0x82
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_BYTE_OFFSET 0x208
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp2_axi_desc             */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_desc   */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_desc */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_OFFSET 0x83
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_BYTE_OFFSET 0x20c
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp2_axi_data_read        */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_data_read */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_data_read */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_OFFSET 0x84
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_BYTE_OFFSET 0x210
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp2_axi_data_write       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_data_write */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_data_write */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_OFFSET 0x85
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_BYTE_OFFSET 0x214
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp2_axi_status           */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_status */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_status */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_OFFSET 0x86
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_BYTE_OFFSET 0x218
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp3_key_array_base_w0    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_base_w0 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_base_w0 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_OFFSET 0xc0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_BYTE_OFFSET 0x300
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp3_key_array_base_w1    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_base_w1 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_base_w1 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_OFFSET 0xc1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_BYTE_OFFSET 0x304
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp3_key_array_size       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_size */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_size */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_OFFSET 0xc2
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_BYTE_OFFSET 0x308
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp3_axi_desc             */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_desc   */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_desc */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_OFFSET 0xc3
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_BYTE_OFFSET 0x30c
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp3_axi_data_read        */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_data_read */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_data_read */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_OFFSET 0xc4
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_BYTE_OFFSET 0x310
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp3_axi_data_write       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_data_write */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_data_write */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_OFFSET 0xc5
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_BYTE_OFFSET 0x314
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp3_axi_status           */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_status */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_status */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_OFFSET 0xc6
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_BYTE_OFFSET 0x318
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp4_key_array_base_w0    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_base_w0 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_base_w0 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_OFFSET 0x100
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_BYTE_OFFSET 0x400
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp4_key_array_base_w1    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_base_w1 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_base_w1 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_OFFSET 0x101
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_BYTE_OFFSET 0x404
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp4_key_array_size       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_size */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_size */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_OFFSET 0x102
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_BYTE_OFFSET 0x408
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp4_axi_desc             */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_desc   */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_desc */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_OFFSET 0x103
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_BYTE_OFFSET 0x40c
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp4_axi_data_read        */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_data_read */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_data_read */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_OFFSET 0x104
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_BYTE_OFFSET 0x410
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp4_axi_data_write       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_data_write */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_data_write */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_OFFSET 0x105
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_BYTE_OFFSET 0x414
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp4_axi_status           */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_status */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_status */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_OFFSET 0x106
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_BYTE_OFFSET 0x418
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp5_key_array_base_w0    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_base_w0 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_base_w0 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_OFFSET 0x140
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_BYTE_OFFSET 0x500
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp5_key_array_base_w1    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_base_w1 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_base_w1 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_OFFSET 0x141
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_BYTE_OFFSET 0x504
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp5_key_array_size       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_size */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_size */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_OFFSET 0x142
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_BYTE_OFFSET 0x508
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp5_axi_desc             */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_desc   */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_desc */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_OFFSET 0x143
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_BYTE_OFFSET 0x50c
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp5_axi_data_read        */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_data_read */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_data_read */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_OFFSET 0x144
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_BYTE_OFFSET 0x510
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp5_axi_data_write       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_data_write */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_data_write */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_OFFSET 0x145
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_BYTE_OFFSET 0x514
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp5_axi_status           */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_status */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_status */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_OFFSET 0x146
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_BYTE_OFFSET 0x518
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp6_key_array_base_w0    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_base_w0 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_base_w0 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_OFFSET 0x180
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_BYTE_OFFSET 0x600
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp6_key_array_base_w1    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_base_w1 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_base_w1 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_OFFSET 0x181
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_BYTE_OFFSET 0x604
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp6_key_array_size       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_size */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_size */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_OFFSET 0x182
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_BYTE_OFFSET 0x608
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp6_axi_desc             */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_desc   */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_desc */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_OFFSET 0x183
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_BYTE_OFFSET 0x60c
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp6_axi_data_read        */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_data_read */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_data_read */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_OFFSET 0x184
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_BYTE_OFFSET 0x610
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp6_axi_data_write       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_data_write */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_data_write */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_OFFSET 0x185
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_BYTE_OFFSET 0x614
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp6_axi_status           */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_status */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_status */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_OFFSET 0x186
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_BYTE_OFFSET 0x618
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp7_key_array_base_w0    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_base_w0 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_base_w0 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_OFFSET 0x1c0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_BYTE_OFFSET 0x700
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp7_key_array_base_w1    */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_base_w1 */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_base_w1 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_OFFSET 0x1c1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_BYTE_OFFSET 0x704
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp7_key_array_size       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_size */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_size */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_OFFSET 0x1c2
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_BYTE_OFFSET 0x708
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp7_axi_desc             */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_desc   */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_desc */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_OFFSET 0x1c3
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_BYTE_OFFSET 0x70c
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp7_axi_data_read        */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_data_read */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_data_read */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_OFFSET 0x1c4
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_BYTE_OFFSET 0x710
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp7_axi_data_write       */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_data_write */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_data_write */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_OFFSET 0x1c5
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_BYTE_OFFSET 0x714
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_WRITE_MASK 0xffffffff
/* Register member: cap_mpse_csr::dhs_crypto_ctl.mpp7_axi_status           */
/* Register type referenced: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_status */
/* Register template referenced: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_status */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_OFFSET 0x1c6
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_BYTE_OFFSET 0x718
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_READ_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_WRITE_MASK 0xffffffff

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_base_w0     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_base_w0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 27 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_base_w0.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 27 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_base_w1     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_base_w1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 28 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_base_w1.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 28 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_size        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_size    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 29 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp0_key_array_size.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 29 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_KEY_ARRAY_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_desc              */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_desc          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 31 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_desc.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 31 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DESC_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_data_read         */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_data_read     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 32 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_data_read.fld      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 32 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_READ_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_data_write        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_data_write    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 33 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_data_write.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 33 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_DATA_WRITE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_status            */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_status        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 34 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp0_axi_status.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 34 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP0_AXI_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_base_w0     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_base_w0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 35 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_base_w0.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 35 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_base_w1     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_base_w1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 36 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_base_w1.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 36 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_size        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_size    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 37 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp1_key_array_size.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 37 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_KEY_ARRAY_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_desc              */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_desc          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 39 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_desc.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 39 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DESC_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_data_read         */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_data_read     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 40 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_data_read.fld      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 40 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_READ_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_data_write        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_data_write    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 41 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_data_write.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 41 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_DATA_WRITE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_status            */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_status        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 42 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp1_axi_status.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 42 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP1_AXI_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_base_w0     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_base_w0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 43 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_base_w0.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 43 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_base_w1     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_base_w1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 44 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_base_w1.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 44 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_size        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_size    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 45 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp2_key_array_size.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 45 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_KEY_ARRAY_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_desc              */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_desc          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 47 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_desc.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 47 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DESC_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_data_read         */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_data_read     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 48 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_data_read.fld      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 48 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_READ_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_data_write        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_data_write    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 49 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_data_write.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 49 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_DATA_WRITE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_status            */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_status        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 50 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp2_axi_status.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 50 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP2_AXI_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_base_w0     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_base_w0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 51 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_base_w0.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 51 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_base_w1     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_base_w1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 52 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_base_w1.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 52 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_size        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_size    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 53 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp3_key_array_size.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 53 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_KEY_ARRAY_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_desc              */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_desc          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 55 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_desc.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 55 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DESC_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_data_read         */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_data_read     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 56 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_data_read.fld      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 56 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_READ_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_data_write        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_data_write    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 57 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_data_write.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 57 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_DATA_WRITE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_status            */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_status        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 58 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp3_axi_status.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 58 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP3_AXI_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_base_w0     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_base_w0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 59 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_base_w0.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 59 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_base_w1     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_base_w1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 60 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_base_w1.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 60 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_size        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_size    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 61 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp4_key_array_size.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 61 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_KEY_ARRAY_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_desc              */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_desc          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 63 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_desc.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 63 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DESC_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_data_read         */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_data_read     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 64 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_data_read.fld      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 64 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_READ_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_data_write        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_data_write    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 65 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_data_write.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 65 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_DATA_WRITE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_status            */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_status        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 66 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp4_axi_status.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 66 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP4_AXI_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_base_w0     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_base_w0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 67 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_base_w0.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 67 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_base_w1     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_base_w1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 68 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_base_w1.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 68 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_size        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_size    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 69 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp5_key_array_size.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 69 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_KEY_ARRAY_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_desc              */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_desc          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 71 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_desc.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 71 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DESC_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_data_read         */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_data_read     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 72 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_data_read.fld      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 72 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_READ_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_data_write        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_data_write    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 73 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_data_write.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 73 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_DATA_WRITE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_status            */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_status        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 74 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp5_axi_status.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 74 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP5_AXI_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_base_w0     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_base_w0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 75 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_base_w0.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 75 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_base_w1     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_base_w1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 76 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_base_w1.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 76 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_size        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_size    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 77 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp6_key_array_size.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 77 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_KEY_ARRAY_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_desc              */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_desc          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 79 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_desc.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 79 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DESC_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_data_read         */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_data_read     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 80 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_data_read.fld      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 80 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_READ_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_data_write        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_data_write    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 81 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_data_write.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 81 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_DATA_WRITE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_status            */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_status        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 82 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp6_axi_status.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 82 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP6_AXI_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_base_w0     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_base_w0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 83 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_base_w0.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 83 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_base_w1     */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_base_w1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 84 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_base_w1.fld  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 84 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_size        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_size    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 85 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp7_key_array_size.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 85 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_KEY_ARRAY_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_desc              */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_desc          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 87 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_desc.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 87 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DESC_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_data_read         */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_data_read     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 88 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_data_read.fld      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 88 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_READ_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_data_write        */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_data_write    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 89 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_data_write.fld     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 89 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_DATA_WRITE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_status            */
/* Register template: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_status        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 90 */
/* Field member: cap_mpse_csr::dhs_crypto_ctl::mpp7_axi_status.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 90 */
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_FLD_MSB 31
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_FLD_LSB 0
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_FLD_WIDTH 32
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_FLD_READ_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPSE_CSR_DHS_CRYPTO_CTL_MPP7_AXI_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpse_csr::base                                       */
/* Register template: cap_mpse_csr::base                                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 96 */
/* Field member: cap_mpse_csr::base.scratch_reg                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPSE_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_MPSE_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_MPSE_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_MPSE_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_MPSE_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_MPSE_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_MPSE_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_MPSE_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_MPSE_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_MPSE_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Memory: cap_mpse_csr::dhs_crypto_ctl                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 15 */
typedef struct {
   volatile uint32_t mpp0_key_array_base_w0; /**< Offset 0x0 (R/W) */
   volatile uint32_t mpp0_key_array_base_w1; /**< Offset 0x4 (R/W) */
   volatile uint32_t mpp0_key_array_size; /**< Offset 0x8 (R/W) */
   volatile uint32_t mpp0_axi_desc; /**< Offset 0xc (R/W) */
   volatile uint32_t mpp0_axi_data_read; /**< Offset 0x10 (R/W) */
   volatile uint32_t mpp0_axi_data_write; /**< Offset 0x14 (R/W) */
   volatile uint32_t mpp0_axi_status; /**< Offset 0x18 (R/W) */
   uint8_t _pad0[0xe4];
   volatile uint32_t mpp1_key_array_base_w0; /**< Offset 0x100 (R/W) */
   volatile uint32_t mpp1_key_array_base_w1; /**< Offset 0x104 (R/W) */
   volatile uint32_t mpp1_key_array_size; /**< Offset 0x108 (R/W) */
   volatile uint32_t mpp1_axi_desc; /**< Offset 0x10c (R/W) */
   volatile uint32_t mpp1_axi_data_read; /**< Offset 0x110 (R/W) */
   volatile uint32_t mpp1_axi_data_write; /**< Offset 0x114 (R/W) */
   volatile uint32_t mpp1_axi_status; /**< Offset 0x118 (R/W) */
   uint8_t _pad1[0xe4];
   volatile uint32_t mpp2_key_array_base_w0; /**< Offset 0x200 (R/W) */
   volatile uint32_t mpp2_key_array_base_w1; /**< Offset 0x204 (R/W) */
   volatile uint32_t mpp2_key_array_size; /**< Offset 0x208 (R/W) */
   volatile uint32_t mpp2_axi_desc; /**< Offset 0x20c (R/W) */
   volatile uint32_t mpp2_axi_data_read; /**< Offset 0x210 (R/W) */
   volatile uint32_t mpp2_axi_data_write; /**< Offset 0x214 (R/W) */
   volatile uint32_t mpp2_axi_status; /**< Offset 0x218 (R/W) */
   uint8_t _pad2[0xe4];
   volatile uint32_t mpp3_key_array_base_w0; /**< Offset 0x300 (R/W) */
   volatile uint32_t mpp3_key_array_base_w1; /**< Offset 0x304 (R/W) */
   volatile uint32_t mpp3_key_array_size; /**< Offset 0x308 (R/W) */
   volatile uint32_t mpp3_axi_desc; /**< Offset 0x30c (R/W) */
   volatile uint32_t mpp3_axi_data_read; /**< Offset 0x310 (R/W) */
   volatile uint32_t mpp3_axi_data_write; /**< Offset 0x314 (R/W) */
   volatile uint32_t mpp3_axi_status; /**< Offset 0x318 (R/W) */
   uint8_t _pad3[0xe4];
   volatile uint32_t mpp4_key_array_base_w0; /**< Offset 0x400 (R/W) */
   volatile uint32_t mpp4_key_array_base_w1; /**< Offset 0x404 (R/W) */
   volatile uint32_t mpp4_key_array_size; /**< Offset 0x408 (R/W) */
   volatile uint32_t mpp4_axi_desc; /**< Offset 0x40c (R/W) */
   volatile uint32_t mpp4_axi_data_read; /**< Offset 0x410 (R/W) */
   volatile uint32_t mpp4_axi_data_write; /**< Offset 0x414 (R/W) */
   volatile uint32_t mpp4_axi_status; /**< Offset 0x418 (R/W) */
   uint8_t _pad4[0xe4];
   volatile uint32_t mpp5_key_array_base_w0; /**< Offset 0x500 (R/W) */
   volatile uint32_t mpp5_key_array_base_w1; /**< Offset 0x504 (R/W) */
   volatile uint32_t mpp5_key_array_size; /**< Offset 0x508 (R/W) */
   volatile uint32_t mpp5_axi_desc; /**< Offset 0x50c (R/W) */
   volatile uint32_t mpp5_axi_data_read; /**< Offset 0x510 (R/W) */
   volatile uint32_t mpp5_axi_data_write; /**< Offset 0x514 (R/W) */
   volatile uint32_t mpp5_axi_status; /**< Offset 0x518 (R/W) */
   uint8_t _pad5[0xe4];
   volatile uint32_t mpp6_key_array_base_w0; /**< Offset 0x600 (R/W) */
   volatile uint32_t mpp6_key_array_base_w1; /**< Offset 0x604 (R/W) */
   volatile uint32_t mpp6_key_array_size; /**< Offset 0x608 (R/W) */
   volatile uint32_t mpp6_axi_desc; /**< Offset 0x60c (R/W) */
   volatile uint32_t mpp6_axi_data_read; /**< Offset 0x610 (R/W) */
   volatile uint32_t mpp6_axi_data_write; /**< Offset 0x614 (R/W) */
   volatile uint32_t mpp6_axi_status; /**< Offset 0x618 (R/W) */
   uint8_t _pad6[0xe4];
   volatile uint32_t mpp7_key_array_base_w0; /**< Offset 0x700 (R/W) */
   volatile uint32_t mpp7_key_array_base_w1; /**< Offset 0x704 (R/W) */
   volatile uint32_t mpp7_key_array_size; /**< Offset 0x708 (R/W) */
   volatile uint32_t mpp7_axi_desc; /**< Offset 0x70c (R/W) */
   volatile uint32_t mpp7_axi_data_read; /**< Offset 0x710 (R/W) */
   volatile uint32_t mpp7_axi_data_write; /**< Offset 0x714 (R/W) */
   volatile uint32_t mpp7_axi_status; /**< Offset 0x718 (R/W) */
   uint8_t _pad7[0x38e4];
} Cap_mpse_csr_dhs_crypto_ctl, *PTR_Cap_mpse_csr_dhs_crypto_ctl;

/* Typedef for Addressmap: cap_mpse_csr                                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpse.gcsr, line: 100 */
typedef struct {
   Cap_mpse_csr_dhs_crypto_ctl dhs_crypto_ctl; /**< Offset 0x0 (R/W) */
   volatile uint32_t base; /**< Offset 0x4000 (R/W) */
   uint8_t _pad0[0x3ffc];
} Cap_mpse_csr, *PTR_Cap_mpse_csr;
#endif

#endif
