

================================================================
== Vivado HLS Report for 'fir_filter'
================================================================
* Date:           Thu Apr  8 20:56:06 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        01
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.413 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8| 80.000 ns | 80.000 ns |    8|    8|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                       |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance       |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_ls_fu_96  |operator_ls  |        5|        5| 50.000 ns | 50.000 ns |    5|    5|   none  |
        +-----------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    240|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       5|    105|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        -|      -|      69|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      74|    402|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+-------+---+-----+-----+
    |        Instance       |    Module   | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------+-------------+---------+-------+---+-----+-----+
    |grp_operator_ls_fu_96  |operator_ls  |        0|      0|  5|  105|    0|
    +-----------------------+-------------+---------+-------+---+-----+-----+
    |Total                  |             |        0|      0|  5|  105|    0|
    +-----------------------+-------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_150_p2  |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_2_fu_179_p2  |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_3_fu_208_p2  |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_fu_121_p2    |     *    |      0|  0|  41|           8|           8|
    |add_ln703_1_fu_236_p2   |     +    |      0|  0|  25|          18|          18|
    |add_ln703_fu_226_p2     |     +    |      0|  0|  25|          18|          18|
    |y_V                     |     +    |      0|  0|  26|          19|          19|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 240|          87|          87|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  27|          5|    1|          5|
    |h_V_address0  |  15|          3|    2|          6|
    |h_V_address1  |  15|          3|    2|          6|
    +--------------+----+-----------+-----+-----------+
    |Total         |  57|         11|    5|         17|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  4|   0|    4|          0|
    |grp_operator_ls_fu_96_ap_start_reg  |  1|   0|    1|          0|
    |h_V_load_1_reg_273                  |  8|   0|    8|          0|
    |h_V_load_2_reg_288                  |  8|   0|    8|          0|
    |h_V_load_3_reg_293                  |  8|   0|    8|          0|
    |h_V_load_reg_268                    |  8|   0|    8|          0|
    |regs_regs_V_0                       |  8|   0|    8|          0|
    |regs_regs_V_1                       |  8|   0|    8|          0|
    |regs_regs_V_2                       |  8|   0|    8|          0|
    |regs_regs_V_3                       |  8|   0|    8|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 69|   0|   69|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_done       | out |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  fir_filter  | return value |
|x_V           |  in |    8|   ap_none  |      x_V     |    pointer   |
|h_V_address0  | out |    2|  ap_memory |      h_V     |     array    |
|h_V_ce0       | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q0        |  in |    8|  ap_memory |      h_V     |     array    |
|h_V_address1  | out |    2|  ap_memory |      h_V     |     array    |
|h_V_ce1       | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q1        |  in |    8|  ap_memory |      h_V     |     array    |
|y_V           | out |   19|   ap_vld   |      y_V     |    pointer   |
|y_V_ap_vld    | out |    1|   ap_vld   |      y_V     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

