{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587236939231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587236939237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 22:08:59 2020 " "Processing started: Sat Apr 18 22:08:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587236939237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587236939237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_master -c i2c_master " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_master -c i2c_master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587236939237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587236939502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587236939502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.v" "" { Text "D:/fpga-projects/06/i2c_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587236948674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587236948674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_master " "Elaborating entity \"i2c_master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587236948694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.v(36) " "Verilog HDL assignment warning at i2c_master.v(36): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.v" "" { Text "D:/fpga-projects/06/i2c_master.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587236948695 "|i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 i2c_master.v(48) " "Verilog HDL assignment warning at i2c_master.v(48): truncated value with size 32 to match size of target (23)" {  } { { "i2c_master.v" "" { Text "D:/fpga-projects/06/i2c_master.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587236948695 "|i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 i2c_master.v(59) " "Verilog HDL assignment warning at i2c_master.v(59): truncated value with size 32 to match size of target (23)" {  } { { "i2c_master.v" "" { Text "D:/fpga-projects/06/i2c_master.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587236948695 "|i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(83) " "Verilog HDL assignment warning at i2c_master.v(83): truncated value with size 32 to match size of target (4)" {  } { { "i2c_master.v" "" { Text "D:/fpga-projects/06/i2c_master.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587236948696 "|i2c_master"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "button_flag i2c_master.v(68) " "Can't resolve multiple constant drivers for net \"button_flag\" at i2c_master.v(68)" {  } { { "i2c_master.v" "" { Text "D:/fpga-projects/06/i2c_master.v" 68 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587236948698 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "i2c_master.v(44) " "Constant driver at i2c_master.v(44)" {  } { { "i2c_master.v" "" { Text "D:/fpga-projects/06/i2c_master.v" 44 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587236948698 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587236948698 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587236948778 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 18 22:09:08 2020 " "Processing ended: Sat Apr 18 22:09:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587236948778 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587236948778 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587236948778 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587236948778 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587236949417 ""}
