*********************************************************************************
Commit: 3e29fbd86899a958f506b45eba0afdf8e03e44b4 
*********************************************************************************

[SiliconPkg], [SA], [ASL], [BoardPkg]

  Revert "DG1 performance be drop after upgrade HW device will lost in Device Manager - Power Resource conflicts for HG and DG which should be avoided. - created platform hook to return DG device presence and added as a check in RC for HG methods. - Fixed PEG3 scope with CondRefOf check"
  
  This reverts commit 58f06b3e6d19e6256e0f5a6942a4c3510f7a95b6 which fixed issues listed below
  https://hsdes.intel.com/appstore/article/#/1508257471
  https://hsdes.intel.com/appstore/article/#/22011246063
  
  Hsd-es-id: 16011682175
  Change-Id: Ic116652b6e043b30ea9d371e1ba20a60d8a4faea
  Original commit hash: a6732ba9150d0a322be77782fbbe5905b11cd76b
  
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
  ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 9203fa3aa3eb0b1093541b0dd0025cb03e9d0522 
*********************************************************************************

[SiliconPkg]

  Revert "BIOS not locking down PCIe RWO fields"
  This reverts commit c4493aece909837fb44bdffeb0da64d958b2d240.
  Change deemed too risky for PR2.
  
  Hsd-es-id: 16011682175
  Change-Id: I0924a9a6dd94669bb77c70f0bd7880b47785fd36
  Original commit hash: 349239408ac36a89c417b3518038f6175d7a0e38
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 50e842de87b93d700798ac03bdd39ffb049bf51b 
*********************************************************************************

[SiliconPkg]

  Revert "Program the Cpu PCIe registers as per BWG Rev 1.2"
  This reverts commit 6c98965d65d2582f486a586426d29614630cc622.
  Change deemed too risky for PR2.
  
  Hsd-es-id: 16011682175
  Change-Id: I4cab2e655b049628c381e11cb206ca73015868f8
  Original commit hash: 1e8e92a56dc9ad2f4b0426e9e42b4f8f079fb0d0
  
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip16InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: dfbe6209cae0fd24ed74f766bcf0056de91a8fff 
*********************************************************************************

[SiliconPkg]

  Revert "Package/Module: [TGL-H] Tobii sensor YB observed with IFWI version later than WW18."
  
  This reverts commit ff726971050a5c44d4e45abcf0e8d46b631ec23d.
  
  Hsd-es-id: 16011667891
  Change-Id: I5233b99bfd91a6b58e54e83e04c91cd62eaa291e
  Original commit hash: 9ac8dc96db9a4ad27654bbe000868692764cfa1d
  
  ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7bf3e6843c1636fa00ea6069edd0fcd87a253fdc 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL][LP5][MRC] WA to disable  retraining on LP5
  
  Issue:
  Fullbios is hanging when retraining is enabled on lp5
  Fix:
  Disable retaining temporary
  
  Hsd-es-id: 14011911046
  Change-Id: I49a59b483e90aac90bf5c110fd5d2174d2ba15ac
  Original commit hash: fc77277dd7a7f8dd03962e2966b9ccb7ff866abd
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word:  WA 

*********************************************************************************
Commit: 29b56d2a07da8a7ce6606d7d0b4350af846e62af 
*********************************************************************************

[ASL]

  External Graphics Card is not detected with HG mode
  - It reported as regression issue with HG/DG/PCIe RTD3 fix.
  - Reverting the one file change which is fixing this issue without impacting previous fix.
  
  Hsd-es-id: 22011333930
  Change-Id: Icddefcee1c320d9015a433b3967507c41f7874e5
  Original commit hash: 011ffbee73da6e621ad566ce68caf09b3df24181
  
  ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 1da983db4e8c0b29874b6ce305cdfa4acd530708 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: Run DFE training with correct sweep range
  
  We found that LPDDR DFE training was limiting the range from 0-5 with step size 1 instead of 0-0xF with step size 3 as intended in the final sweep.
  The Rx ODT sweep was working correctly, only the final sweep was wrong.
  Also adjusted the final sweep step size to 1 for LP5 specifically.
  
  Hsd-es-id: 14012283390
  Change-Id: I6ce08e906459c7b847c07deefff12823dbd3aca5
  Original commit hash: 9b10453556bc92cac770996d77ffd9ca128ff8d3
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: c7421cc2a30e60809ff71aeb2463da286ce04aa3 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: Add noise-reduction averaging to Early 2D training steps
  
  Need to add noise-reduction averaging to Early 2D training steps to avoid random failures.
  
  Hsd-es-id: 14012196690
  Change-Id: Ib5d1bc4a833bf887eda77d74ecd9641c37e8c9cb
  Original commit hash: 6ee022ddb0c09cae73366737661c601b4102f7e9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: f4658f2f011f940337c9b1079d96135b4e7499e4 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: Disable CCC power training steps for LP5
  
  Due to LP5's architecture, CCC margins are much larger than for previous memory types.
  While these power training steps do improve CCC margins some, it is not needed and therefore just a waste of MRC runtime.
  
  Hsd-es-id: 14012283391
  Change-Id: Ib6e93e1373c456771d3f31b5f4ae28ad1ea70d38
  Original commit hash: f28673b268a2660fea8db09e25a4ba39b395f6ba
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 5d749e9c56ce87e6cdd41d56fd07df8f2a68f316 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  TigerLakePlatSamplePkg: [TGL][MRC][LP5] WA to disable Write0 on fullbios
  
  Issue:
  BSOD error is observed while trying to boot to Windows if Write0 is enabled
  Fix:
  Disabling Write0 in bios setup menu option, pcd and PeiMemPolicyLib
  
  Hsd-es-id: 22011133835
  Change-Id: Iaf8dd154cab82adf9a95f7670f538d80785160bc
  Original commit hash: 924d75071151ad7c33e61b8cbcd062ea54addfaf
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word:  WA 

*********************************************************************************
Commit: f8314f2cd99868b2d12fa435c8af54ea3cd081fd 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC] Update MiniBIOS ucode patches
  
  Updated TGL A-step to 0x6A.  Updated TGL B-step to 0x56.  Updated TGL P-step to 0x32.
  
  Affected Platforms:
  TGL-U, TGL-Y, TGL-H
  
  Hsd-es-id: N/A
  Change-Id: Ic8dc66554de51d051b64077eaaa45edd2349d680
  Original commit hash: 5f9810e3b6bb16268706614ea699b8c2f6913457
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_00000066.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_0000006a.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000026.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000056.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_00000022.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_00000032.inc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 84e701a29c27dcd3df0cb423a9bb171724e0f5b8 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/[TGL][MRC][LP5] Set Outputs->LowFreqCsCmd2DSweepDone and  Outputs->LpddrEctDone to TRUE during the restore flow
  
  Issue:
  The expectation is that if cold boot has already been executed therefore the above global variation Outputs->LowFreqCsCmd2DSweepDone and  Outputs->LpddrEctDone should be set to TRUE.
  Outputs->LowFreqCsCmd2DSweepDone is restored correctly for other SAGV points as the training step only executes for 1st SAGV point.
  But it is not restored for fast boot.
  Outputs->LpddrEctDone is preoperly saved and restored but this is excessive since it should always be TRUE during Fastboot for LP technologies.
  Fix:
  Set Outputs->LowFreqCsCmd2DSweepDone and  Outputs->LpddrEctDone to TRUE during the restore flow
  
  Hsd-es-id: 22011205795
  Change-Id: I682c9621c7df270e84419ef662d51a5bc411af0a
  Original commit hash: 81f1e0f57dd5579781332f79e772ae49e7aa88f1
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 06d24d0cd94e84198f93f813f52aac17b9bb25c5 
*********************************************************************************

[CPU], [PlatformPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC]: Add knob for enabling Dynamic Memory changes option
  [Title]
  [TGLH][TGP][OC] Missing knob for enabling Dynamic Memory changes in TGL-H BIOS
  
  [Issue/Feature Description]
  Currently, BIOS does not have a knob for enabling Dynamic Memory changes option
  
  [Resolution]
  1. Add Dynamic Memory changes option in BIOS menu
  2. When Dynamic Memory changes enabed, programe the right value to Pcode Mailbox
  3. Fix a compiling warning issue
  
  [Impacted Platform]
  TGL-H
  
  [Internal-only]
  
  Hsd-es-id: 22010939207
  Change-Id: I8b1fe040a7329ea37d7fcffc43d6e8350aefbf77
  Original commit hash: 214f11398669a4274603583d77ec1c5c36e289f6
  
  ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
  ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 022046c0f38918ff06223159fd48daa484db6eae 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  [TGL Y UP4][B0]: VCCIN_AUX voltage is not as expected i.e. 1.65v on TGL Y platforms.
  
  Low Current Mode voltage to High Current Mode Voltage Tranisition Time programming
  was unintentionally set to hardware defaults with Setup Option forced to 0. The
  change was made when VCC In Aux retention values were forced to 0. This change restores
  expected behavior of this setup option.
  
  Hsd-es-id: 22011329759
  Change-Id: I47c5222709e408998aeb7e5ec73e1076039e0410
  Original commit hash: 361829ca4bcfa812ac5013bef578701c201677f6
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
  TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 0ae41fef6860f0253c5c058fc789a4bd5a53c9cd 
*********************************************************************************

[CPU]

  Added new PM Halo override support ww3320
  
  New Halo 65W 6and 4 core overrides added
  New UR skus 4 core overrides added
  
  Hsd-es-id: 14012278536
  Change-Id: I6cf263390a19f1e3915df4b245ffb65ea6ef7a2d
  Original commit hash: 051cc75048c47c3da326a18f5eba78cf47d376c7
  
  ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: cd3925f357d2d25ed85096b7b36a1d940572555d 
*********************************************************************************

[SiliconPkg]

  Package/Module: [TGL-H] Tobii sensor YB observed with IFWI version later than WW18.
  
  Revert the value of "R_GPIO_VER2_PCH_H_GPIO_PCR_GPP_A_PADCFG_OFFSET" from 0x600 to 0x680.
  This is a regression from the commit "bec6113700ead9260dd8698e54ce265a4130126d".
  
  Hsd-es-id: 1508218662
  Change-Id: Ia1aad4a257db9a09ccca42bbf3861f0faf1d2241
  Original commit hash: ff726971050a5c44d4e45abcf0e8d46b631ec23d
  
  ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a34565195155a457abbd8ee99175dc49c151b31f 
*********************************************************************************

[BoardPkg]

  C-States BIOS Knob is Default Disabled on UP3 LP5 Board.
  Hyper-Threading is disabled by default
  
  - Updated the patch table for TGL U LP DDR5 RVP.
  - Removed Cx and Hyperthreading from the list
  
  [internal-only]:
  
  Hsd-es-id: 22011302958, 22011288146
  Change-Id: I7fa2290100b7520f2dfee52f8355b59728a2a2d6
  Original commit hash: 211eb741f017360d6b3aef8dc210dbbb38b5e060
  
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 33879134ffb08503cb9c6d81de9a8ef5650d1306 
*********************************************************************************

[ASL], [SA], [BoardPkg]

  DG1 performance be drop after upgrade
  HW device will lost in Device Manager
  - Power Resource conflicts for HG and DG which should be avoided.
  - created platform hook to return DG device presence and added as a check in RC for HG methods.
  - Fixed PEG3 scope with CondRefOf check
  
  Hsd-es-id: 22011246063, 1508257471
  Change-Id: I64a89a1a55aafaa4b9e46eab6bec63057b6eed56
  Original commit hash: 58f06b3e6d19e6256e0f5a6942a4c3510f7a95b6
  
  ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
  ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 787c36231aedf1184801bc8df198cac2b3eeb20a 
*********************************************************************************

[PCH], [ASL], [BoardPkg]

  [SATA] INTERNAL_POWER_ERROR (a0) BSOD during entry to S4 on TGLU with OS on RAID0 volume from 2 SATA drives
  
  When VMD is enabled the the prower resources of SATA ports should be not be exposed.
  
  Hsd-es-id: 18012345322
  Change-Id: I3f7c9c177c6fb288640b7fa59e71c3439842f55f
  Original commit hash: 01c3a55b5049676715e1fa58ae603569c0817d19
  
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
  ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
  TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

################################################################################

Report Summary: Backstop found 19 suspect commits for review 

Warnings Found:
  Commit: 3e29fbd    --Commit Message Contains Key Word: HW
  Commit: 3e29fbd    --Commit Message Contains Key Word: revert
  Commit: 9203fa3    --Commit Message Contains Key Word: revert
  Commit: 50e842d    --Commit Message Contains Key Word: revert
  Commit: dfbe620    --Commit Message Contains Key Word: revert
  Commit: 7bf3e68    --Commit Message Contains Key Word:  WA 
  Commit: 29b56d2    --Commit Message Contains Key Word: revert
  Commit: 1da983d    --Commit Message Contains Key Word: step
  Commit: c7421cc    --Commit Message Contains Key Word: step
  Commit: f4658f2    --Commit Message Contains Key Word: step
  Commit: 5d749e9    --Commit Message Contains Key Word:  WA 
  Commit: f8314f2    --Commit Message Contains Key Word: step
  Commit: 84e701a    --Commit Message Contains Key Word: step
  Commit: 06d24d0    --Commit Message Contains Key Word: internal
  Commit: 022046c    --Commit Message Contains Key Word: hardware
  Commit: 0ae41fe    --Commit Message Contains Key Word: sku
  Commit: cd3925f    --Commit Message Contains Key Word: revert
  Commit: a345651    --Commit Message Contains Key Word: internal
  Commit: 3387913    --Commit Message Contains Key Word: HW
  Commit: 787c362    --Commit Message Contains Key Word: internal
