// Seed: 3849341044
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input supply0 id_2,
    output wire id_3,
    input wand id_4,
    output tri0 id_5,
    input wor id_6,
    input wand id_7,
    output wire id_8,
    input tri0 id_9,
    input wand id_10,
    output wand id_11,
    output tri0 id_12,
    input tri0 id_13,
    output supply1 id_14,
    output tri0 id_15,
    output tri0 id_16,
    output tri1 id_17,
    input uwire id_18,
    input supply1 id_19,
    output supply0 id_20,
    input wand id_21,
    input wire id_22
);
  supply0 id_24 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input tri0 id_2,
    input wire id_3,
    output tri id_4,
    output wand id_5,
    input tri0 id_6,
    output wand id_7,
    output uwire id_8,
    input tri id_9,
    input wor id_10,
    output supply1 id_11
);
  wire id_13;
  module_0(
      id_0,
      id_5,
      id_6,
      id_5,
      id_2,
      id_8,
      id_9,
      id_10,
      id_11,
      id_9,
      id_2,
      id_1,
      id_4,
      id_2,
      id_8,
      id_7,
      id_7,
      id_8,
      id_9,
      id_2,
      id_7,
      id_2,
      id_0
  );
endmodule
