/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [22:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [27:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_3z[10] ? celloutsig_0_8z[0] : celloutsig_0_6z;
  assign celloutsig_0_15z = !(celloutsig_0_13z ? celloutsig_0_5z : celloutsig_0_3z[14]);
  assign celloutsig_0_16z = !(celloutsig_0_6z ? celloutsig_0_5z : celloutsig_0_14z);
  assign celloutsig_0_25z = !(celloutsig_0_12z ? celloutsig_0_4z : celloutsig_0_2z);
  assign celloutsig_0_6z = ~(celloutsig_0_4z | celloutsig_0_2z);
  assign celloutsig_0_2z = ~(in_data[22] | celloutsig_0_1z);
  assign celloutsig_0_22z = ~(celloutsig_0_1z | celloutsig_0_4z);
  assign celloutsig_0_5z = celloutsig_0_1z ^ in_data[91];
  assign celloutsig_0_54z = celloutsig_0_35z ^ celloutsig_0_19z;
  assign celloutsig_1_11z = celloutsig_1_0z[19] ^ in_data[168];
  assign celloutsig_1_19z = celloutsig_1_0z[26] ^ celloutsig_1_2z;
  assign celloutsig_0_14z = celloutsig_0_11z ^ celloutsig_0_6z;
  assign celloutsig_0_17z = celloutsig_0_10z ^ celloutsig_0_6z;
  reg [8:0] _15_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 9'h000;
    else _15_ <= { in_data[33], celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_13z };
  assign { _01_[8:7], _00_, _01_[5:0] } = _15_;
  assign celloutsig_0_35z = { _01_[7], _00_, _01_[5:4] } === { _01_[1], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_15z };
  assign celloutsig_1_3z = celloutsig_1_0z[16:5] <= { celloutsig_1_0z[26:16], celloutsig_1_1z };
  assign celloutsig_0_12z = { in_data[25:13], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z } <= in_data[85:70];
  assign celloutsig_0_13z = { in_data[45:36], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z } <= { celloutsig_0_8z[17:7], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_3z[7:0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_12z } <= { celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_4z = celloutsig_0_0z[3:1] < { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[116:101] < in_data[183:168];
  assign celloutsig_1_1z = in_data[168] & ~(in_data[145]);
  assign celloutsig_0_10z = celloutsig_0_5z & ~(celloutsig_0_0z[1]);
  assign celloutsig_0_19z = celloutsig_0_6z & ~(celloutsig_0_9z);
  assign celloutsig_0_0z = in_data[20:17] % { 1'h1, in_data[3:1] };
  assign celloutsig_1_0z = in_data[175:148] % { 1'h1, in_data[136:110] };
  assign celloutsig_0_8z = { celloutsig_0_3z[14:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_10z } % { 1'h1, in_data[81:64] };
  assign celloutsig_0_3z = { in_data[21:3], celloutsig_0_0z } | { in_data[69:56], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_55z = | celloutsig_0_8z[18:12];
  assign celloutsig_0_21z = | { celloutsig_0_8z[12:0], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_0_31z = | { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_0_11z = | { celloutsig_0_10z, celloutsig_0_8z[10:6], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_1z = | celloutsig_0_0z;
  assign celloutsig_1_18z = ~((celloutsig_1_3z & celloutsig_1_11z) | celloutsig_1_2z);
  assign celloutsig_0_18z = ~((celloutsig_0_16z & celloutsig_0_14z) | in_data[3]);
  assign _01_[6] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
