// Seed: 1644467322
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    output tri0 id_2,
    output wire id_3
);
  logic id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd77
) (
    input wor id_0,
    input wire _id_1,
    output wor id_2
    , id_12,
    output wire id_3,
    input wor id_4,
    output wire id_5,
    inout wor id_6,
    output tri id_7,
    output wand id_8,
    input supply1 id_9,
    output wor id_10
);
  logic [id_1 : 1  > 'b0] id_13 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_8,
      id_5
  );
  assign id_2 = id_6;
endmodule
