Tobias Bjerregaard , Jens Sparso, A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.1226-1231, March 07-11, 2005[doi>10.1109/DATE.2005.36]
Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.105-128, February 2004[doi>10.1016/j.sysarc.2003.07.004]
Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, Routing table minimization for irregular mesh NoCs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Charlery, H., Greiner, A., Encrenaz, E., Mortiez, L., and Andriahantenaina, A. 2004. Using VCI in a on-chip system around SPIN network. In Proceedings of the 11th International Conference on Mixed Design of Integrated Circuits and Systems. 571--576.
Andrew A. Chien, A Cost and Speed Model for k-ary n-Cube Wormhole Routers, IEEE Transactions on Parallel and Distributed Systems, v.9 n.2, p.150-162, February 1998[doi>10.1109/71.663877]
W. J. Dally , C. L. Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987[doi>10.1109/TC.1987.1676939]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
J. Duato, On the design of deadlock-free adaptive routing algorithms for multicomputers: design methodologies, Proceedings on Parallel architectures and languages Europe : volume I: parallel architectures and algorithms: volume I: parallel architectures and algorithms, p.390-405, June 1991, Eindhoven, The Netherlands
José Duato, A Necessary and Sufficient Condition for Deadlock-Free Adaptive Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, v.6 n.10, p.1055-1067, October 1995[doi>10.1109/71.473515]
Eric Fleury , Pierre Fraigniaud, A General Theory for Deadlock Avoidance in Wormhole-Routed Networks, IEEE Transactions on Parallel and Distributed Systems, v.9 n.7, p.626-638, July 1998[doi>10.1109/71.707539]
Kees Goossens , John Dielissen , Om Prakash Gangwal , Santiago Gonzalez Pestana , Andrei Radulescu , Edwin Rijpkema, A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification, Proceedings of the conference on Design, Automation and Test in Europe, p.1182-1187, March 07-11, 2005[doi>10.1109/DATE.2005.11]
Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005[doi>10.1109/MDT.2005.99]
Pierre Guerrier , Alain Greiner, A generic architecture for on-chip packet-switched interconnections, Proceedings of the conference on Design, automation and test in Europe, p.250-256, March 27-30, 2000, Paris, France[doi>10.1145/343647.343776]
Miriam Di Ianni, Wormhole Deadlock Prediction, Proceedings of the Third International Euro-Par Conference on Parallel Processing, p.188-195, August 26-29, 1997
D. N. Jayasimha , Loren Schwiebert , D. Manivannan , Jeff A. May, A foundation for designing deadlock-free routing algorithms in wormhole networks, Journal of the ACM (JACM), v.50 n.2, p.250-275, March 2003[doi>10.1145/636865.636869]
Jongman Kim , Dongkook Park , T. Theocharides , N. Vijaykrishnan , Chita R. Das, A low latency router supporting adaptivity for on-chip interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065726]
Donald E. Knuth, The Stanford GraphBase: a platform for combinatorial computing, ACM, New York, NY, 1993
Xiaola Lin , Philip K. McKinley , Lionel M. Ni, The Message Flow Model for Routing in Wormhole-Routed Networks, IEEE Transactions on Parallel and Distributed Systems, v.6 n.7, p.755-760, July 1995[doi>10.1109/71.395404]
Lionel M. Ni , Philip K. McKinley, A Survey of Wormhole Routing Techniques in Direct Networks, Computer, v.26 n.2, p.62-76, February 1993[doi>10.1109/2.191995]
Panades, I. M., Greiner, A., and Sheibanyrad, A. 2006. A low cost network-on-chip with guaranteed service well suited to the GALS approach. NanoNet.
Loren Schwiebert , D. N. Jayasimha, A necessary and sufficient condition for deadlock-free wormhole routing, Journal of Parallel and Distributed Computing, v.32 n.1, p.103-117, Jan. 10, 1996[doi>10.1006/jpdc.1996.0008]
Stergios Stergiou , Federico Angiolini , Salvatore Carta , Luigi Raffo , Davide Bertozzi , Giovanni De Micheli, ×pipes Lite: A Synthesis Oriented Design Library For Networks on Chips, Proceedings of the conference on Design, Automation and Test in Europe, p.1188-1193, March 07-11, 2005[doi>10.1109/DATE.2005.1]
