module RAT_RegisterFile_0_0(D_IN, DX_OUT, DY_OUT, ADRX, ADRY, WE, CLK)
;
  input [7:0]D_IN;
  output [7:0]DX_OUT;
  output [7:0]DY_OUT;
  input [4:0]ADRX;
  input [4:0]ADRY;
  input WE;
  input CLK;
endmodule