// Seed: 2171251164
`default_nettype wire
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    output id_8,
    input id_9,
    output id_10,
    input id_11,
    inout reg id_12
);
  logic id_13 = id_1;
  always @(*) begin
    id_13 = 1;
    id_12 <= 1;
  end
  type_20(
      (1), 1'h0, 1'h0, 1
  );
  logic id_14;
endmodule
