#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon May  1 13:28:59 2017
# Process ID: 16262
# Current directory: /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_ilmb_v10_0' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uartlite_0_0' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_intc_0_0' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uartlite_2_0' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_2_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_2' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1429.312 ; gain = 332.961 ; free physical = 5904 ; free virtual = 17674
Command: synth_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-ffvb1156'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16319 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1492.832 ; gain = 0.000 ; free physical = 5825 ; free virtual = 17594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (1#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (2#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_intc_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_intc_0_0' (3#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (4#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_2_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_axi_uartlite_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_2_0' (5#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_axi_uartlite_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_2' of module 'design_1_axi_uartlite_2_0' requires 22 connections, but only 21 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:315]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (6#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 117 connections, but only 62 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:339]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:673]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:4036]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (7#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:4036]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (8#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:673]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:3505]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (9#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (10#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:3683]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (11#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:3708]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (12#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (13#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:3505]
INFO: [Synth 8-638] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:873]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:1991]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_0' (14#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_auto_ds_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'design_1_auto_ds_0' requires 72 connections, but only 68 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:2270]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_QJIMLI' (15#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:1991]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:2341]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_1' (16#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (17#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 54 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:2672]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1D3SAH3' (18#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:2341]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_P3UMW5' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:2729]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_2' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_auto_ds_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_2' (19#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_auto_ds_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (20#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_auto_pc_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 56 connections, but only 54 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:3060]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_P3UMW5' (21#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:2729]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1E9R4HW' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:3117]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_3' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_auto_ds_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_3' (22#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_auto_ds_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (23#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_auto_pc_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_2' requires 56 connections, but only 54 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:3448]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1E9R4HW' (24#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:3117]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:3750]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1A7ZMW4' (25#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:3750]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (26#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 78 connections, but only 76 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:1912]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps8_0_axi_periph_0' (27#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:873]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_99M_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps8_0_99M_0' (28#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' requires 10 connections, but only 8 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:606]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (29#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 83 connections, but only 55 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:615]
INFO: [Synth 8-256] done synthesizing module 'design_1' (30#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
WARNING: [Synth 8-115] binding instance 'design_1_i' in module 'design_1_wrapper' to reference 'design_1' which has no pins
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (31#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1E9R4HW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1E9R4HW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[32]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1492.832 ; gain = 0.000 ; free physical = 5830 ; free virtual = 17600
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1492.832 ; gain = 0.000 ; free physical = 5832 ; free virtual = 17602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp41/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp41/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp43/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp43/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp45/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp45/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp47/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp47/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp49/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp49/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp51/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp51/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp53/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp53/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp55/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp55/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp57/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp57/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp59/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp59/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp61/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_2'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp61/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_2'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp63/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp63/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp65/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp65/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp67/design_1_auto_ds_3_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp67/design_1_auto_ds_3_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp69/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp69/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp71/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp71/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp73/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp73/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp75/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp75/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp77/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp77/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp79/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/.Xil/Vivado-16262-SchoolComputer/dcp79/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2072.164 ; gain = 0.000 ; free physical = 5130 ; free virtual = 16898
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2073.164 ; gain = 580.332 ; free physical = 5208 ; free virtual = 16975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2073.164 ; gain = 580.332 ; free physical = 5208 ; free virtual = 16975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2073.164 ; gain = 580.332 ; free physical = 5210 ; free virtual = 16977
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'design_1_i' in module 'design_1_wrapper' to reference 'design_1' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2073.164 ; gain = 580.332 ; free physical = 5212 ; free virtual = 16978
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2073.164 ; gain = 580.332 ; free physical = 5202 ; free virtual = 16969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2690.102 ; gain = 1197.270 ; free physical = 4477 ; free virtual = 16246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2690.102 ; gain = 1197.270 ; free physical = 4477 ; free virtual = 16246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2705.305 ; gain = 1212.473 ; free physical = 4474 ; free virtual = 16243
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2705.305 ; gain = 1212.473 ; free physical = 4477 ; free virtual = 16242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2705.305 ; gain = 1212.473 ; free physical = 4477 ; free virtual = 16242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2705.305 ; gain = 1212.473 ; free physical = 4477 ; free virtual = 16242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2705.305 ; gain = 1212.473 ; free physical = 4477 ; free virtual = 16242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2705.305 ; gain = 1212.473 ; free physical = 4477 ; free virtual = 16242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2705.305 ; gain = 1212.473 ; free physical = 4477 ; free virtual = 16242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_0               |         1|
|2     |design_1_auto_ds_0            |         1|
|3     |design_1_auto_ds_1            |         1|
|4     |design_1_auto_pc_0            |         1|
|5     |design_1_auto_ds_2            |         1|
|6     |design_1_auto_pc_1            |         1|
|7     |design_1_auto_ds_3            |         1|
|8     |design_1_auto_pc_2            |         1|
|9     |design_1_axi_bram_ctrl_0_0    |         1|
|10    |design_1_axi_gpio_0_0         |         1|
|11    |design_1_axi_intc_0_0         |         1|
|12    |design_1_axi_uartlite_0_0     |         1|
|13    |design_1_axi_uartlite_2_0     |         1|
|14    |design_1_microblaze_0_0       |         1|
|15    |design_1_rst_ps8_0_99M_0      |         1|
|16    |design_1_zynq_ultra_ps_e_0_0  |         1|
|17    |design_1_dlmb_bram_if_cntlr_0 |         1|
|18    |design_1_dlmb_v10_0           |         1|
|19    |design_1_ilmb_v10_0           |         1|
|20    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_auto_ds_0            |     1|
|2     |design_1_auto_ds_1            |     1|
|3     |design_1_auto_ds_2            |     1|
|4     |design_1_auto_ds_3            |     1|
|5     |design_1_auto_pc_0            |     1|
|6     |design_1_auto_pc_1            |     1|
|7     |design_1_auto_pc_2            |     1|
|8     |design_1_axi_bram_ctrl_0_0    |     1|
|9     |design_1_axi_gpio_0_0         |     1|
|10    |design_1_axi_intc_0_0         |     1|
|11    |design_1_axi_uartlite_0_0     |     1|
|12    |design_1_axi_uartlite_2_0     |     1|
|13    |design_1_dlmb_bram_if_cntlr_0 |     1|
|14    |design_1_dlmb_v10_0           |     1|
|15    |design_1_ilmb_v10_0           |     1|
|16    |design_1_lmb_bram_0           |     1|
|17    |design_1_microblaze_0_0       |     1|
|18    |design_1_rst_ps8_0_99M_0      |     1|
|19    |design_1_xbar_0               |     1|
|20    |design_1_zynq_ultra_ps_e_0_0  |     1|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  5097|
|2     |  design_1_i                  |design_1                              |  5097|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |     0|
|4     |    ps8_0_axi_periph          |design_1_ps8_0_axi_periph_0           |  3179|
|5     |      m00_couplers            |m00_couplers_imp_QJIMLI               |   268|
|6     |      m01_couplers            |m01_couplers_imp_1D3SAH3              |   487|
|7     |      m02_couplers            |m02_couplers_imp_P3UMW5               |   487|
|8     |      m03_couplers            |m03_couplers_imp_1E9R4HW              |   487|
|9     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   423|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2705.305 ; gain = 1212.473 ; free physical = 4477 ; free virtual = 16242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2705.305 ; gain = 632.141 ; free physical = 4513 ; free virtual = 16278
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2705.312 ; gain = 1212.473 ; free physical = 4513 ; free virtual = 16278
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

77 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2743.938 ; gain = 1314.625 ; free physical = 4466 ; free virtual = 16230
INFO: [Common 17-1381] The checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_microblaze_2/zcu_microblaze_2.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2743.938 ; gain = 0.000 ; free physical = 4462 ; free virtual = 16230
INFO: [Common 17-206] Exiting Vivado at Mon May  1 13:29:50 2017...
