## Verilog Exercises List

NOTE: Some of these exercises are based in this repo: [100-Days-of-RTL](https://github.com/Ummidichandrika/100-Days-of-RTL)  

- **bcd_counter** (0-9 counter)
- **bcd_decoder** (binary to 7-segment BCD)
- **buzzer** (power a buzzer of dev-board)
- **cla4** (4-bit Carry Look Ahead adder)
- **clockdivider** (clock divider by 2, 4 and 8)
- **delay** (clock divider for led blinking)
- **dioneCPLD**
    - **blinkingLed** (blink a led in Dione board)
    - **left_rotate8** (implement a rotating led with 8bit shift register)
    - **shift_register8** (implement a 8bit shift register with 4bit register)
    - **shift_register** (4bit shift register)
    - **test_project** (basic logic gates)
- **display7_out** (show number in 4 multiplexed 7-segment display using many modules)
- **edge_detector** (positive edge detector)
- **johnsonCounter**
- **led_blink**
- **majorityFunction**
- **oneHotEncoder**
- **parityGenerator** (3bit parity generator)
- **project_7segment** (binary to 7segment BCD)
- **ringCounter**
