// Seed: 2505726254
module module_0 (
    input  tri  id_0,
    input  wire id_1,
    output tri  id_2,
    output wand id_3,
    output tri0 id_4,
    output tri1 id_5,
    output wand id_6,
    input  tri0 id_7,
    output tri0 id_8,
    input  tri0 id_9
);
  wire [1 : -1] id_11;
endmodule
module module_1 #(
    parameter id_11 = 32'd68
) (
    input wor id_0,
    input uwire id_1,
    output tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input wand id_5,
    input tri0 id_6,
    input wand id_7,
    input supply0 id_8[-1 'b0 : 1  -  1],
    output wor id_9,
    input tri1 id_10,
    input uwire _id_11,
    input wor id_12,
    output tri0 id_13,
    output wor id_14,
    output uwire id_15,
    output wire id_16,
    output uwire id_17
);
  tri1 id_19, id_20, id_21, id_22;
  wire id_23[1 'b0 : id_11];
  logic [7:0][-1 'b0][1] id_24;
  ;
  xor primCall (
      id_9,
      id_22,
      id_21,
      id_10,
      id_6,
      id_24,
      id_8,
      id_20,
      id_23,
      id_12,
      id_19,
      id_1,
      id_3,
      id_5,
      id_0,
      id_4,
      id_7
  );
  module_0 modCall_1 (
      id_0,
      id_12,
      id_14,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12,
      id_2,
      id_10
  );
  assign modCall_1.id_0 = 0;
  assign id_2 = 1;
  always id_24 = -1;
  assign id_19 = 1;
  logic id_25;
  ;
endmodule
