<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpio › gpio-tegra.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>gpio-tegra.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-tegra/gpio.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2010 Google, Inc</span>
<span class="cm"> *</span>
<span class="cm"> * Author:</span>
<span class="cm"> *	Erik Gilling &lt;konkers@google.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This software is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2, as published by the Free Software Foundation, and</span>
<span class="cm"> * may be copied, distributed, and modified under those terms.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/of_device.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/irqdomain.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/consumer.h&gt;</span>

<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>

<span class="cp">#include &lt;mach/iomap.h&gt;</span>
<span class="cp">#include &lt;mach/suspend.h&gt;</span>

<span class="cp">#define GPIO_BANK(x)		((x) &gt;&gt; 5)</span>
<span class="cp">#define GPIO_PORT(x)		(((x) &gt;&gt; 3) &amp; 0x3)</span>
<span class="cp">#define GPIO_BIT(x)		((x) &amp; 0x7)</span>

<span class="cp">#define GPIO_REG(x)		(GPIO_BANK(x) * tegra_gpio_bank_stride + \</span>
<span class="cp">					GPIO_PORT(x) * 4)</span>

<span class="cp">#define GPIO_CNF(x)		(GPIO_REG(x) + 0x00)</span>
<span class="cp">#define GPIO_OE(x)		(GPIO_REG(x) + 0x10)</span>
<span class="cp">#define GPIO_OUT(x)		(GPIO_REG(x) + 0X20)</span>
<span class="cp">#define GPIO_IN(x)		(GPIO_REG(x) + 0x30)</span>
<span class="cp">#define GPIO_INT_STA(x)		(GPIO_REG(x) + 0x40)</span>
<span class="cp">#define GPIO_INT_ENB(x)		(GPIO_REG(x) + 0x50)</span>
<span class="cp">#define GPIO_INT_LVL(x)		(GPIO_REG(x) + 0x60)</span>
<span class="cp">#define GPIO_INT_CLR(x)		(GPIO_REG(x) + 0x70)</span>

<span class="cp">#define GPIO_MSK_CNF(x)		(GPIO_REG(x) + tegra_gpio_upper_offset + 0x00)</span>
<span class="cp">#define GPIO_MSK_OE(x)		(GPIO_REG(x) + tegra_gpio_upper_offset + 0x10)</span>
<span class="cp">#define GPIO_MSK_OUT(x)		(GPIO_REG(x) + tegra_gpio_upper_offset + 0X20)</span>
<span class="cp">#define GPIO_MSK_INT_STA(x)	(GPIO_REG(x) + tegra_gpio_upper_offset + 0x40)</span>
<span class="cp">#define GPIO_MSK_INT_ENB(x)	(GPIO_REG(x) + tegra_gpio_upper_offset + 0x50)</span>
<span class="cp">#define GPIO_MSK_INT_LVL(x)	(GPIO_REG(x) + tegra_gpio_upper_offset + 0x60)</span>

<span class="cp">#define GPIO_INT_LVL_MASK		0x010101</span>
<span class="cp">#define GPIO_INT_LVL_EDGE_RISING	0x000101</span>
<span class="cp">#define GPIO_INT_LVL_EDGE_FALLING	0x000100</span>
<span class="cp">#define GPIO_INT_LVL_EDGE_BOTH		0x010100</span>
<span class="cp">#define GPIO_INT_LVL_LEVEL_HIGH		0x000001</span>
<span class="cp">#define GPIO_INT_LVL_LEVEL_LOW		0x000000</span>

<span class="k">struct</span> <span class="n">tegra_gpio_bank</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">bank</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lvl_lock</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="n">u32</span> <span class="n">cnf</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">out</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">oe</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">int_enb</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">int_lvl</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">irq_domain</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">tegra_gpio_bank_count</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">tegra_gpio_bank_stride</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">tegra_gpio_upper_offset</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">tegra_gpio_bank</span> <span class="o">*</span><span class="n">tegra_gpio_banks</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tegra_gpio_writel</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">tegra_gpio_readl</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_gpio_compose</span><span class="p">(</span><span class="kt">int</span> <span class="n">bank</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">bank</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">port</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">bit</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_gpio_mask_write</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="mh">0x100</span> <span class="o">&lt;&lt;</span> <span class="n">GPIO_BIT</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">value</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">GPIO_BIT</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
	<span class="n">tegra_gpio_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_gpio_enable</span><span class="p">(</span><span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra_gpio_mask_write</span><span class="p">(</span><span class="n">GPIO_MSK_CNF</span><span class="p">(</span><span class="n">gpio</span><span class="p">),</span> <span class="n">gpio</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra_gpio_enable</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_gpio_disable</span><span class="p">(</span><span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra_gpio_mask_write</span><span class="p">(</span><span class="n">GPIO_MSK_CNF</span><span class="p">(</span><span class="n">gpio</span><span class="p">),</span> <span class="n">gpio</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra_gpio_disable</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">tegra_gpio_request</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pinctrl_request_gpio</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">tegra_gpio_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pinctrl_free_gpio</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
	<span class="n">tegra_gpio_disable</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_gpio_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra_gpio_mask_write</span><span class="p">(</span><span class="n">GPIO_MSK_OUT</span><span class="p">(</span><span class="n">offset</span><span class="p">),</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_gpio_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_IN</span><span class="p">(</span><span class="n">offset</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">GPIO_BIT</span><span class="p">(</span><span class="n">offset</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_gpio_direction_input</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra_gpio_mask_write</span><span class="p">(</span><span class="n">GPIO_MSK_OE</span><span class="p">(</span><span class="n">offset</span><span class="p">),</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">tegra_gpio_enable</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_gpio_direction_output</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span>
					<span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra_gpio_set</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="n">tegra_gpio_mask_write</span><span class="p">(</span><span class="n">GPIO_MSK_OE</span><span class="p">(</span><span class="n">offset</span><span class="p">),</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">tegra_gpio_enable</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_gpio_to_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">irq_domain</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">gpio_chip</span> <span class="n">tegra_gpio_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">label</span>			<span class="o">=</span> <span class="s">&quot;tegra-gpio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">request</span>		<span class="o">=</span> <span class="n">tegra_gpio_request</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free</span>			<span class="o">=</span> <span class="n">tegra_gpio_free</span><span class="p">,</span>
	<span class="p">.</span><span class="n">direction_input</span>	<span class="o">=</span> <span class="n">tegra_gpio_direction_input</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get</span>			<span class="o">=</span> <span class="n">tegra_gpio_get</span><span class="p">,</span>
	<span class="p">.</span><span class="n">direction_output</span>	<span class="o">=</span> <span class="n">tegra_gpio_direction_output</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set</span>			<span class="o">=</span> <span class="n">tegra_gpio_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">to_irq</span>			<span class="o">=</span> <span class="n">tegra_gpio_to_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">base</span>			<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_gpio_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">;</span>

	<span class="n">tegra_gpio_writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">GPIO_BIT</span><span class="p">(</span><span class="n">gpio</span><span class="p">),</span> <span class="n">GPIO_INT_CLR</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_gpio_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">;</span>

	<span class="n">tegra_gpio_mask_write</span><span class="p">(</span><span class="n">GPIO_MSK_INT_ENB</span><span class="p">(</span><span class="n">gpio</span><span class="p">),</span> <span class="n">gpio</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_gpio_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">;</span>

	<span class="n">tegra_gpio_mask_write</span><span class="p">(</span><span class="n">GPIO_MSK_INT_ENB</span><span class="p">(</span><span class="n">gpio</span><span class="p">),</span> <span class="n">gpio</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_gpio_irq_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tegra_gpio_bank</span> <span class="o">*</span><span class="n">bank</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">GPIO_PORT</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">lvl_type</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_SENSE_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_RISING</span>:
		<span class="n">lvl_type</span> <span class="o">=</span> <span class="n">GPIO_INT_LVL_EDGE_RISING</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span>:
		<span class="n">lvl_type</span> <span class="o">=</span> <span class="n">GPIO_INT_LVL_EDGE_FALLING</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_BOTH</span>:
		<span class="n">lvl_type</span> <span class="o">=</span> <span class="n">GPIO_INT_LVL_EDGE_BOTH</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span>:
		<span class="n">lvl_type</span> <span class="o">=</span> <span class="n">GPIO_INT_LVL_LEVEL_HIGH</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span>:
		<span class="n">lvl_type</span> <span class="o">=</span> <span class="n">GPIO_INT_LVL_LEVEL_LOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">lvl_lock</span><span class="p">[</span><span class="n">port</span><span class="p">],</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_INT_LVL</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">GPIO_INT_LVL_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">GPIO_BIT</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">lvl_type</span> <span class="o">&lt;&lt;</span> <span class="n">GPIO_BIT</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
	<span class="n">tegra_gpio_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">GPIO_INT_LVL</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">lvl_lock</span><span class="p">[</span><span class="n">port</span><span class="p">],</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">tegra_gpio_mask_write</span><span class="p">(</span><span class="n">GPIO_MSK_OE</span><span class="p">(</span><span class="n">gpio</span><span class="p">),</span> <span class="n">gpio</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">tegra_gpio_enable</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQ_TYPE_LEVEL_LOW</span> <span class="o">|</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span><span class="p">))</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQ_TYPE_EDGE_FALLING</span> <span class="o">|</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">))</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_gpio_irq_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra_gpio_bank</span> <span class="o">*</span><span class="n">bank</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">port</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pin</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">unmasked</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">irq_desc_get_chip</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>

	<span class="n">chained_irq_enter</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>

	<span class="n">bank</span> <span class="o">=</span> <span class="n">irq_get_handler_data</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">port</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">port</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">port</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">tegra_gpio_compose</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sta</span> <span class="o">=</span> <span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_INT_STA</span><span class="p">(</span><span class="n">gpio</span><span class="p">))</span> <span class="o">&amp;</span>
			<span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_INT_ENB</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
		<span class="n">u32</span> <span class="n">lvl</span> <span class="o">=</span> <span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_INT_LVL</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>

		<span class="n">for_each_set_bit</span><span class="p">(</span><span class="n">pin</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sta</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tegra_gpio_writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">pin</span><span class="p">,</span> <span class="n">GPIO_INT_CLR</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>

			<span class="cm">/* if gpio is edge triggered, clear condition</span>
<span class="cm">			 * before executing the hander so that we don&#39;t</span>
<span class="cm">			 * miss edges</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">lvl</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0x100</span> <span class="o">&lt;&lt;</span> <span class="n">pin</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">unmasked</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">chained_irq_exit</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">gpio_to_irq</span><span class="p">(</span><span class="n">gpio</span> <span class="o">+</span> <span class="n">pin</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">unmasked</span><span class="p">)</span>
		<span class="n">chained_irq_exit</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>

<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="kt">void</span> <span class="nf">tegra_gpio_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">b</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">p</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">b</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">b</span> <span class="o">&lt;</span> <span class="n">tegra_gpio_bank_count</span><span class="p">;</span> <span class="n">b</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">tegra_gpio_bank</span> <span class="o">*</span><span class="n">bank</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tegra_gpio_banks</span><span class="p">[</span><span class="n">b</span><span class="p">];</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">p</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">p</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">oe</span><span class="p">);</span> <span class="n">p</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="p">(</span><span class="n">b</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">p</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">);</span>
			<span class="n">tegra_gpio_writel</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">cnf</span><span class="p">[</span><span class="n">p</span><span class="p">],</span> <span class="n">GPIO_CNF</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
			<span class="n">tegra_gpio_writel</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">out</span><span class="p">[</span><span class="n">p</span><span class="p">],</span> <span class="n">GPIO_OUT</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
			<span class="n">tegra_gpio_writel</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">oe</span><span class="p">[</span><span class="n">p</span><span class="p">],</span> <span class="n">GPIO_OE</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
			<span class="n">tegra_gpio_writel</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">int_lvl</span><span class="p">[</span><span class="n">p</span><span class="p">],</span> <span class="n">GPIO_INT_LVL</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
			<span class="n">tegra_gpio_writel</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">int_enb</span><span class="p">[</span><span class="n">p</span><span class="p">],</span> <span class="n">GPIO_INT_ENB</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">tegra_gpio_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">b</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">p</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">b</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">b</span> <span class="o">&lt;</span> <span class="n">tegra_gpio_bank_count</span><span class="p">;</span> <span class="n">b</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">tegra_gpio_bank</span> <span class="o">*</span><span class="n">bank</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tegra_gpio_banks</span><span class="p">[</span><span class="n">b</span><span class="p">];</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">p</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">p</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">oe</span><span class="p">);</span> <span class="n">p</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="p">(</span><span class="n">b</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">p</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">);</span>
			<span class="n">bank</span><span class="o">-&gt;</span><span class="n">cnf</span><span class="p">[</span><span class="n">p</span><span class="p">]</span> <span class="o">=</span> <span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_CNF</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
			<span class="n">bank</span><span class="o">-&gt;</span><span class="n">out</span><span class="p">[</span><span class="n">p</span><span class="p">]</span> <span class="o">=</span> <span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_OUT</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
			<span class="n">bank</span><span class="o">-&gt;</span><span class="n">oe</span><span class="p">[</span><span class="n">p</span><span class="p">]</span> <span class="o">=</span> <span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_OE</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
			<span class="n">bank</span><span class="o">-&gt;</span><span class="n">int_enb</span><span class="p">[</span><span class="n">p</span><span class="p">]</span> <span class="o">=</span> <span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_INT_ENB</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
			<span class="n">bank</span><span class="o">-&gt;</span><span class="n">int_lvl</span><span class="p">[</span><span class="n">p</span><span class="p">]</span> <span class="o">=</span> <span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_INT_LVL</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_gpio_wake_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra_gpio_bank</span> <span class="o">*</span><span class="n">bank</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">irq_set_irq_wake</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">tegra_gpio_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;GPIO&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">tegra_gpio_irq_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">tegra_gpio_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">tegra_gpio_irq_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">tegra_gpio_irq_set_type</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">irq_set_wake</span>	<span class="o">=</span> <span class="n">tegra_gpio_wake_enable</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tegra_gpio_soc_config</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">bank_stride</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">upper_offset</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">tegra_gpio_soc_config</span> <span class="n">tegra20_gpio_config</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">bank_stride</span> <span class="o">=</span> <span class="mh">0x80</span><span class="p">,</span>
	<span class="p">.</span><span class="n">upper_offset</span> <span class="o">=</span> <span class="mh">0x800</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">tegra_gpio_soc_config</span> <span class="n">tegra30_gpio_config</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">bank_stride</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span>
	<span class="p">.</span><span class="n">upper_offset</span> <span class="o">=</span> <span class="mh">0x80</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">tegra_gpio_of_match</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;nvidia,tegra30-gpio&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tegra30_gpio_config</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;nvidia,tegra20-gpio&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tegra20_gpio_config</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* This lock class tells lockdep that GPIO irqs are in a different</span>
<span class="cm"> * category than their parents, so it won&#39;t report false recursion.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">lock_class_key</span> <span class="n">gpio_lock_class</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">tegra_gpio_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="o">*</span><span class="n">match</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tegra_gpio_soc_config</span> <span class="o">*</span><span class="n">config</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tegra_gpio_bank</span> <span class="o">*</span><span class="n">bank</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">gpio</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">j</span><span class="p">;</span>

	<span class="n">match</span> <span class="o">=</span> <span class="n">of_match_device</span><span class="p">(</span><span class="n">tegra_gpio_of_match</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">match</span><span class="p">)</span>
		<span class="n">config</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">tegra_gpio_soc_config</span> <span class="o">*</span><span class="p">)</span><span class="n">match</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">config</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tegra20_gpio_config</span><span class="p">;</span>

	<span class="n">tegra_gpio_bank_stride</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">bank_stride</span><span class="p">;</span>
	<span class="n">tegra_gpio_upper_offset</span> <span class="o">=</span> <span class="n">config</span><span class="o">-&gt;</span><span class="n">upper_offset</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
		<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span> <span class="n">tegra_gpio_bank_count</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">tegra_gpio_bank_count</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tegra_gpio_bank_count</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Missing IRQ resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tegra_gpio_chip</span><span class="p">.</span><span class="n">ngpio</span> <span class="o">=</span> <span class="n">tegra_gpio_bank_count</span> <span class="o">*</span> <span class="mi">32</span><span class="p">;</span>

	<span class="n">tegra_gpio_banks</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="n">tegra_gpio_bank_count</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">tegra_gpio_banks</span><span class="p">),</span>
			<span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tegra_gpio_banks</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Couldn&#39;t allocate bank structure</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">irq_base</span> <span class="o">=</span> <span class="n">irq_alloc_descs</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tegra_gpio_chip</span><span class="p">.</span><span class="n">ngpio</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq_base</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Couldn&#39;t allocate IRQ numbers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">irq_domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span>
					   <span class="n">tegra_gpio_chip</span><span class="p">.</span><span class="n">ngpio</span><span class="p">,</span> <span class="n">irq_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					   <span class="o">&amp;</span><span class="n">irq_domain_simple_ops</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">tegra_gpio_bank_count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Missing IRQ resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">bank</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tegra_gpio_banks</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">bank</span><span class="o">-&gt;</span><span class="n">bank</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">bank</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Missing MEM resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">regs</span> <span class="o">=</span> <span class="n">devm_request_and_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">res</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Couldn&#39;t ioremap regs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">tegra_gpio_bank_count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">tegra_gpio_compose</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">tegra_gpio_writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">GPIO_INT_ENB</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="cp">#ifdef CONFIG_OF_GPIO</span>
	<span class="n">tegra_gpio_chip</span><span class="p">.</span><span class="n">of_node</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">gpiochip_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra_gpio_chip</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">gpio</span> <span class="o">&lt;</span> <span class="n">tegra_gpio_chip</span><span class="p">.</span><span class="n">ngpio</span><span class="p">;</span> <span class="n">gpio</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">irq_domain</span><span class="p">,</span> <span class="n">gpio</span><span class="p">);</span>
		<span class="cm">/* No validity check; all Tegra GPIOs are valid IRQs */</span>

		<span class="n">bank</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tegra_gpio_banks</span><span class="p">[</span><span class="n">GPIO_BANK</span><span class="p">(</span><span class="n">gpio</span><span class="p">)];</span>

		<span class="n">irq_set_lockdep_class</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gpio_lock_class</span><span class="p">);</span>
		<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">bank</span><span class="p">);</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tegra_gpio_irq_chip</span><span class="p">,</span>
					 <span class="n">handle_simple_irq</span><span class="p">);</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">tegra_gpio_bank_count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bank</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tegra_gpio_banks</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">tegra_gpio_irq_handler</span><span class="p">);</span>
		<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">bank</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
			<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">lvl_lock</span><span class="p">[</span><span class="n">j</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">tegra_gpio_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;tegra-gpio&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">tegra_gpio_of_match</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">tegra_gpio_probe</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">tegra_gpio_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra_gpio_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">postcore_initcall</span><span class="p">(</span><span class="n">tegra_gpio_init</span><span class="p">);</span>

<span class="cp">#ifdef	CONFIG_DEBUG_FS</span>

<span class="cp">#include &lt;linux/debugfs.h&gt;</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dbg_gpio_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">s</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">unused</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">j</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">tegra_gpio_bank_count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">tegra_gpio_compose</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span>
				<span class="s">&quot;%d:%d %02x %02x %02x %02x %02x %02x %06x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span>
				<span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_CNF</span><span class="p">(</span><span class="n">gpio</span><span class="p">)),</span>
				<span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_OE</span><span class="p">(</span><span class="n">gpio</span><span class="p">)),</span>
				<span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_OUT</span><span class="p">(</span><span class="n">gpio</span><span class="p">)),</span>
				<span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_IN</span><span class="p">(</span><span class="n">gpio</span><span class="p">)),</span>
				<span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_INT_STA</span><span class="p">(</span><span class="n">gpio</span><span class="p">)),</span>
				<span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_INT_ENB</span><span class="p">(</span><span class="n">gpio</span><span class="p">)),</span>
				<span class="n">tegra_gpio_readl</span><span class="p">(</span><span class="n">GPIO_INT_LVL</span><span class="p">(</span><span class="n">gpio</span><span class="p">)));</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dbg_gpio_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span> <span class="o">*</span><span class="n">inode</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">single_open</span><span class="p">(</span><span class="n">file</span><span class="p">,</span> <span class="n">dbg_gpio_show</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">inode</span><span class="o">-&gt;</span><span class="n">i_private</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">file_operations</span> <span class="n">debug_fops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span>		<span class="o">=</span> <span class="n">dbg_gpio_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">seq_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">llseek</span>		<span class="o">=</span> <span class="n">seq_lseek</span><span class="p">,</span>
	<span class="p">.</span><span class="n">release</span>	<span class="o">=</span> <span class="n">single_release</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">tegra_gpio_debuginit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">debugfs_create_file</span><span class="p">(</span><span class="s">&quot;tegra_gpio&quot;</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">,</span>
					<span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">debug_fops</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">late_initcall</span><span class="p">(</span><span class="n">tegra_gpio_debuginit</span><span class="p">);</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
