$date
	Sun Nov 23 11:22:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_8x1_tb $end
$var wire 1 ! out $end
$var parameter 32 " DELAY $end
$var parameter 32 # WIDTH $end
$var reg 8 $ in [7:0] $end
$var reg 3 % sel [2:0] $end
$scope module U1 $end
$var wire 8 & in [7:0] $end
$var wire 3 ' sel [2:0] $end
$var wire 1 ! out $end
$upscope $end
$scope task mux $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 #
b1010 "
$end
#0
$dumpvars
bx (
b0 '
b0 &
b0 %
b0 $
0!
$end
#10000
1!
b1 $
b1 &
b0 (
#20000
b1 %
b1 '
1!
b10 $
b10 &
b1 (
#30000
b10 %
b10 '
1!
b100 $
b100 &
b10 (
#40000
b11 %
b11 '
1!
b1000 $
b1000 &
b11 (
#50000
b100 %
b100 '
1!
b10000 $
b10000 &
b100 (
#60000
b101 %
b101 '
1!
b100000 $
b100000 &
b101 (
#70000
b110 %
b110 '
1!
b1000000 $
b1000000 &
b110 (
#80000
b111 %
b111 '
1!
b10000000 $
b10000000 &
b111 (
#90000
b1000 (
#100000
