Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 19 11:11:42 2024
| Host         : dries_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                     Violations  
--------  ----------------  ----------------------------------------------  ----------  
TIMING-6  Critical Warning  No common primary clock between related clocks  2           
TIMING-7  Critical Warning  No common node between related clocks           2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.127        0.000                      0                 1470        0.050        0.000                      0                 1470        2.000        0.000                       0                   673  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             4.011        0.000                      0                 1373        0.052        0.000                      0                 1373        4.020        0.000                       0                   634  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        7.226        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    35  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1  clk_fpga_0                           4.724        0.000                      0                   32        0.050        0.000                      0                   32  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_1        2.127        0.000                      0                   65        1.951        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clkfbout_design_1_clk_wiz_0_1                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 2.223ns (40.327%)  route 3.289ns (59.673%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.001     4.665    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X33Y97         LUT6 (Prop_lut6_I4_O)        0.295     4.960 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.798     5.758    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y99         LUT3 (Prop_lut3_I2_O)        0.150     5.908 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.768     6.676    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X35Y100        LUT4 (Prop_lut4_I3_O)        0.328     7.004 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.004    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.644 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.722     8.366    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X35Y99         LUT3 (Prop_lut3_I0_O)        0.332     8.698 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.698    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.075    12.710    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.133ns (40.579%)  route 3.123ns (59.421%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.001     4.665    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X33Y97         LUT6 (Prop_lut6_I4_O)        0.295     4.960 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.798     5.758    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y99         LUT3 (Prop_lut3_I2_O)        0.150     5.908 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.768     6.676    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X35Y100        LUT4 (Prop_lut4_I3_O)        0.328     7.004 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.004    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.584 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.556     8.140    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X35Y99         LUT3 (Prop_lut3_I0_O)        0.302     8.442 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.442    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.031    12.666    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.004ns (38.488%)  route 3.203ns (61.512%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.001     4.665    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X33Y97         LUT6 (Prop_lut6_I4_O)        0.295     4.960 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.798     5.758    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y99         LUT3 (Prop_lut3_I2_O)        0.150     5.908 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.764     6.672    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X35Y100        LUT4 (Prop_lut4_I3_O)        0.328     7.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.000    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.424 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.639     8.064    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X35Y99         LUT3 (Prop_lut3_I0_O)        0.329     8.393 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.393    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.075    12.710    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.797ns (36.252%)  route 3.160ns (63.748%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.001     4.665    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X33Y97         LUT6 (Prop_lut6_I4_O)        0.295     4.960 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.798     5.758    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y99         LUT3 (Prop_lut3_I2_O)        0.150     5.908 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.764     6.672    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X35Y100        LUT4 (Prop_lut4_I3_O)        0.328     7.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.000    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.247 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.597     7.844    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]
    SLICE_X35Y99         LUT3 (Prop_lut3_I0_O)        0.299     8.143 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.143    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[0]
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.029    12.664    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.021ns (22.105%)  route 3.598ns (77.895%))
  Logic Levels:           3  (LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.477     5.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y101        SRL16E (Prop_srl16e_A1_Q)    0.295     5.436 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/Q
                         net (fo=3, routed)           1.025     6.461    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I1_O)        0.124     6.585 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4/O
                         net (fo=1, routed)           0.670     7.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.379 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=2, routed)           0.426     7.805    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/sel
    SLICE_X30Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.699    12.878    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism              0.282    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X30Y103        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.489    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.021ns (22.105%)  route 3.598ns (77.895%))
  Logic Levels:           3  (LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.477     5.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y101        SRL16E (Prop_srl16e_A1_Q)    0.295     5.436 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/Q
                         net (fo=3, routed)           1.025     6.461    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I1_O)        0.124     6.585 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4/O
                         net (fo=1, routed)           0.670     7.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.379 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=2, routed)           0.426     7.805    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/sel
    SLICE_X30Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.699    12.878    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism              0.282    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X30Y103        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.489    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.890ns (19.667%)  route 3.635ns (80.333%))
  Logic Levels:           3  (LUT2=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.518     3.704 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.447     5.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X34Y101        SRL16E (Prop_srl16e_A0_Q)    0.124     5.275 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/Q
                         net (fo=2, routed)           0.953     6.227    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.351 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.637     6.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[1]
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     7.112 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.599     7.711    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.653    12.832    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X32Y103        FDRE (Setup_fdre_C_R)       -0.524    12.401    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.890ns (19.667%)  route 3.635ns (80.333%))
  Logic Levels:           3  (LUT2=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.518     3.704 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.447     5.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X34Y101        SRL16E (Prop_srl16e_A0_Q)    0.124     5.275 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/Q
                         net (fo=2, routed)           0.953     6.227    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.351 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.637     6.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[1]
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     7.112 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.599     7.711    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.653    12.832    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X32Y103        FDRE (Setup_fdre_C_R)       -0.524    12.401    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.890ns (19.698%)  route 3.628ns (80.302%))
  Logic Levels:           3  (LUT2=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.518     3.704 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.447     5.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X34Y101        SRL16E (Prop_srl16e_A0_Q)    0.124     5.275 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/Q
                         net (fo=2, routed)           0.953     6.227    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.351 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.637     6.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[1]
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     7.112 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.592     7.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.654    12.833    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X32Y102        FDRE (Setup_fdre_C_R)       -0.524    12.402    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.251ns (27.776%)  route 3.253ns (72.224%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.001     4.665    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X33Y97         LUT6 (Prop_lut6_I4_O)        0.295     4.960 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.798     5.758    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y99         LUT3 (Prop_lut3_I2_O)        0.150     5.908 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.973     6.881    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y99         LUT2 (Prop_lut2_I1_O)        0.328     7.209 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1/O
                         net (fo=4, routed)           0.481     7.690    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.430    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  4.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.574     0.910    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.110     1.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.573     0.909    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.056     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.039    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.499%)  route 0.169ns (54.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.575     0.911    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.169     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.779%)  route 0.154ns (52.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.577     0.913    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.154     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.576     0.912    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           0.101     1.154    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.045    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.059     1.099    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     0.980    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.640     0.976    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.173    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X35Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.911     1.277    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.301     0.976    
    SLICE_X35Y103        FDRE (Hold_fdre_C_D)         0.075     1.051    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.112     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 2.200ns (78.898%)  route 0.588ns (21.102%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.651    -1.065    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/Q
                         net (fo=2, routed)           0.588     0.041    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.698 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.815 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.815    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.932 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.049 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.166 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.166    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.283 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.283    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.400 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.400    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.723 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.723    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_6
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/C
                         clock pessimism              0.601     8.912    
                         clock uncertainty           -0.072     8.840    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.109     8.949    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -1.723    
  -------------------------------------------------------------------
                         slack                                  7.226    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 2.192ns (78.837%)  route 0.588ns (21.163%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.651    -1.065    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/Q
                         net (fo=2, routed)           0.588     0.041    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.698 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.815 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.815    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.932 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.049 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.166 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.166    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.283 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.283    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.400 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.400    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.715 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.715    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_4
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/C
                         clock pessimism              0.601     8.912    
                         clock uncertainty           -0.072     8.840    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.109     8.949    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -1.715    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 2.116ns (78.242%)  route 0.588ns (21.758%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.651    -1.065    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/Q
                         net (fo=2, routed)           0.588     0.041    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.698 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.815 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.815    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.932 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.049 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.166 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.166    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.283 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.283    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.400 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.400    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.639 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.639    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_5
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
                         clock pessimism              0.601     8.912    
                         clock uncertainty           -0.072     8.840    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.109     8.949    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 2.096ns (78.080%)  route 0.588ns (21.920%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.651    -1.065    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/Q
                         net (fo=2, routed)           0.588     0.041    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.698 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.815 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.815    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.932 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.049 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.166 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.166    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.283 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.283    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.400 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.400    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.619 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.619    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_7
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/C
                         clock pessimism              0.601     8.912    
                         clock uncertainty           -0.072     8.840    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.109     8.949    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 2.083ns (77.974%)  route 0.588ns (22.026%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.651    -1.065    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/Q
                         net (fo=2, routed)           0.588     0.041    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.698 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.815 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.815    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.932 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.049 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.166 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.166    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.283 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.283    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.606 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.606    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_6
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/C
                         clock pessimism              0.601     8.912    
                         clock uncertainty           -0.072     8.840    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.109     8.949    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 2.075ns (77.907%)  route 0.588ns (22.093%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.651    -1.065    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/Q
                         net (fo=2, routed)           0.588     0.041    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.698 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.815 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.815    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.932 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.049 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.166 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.166    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.283 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.283    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.598 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.598    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_4
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/C
                         clock pessimism              0.601     8.912    
                         clock uncertainty           -0.072     8.840    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.109     8.949    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.999ns (77.258%)  route 0.588ns (22.742%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.651    -1.065    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/Q
                         net (fo=2, routed)           0.588     0.041    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.698 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.698    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.815 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.815    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.932 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.049 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.166 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.166    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.283 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.283    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.522 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.522    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_5
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/C
                         clock pessimism              0.601     8.912    
                         clock uncertainty           -0.072     8.840    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.109     8.949    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.580ns (25.283%)  route 1.714ns (74.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.651    -1.065    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X33Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.609 f  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/Q
                         net (fo=2, routed)           0.819     0.210    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg_n_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.334 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.895     1.229    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479     8.310    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/C
                         clock pessimism              0.601     8.911    
                         clock uncertainty           -0.072     8.839    
    SLICE_X32Y96         FDRE (Setup_fdre_C_CE)      -0.169     8.670    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.580ns (25.283%)  route 1.714ns (74.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.651    -1.065    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X33Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.609 f  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/Q
                         net (fo=2, routed)           0.819     0.210    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg_n_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.334 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.895     1.229    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479     8.310    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/C
                         clock pessimism              0.601     8.911    
                         clock uncertainty           -0.072     8.839    
    SLICE_X32Y96         FDRE (Setup_fdre_C_CE)      -0.169     8.670    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.580ns (25.283%)  route 1.714ns (74.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.651    -1.065    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X33Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.609 f  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/Q
                         net (fo=2, routed)           0.819     0.210    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg_n_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.334 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.895     1.229    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479     8.310    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/C
                         clock pessimism              0.601     8.911    
                         clock uncertainty           -0.072     8.839    
    SLICE_X32Y96         FDRE (Setup_fdre_C_CE)      -0.169     8.670    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  7.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.674    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X33Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/Q
                         net (fo=2, routed)           0.168    -0.365    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg_n_0
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.045    -0.320 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1_n_0
    SLICE_X33Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X33Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
                         clock pessimism              0.241    -0.674    
    SLICE_X33Y92         FDRE (Hold_fdre_C_D)         0.091    -0.583    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.559    -0.672    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.508 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/Q
                         net (fo=2, routed)           0.129    -0.380    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.270 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.270    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_5
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.826    -0.914    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/C
                         clock pessimism              0.241    -0.672    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.134    -0.538    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.559    -0.672    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.508 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/Q
                         net (fo=2, routed)           0.129    -0.380    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.270 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.270    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_5
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.826    -0.914    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
                         clock pessimism              0.241    -0.672    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.134    -0.538    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.558    -0.673    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.509 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/Q
                         net (fo=2, routed)           0.129    -0.381    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.271 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.271    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]_i_1_n_5
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.825    -0.915    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
                         clock pessimism              0.241    -0.673    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.134    -0.539    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.558    -0.673    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.509 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/Q
                         net (fo=2, routed)           0.129    -0.381    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.271 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.271    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]_i_1_n_5
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.825    -0.915    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/C
                         clock pessimism              0.241    -0.673    
    SLICE_X32Y95         FDRE (Hold_fdre_C_D)         0.134    -0.539    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.558    -0.673    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.509 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/Q
                         net (fo=2, routed)           0.129    -0.381    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]
    SLICE_X32Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.271 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.271    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]_i_1_n_5
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.825    -0.915    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/C
                         clock pessimism              0.241    -0.673    
    SLICE_X32Y96         FDRE (Hold_fdre_C_D)         0.134    -0.539    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.674    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/Q
                         net (fo=2, routed)           0.129    -0.382    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.272    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]_i_1_n_5
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/C
                         clock pessimism              0.241    -0.674    
    SLICE_X32Y91         FDRE (Hold_fdre_C_D)         0.134    -0.540    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.674    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/Q
                         net (fo=2, routed)           0.129    -0.382    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.272    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]_i_1_n_5
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/C
                         clock pessimism              0.241    -0.674    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.134    -0.540    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.310ns (70.656%)  route 0.129ns (29.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.559    -0.672    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.508 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]/Q
                         net (fo=2, routed)           0.129    -0.380    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[26]
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.234 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]_i_1_n_4
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.826    -0.914    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/C
                         clock pessimism              0.241    -0.672    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.134    -0.538    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.310ns (70.656%)  route 0.129ns (29.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.559    -0.672    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.508 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/Q
                         net (fo=2, routed)           0.129    -0.380    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.234 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]_i_1_n_4
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.826    -0.914    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/C
                         clock pessimism              0.241    -0.672    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.134    -0.538    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y92     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y91     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y93     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y93     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y92     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y92     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y91     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y91     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y93     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y93     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y93     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y93     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y92     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y92     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y91     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y91     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y93     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y93     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y93     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y93     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y94     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 0.642ns (7.289%)  route 8.166ns (92.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.653    -1.063    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.545 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/Q
                         net (fo=2, routed)           8.166     7.621    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[28]
    SLICE_X27Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.745 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     7.745    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X27Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.522    12.701    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000    12.701    
                         clock uncertainty           -0.263    12.438    
    SLICE_X27Y98         FDRE (Setup_fdre_C_D)        0.031    12.469    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.503ns  (logic 0.642ns (7.551%)  route 7.861ns (92.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.653    -1.063    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.545 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/Q
                         net (fo=2, routed)           7.861     7.315    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[29]
    SLICE_X27Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.439 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     7.439    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X27Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.522    12.701    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000    12.701    
                         clock uncertainty           -0.263    12.438    
    SLICE_X27Y98         FDRE (Setup_fdre_C_D)        0.032    12.470    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 0.642ns (7.637%)  route 7.765ns (92.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.651    -1.065    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/Q
                         net (fo=2, routed)           7.765     7.218    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[1]
    SLICE_X28Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.342 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     7.342    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X28Y90         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.523    12.702    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y90         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    12.702    
                         clock uncertainty           -0.263    12.439    
    SLICE_X28Y90         FDRE (Setup_fdre_C_D)        0.029    12.468    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 0.642ns (7.713%)  route 7.681ns (92.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.652    -1.064    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.546 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/Q
                         net (fo=2, routed)           7.681     7.135    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[10]
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.259 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     7.259    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X29Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.525    12.704    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -0.263    12.441    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)        0.029    12.470    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 0.642ns (7.768%)  route 7.622ns (92.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.651    -1.065    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.547 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/Q
                         net (fo=2, routed)           7.622     7.075    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[3]
    SLICE_X28Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.199 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     7.199    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X28Y90         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.523    12.702    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y90         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    12.702    
                         clock uncertainty           -0.263    12.439    
    SLICE_X28Y90         FDRE (Setup_fdre_C_D)        0.031    12.470    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -7.199    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.170ns  (logic 0.642ns (7.858%)  route 7.528ns (92.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.652    -1.064    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.546 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[9]/Q
                         net (fo=2, routed)           7.528     6.982    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[9]
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.106 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     7.106    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X29Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.525    12.704    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -0.263    12.441    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)        0.032    12.473    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.030ns  (logic 0.642ns (7.995%)  route 7.388ns (92.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.653    -1.063    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.545 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/Q
                         net (fo=2, routed)           7.388     6.843    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[25]
    SLICE_X27Y98         LUT6 (Prop_lut6_I5_O)        0.124     6.967 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     6.967    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X27Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.522    12.701    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.000    12.701    
                         clock uncertainty           -0.263    12.438    
    SLICE_X27Y98         FDRE (Setup_fdre_C_D)        0.031    12.469    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 0.642ns (8.842%)  route 6.619ns (91.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.652    -1.064    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.546 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/Q
                         net (fo=2, routed)           6.619     6.072    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[21]
    SLICE_X31Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.196 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     6.196    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X31Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.526    12.705    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000    12.705    
                         clock uncertainty           -0.263    12.442    
    SLICE_X31Y97         FDRE (Setup_fdre_C_D)        0.031    12.473    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.908ns  (logic 0.642ns (9.293%)  route 6.266ns (90.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.652    -1.064    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.546 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/Q
                         net (fo=2, routed)           6.266     5.720    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[19]
    SLICE_X27Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.844 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     5.844    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X27Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.521    12.700    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000    12.700    
                         clock uncertainty           -0.263    12.437    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.029    12.466    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -5.844    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 0.642ns (9.421%)  route 6.173ns (90.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.652    -1.064    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.546 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]/Q
                         net (fo=2, routed)           6.173     5.626    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[8]
    SLICE_X28Y94         LUT6 (Prop_lut6_I5_O)        0.124     5.750 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     5.750    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X28Y94         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.525    12.704    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -0.263    12.441    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)        0.032    12.473    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  6.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.518ns (9.833%)  route 4.750ns (90.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480    -1.689    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.418    -1.271 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/Q
                         net (fo=2, routed)           4.750     3.479    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[31]
    SLICE_X29Y98         LUT6 (Prop_lut6_I5_O)        0.100     3.579 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     3.579    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X29Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.700     2.994    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.000     2.994    
                         clock uncertainty            0.263     3.257    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.271     3.528    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.528    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 0.518ns (9.763%)  route 4.788ns (90.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.418    -1.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/Q
                         net (fo=2, routed)           4.788     3.516    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[20]
    SLICE_X31Y97         LUT6 (Prop_lut6_I5_O)        0.100     3.616 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     3.616    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X31Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.700     2.994    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000     2.994    
                         clock uncertainty            0.263     3.257    
    SLICE_X31Y97         FDRE (Hold_fdre_C_D)         0.269     3.526    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 0.518ns (9.754%)  route 4.793ns (90.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y94         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.418    -1.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[14]/Q
                         net (fo=2, routed)           4.793     3.521    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[14]
    SLICE_X28Y94         LUT6 (Prop_lut6_I5_O)        0.100     3.621 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     3.621    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X28Y94         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.699     2.993    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     2.993    
                         clock uncertainty            0.263     3.256    
    SLICE_X28Y94         FDRE (Hold_fdre_C_D)         0.270     3.526    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 0.518ns (9.746%)  route 4.797ns (90.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y94         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.418    -1.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/Q
                         net (fo=2, routed)           4.797     3.525    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[13]
    SLICE_X28Y94         LUT6 (Prop_lut6_I5_O)        0.100     3.625 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     3.625    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X28Y94         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.699     2.993    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000     2.993    
                         clock uncertainty            0.263     3.256    
    SLICE_X28Y94         FDRE (Hold_fdre_C_D)         0.270     3.526    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 0.518ns (9.746%)  route 4.797ns (90.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.418    -1.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/Q
                         net (fo=2, routed)           4.797     3.525    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[11]
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.100     3.625 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     3.625    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X29Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.699     2.993    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     2.993    
                         clock uncertainty            0.263     3.256    
    SLICE_X29Y93         FDRE (Hold_fdre_C_D)         0.270     3.526    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 0.518ns (9.685%)  route 4.831ns (90.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.418    -1.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/Q
                         net (fo=2, routed)           4.831     3.559    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[18]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.100     3.659 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     3.659    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X31Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.700     2.994    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000     2.994    
                         clock uncertainty            0.263     3.257    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.269     3.526    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.518ns (9.614%)  route 4.870ns (90.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.418    -1.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/Q
                         net (fo=2, routed)           4.870     3.598    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[17]
    SLICE_X29Y98         LUT6 (Prop_lut6_I5_O)        0.100     3.698 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     3.698    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X29Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.700     2.994    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000     2.994    
                         clock uncertainty            0.263     3.257    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.270     3.527    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.527    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.518ns (9.614%)  route 4.870ns (90.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    -1.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.478    -1.691    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.418    -1.273 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/Q
                         net (fo=2, routed)           4.870     3.597    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[6]
    SLICE_X29Y91         LUT6 (Prop_lut6_I5_O)        0.100     3.697 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     3.697    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X29Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.698     2.992    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     2.992    
                         clock uncertainty            0.263     3.255    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.270     3.525    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           3.697    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.518ns (9.610%)  route 4.872ns (90.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.418    -1.272 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/Q
                         net (fo=2, routed)           4.872     3.600    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[16]
    SLICE_X29Y98         LUT6 (Prop_lut6_I5_O)        0.100     3.700 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     3.700    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X29Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.700     2.994    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000     2.994    
                         clock uncertainty            0.263     3.257    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.269     3.526    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 0.518ns (9.608%)  route 4.873ns (90.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    -1.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.478    -1.691    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.418    -1.273 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/Q
                         net (fo=2, routed)           4.873     3.600    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[5]
    SLICE_X29Y91         LUT6 (Prop_lut6_I5_O)        0.100     3.700 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     3.700    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X29Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.698     2.992    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     2.992    
                         clock uncertainty            0.263     3.255    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.270     3.525    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.951ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.456ns (18.965%)  route 1.948ns (81.035%))
  Logic Levels:           0  
  Clock Path Skew:        -4.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.698     2.992    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.948     5.396    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/C
                         clock pessimism              0.000     8.311    
                         clock uncertainty           -0.263     8.048    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.524     7.524    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.456ns (18.965%)  route 1.948ns (81.035%))
  Logic Levels:           0  
  Clock Path Skew:        -4.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.698     2.992    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.948     5.396    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/C
                         clock pessimism              0.000     8.311    
                         clock uncertainty           -0.263     8.048    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.524     7.524    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.456ns (18.965%)  route 1.948ns (81.035%))
  Logic Levels:           0  
  Clock Path Skew:        -4.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.698     2.992    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.948     5.396    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
                         clock pessimism              0.000     8.311    
                         clock uncertainty           -0.263     8.048    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.524     7.524    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.456ns (18.965%)  route 1.948ns (81.035%))
  Logic Levels:           0  
  Clock Path Skew:        -4.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.698     2.992    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.948     5.396    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/C
                         clock pessimism              0.000     8.311    
                         clock uncertainty           -0.263     8.048    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.524     7.524    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.456ns (20.122%)  route 1.810ns (79.878%))
  Logic Levels:           0  
  Clock Path Skew:        -4.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.698     2.992    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.810     5.258    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479     8.310    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/C
                         clock pessimism              0.000     8.310    
                         clock uncertainty           -0.263     8.047    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.524     7.523    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]
  -------------------------------------------------------------------
                         required time                          7.523    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.456ns (20.122%)  route 1.810ns (79.878%))
  Logic Levels:           0  
  Clock Path Skew:        -4.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.698     2.992    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.810     5.258    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479     8.310    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
                         clock pessimism              0.000     8.310    
                         clock uncertainty           -0.263     8.047    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.524     7.523    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]
  -------------------------------------------------------------------
                         required time                          7.523    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.456ns (20.122%)  route 1.810ns (79.878%))
  Logic Levels:           0  
  Clock Path Skew:        -4.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.698     2.992    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.810     5.258    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479     8.310    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/C
                         clock pessimism              0.000     8.310    
                         clock uncertainty           -0.263     8.047    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.524     7.523    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]
  -------------------------------------------------------------------
                         required time                          7.523    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.456ns (20.122%)  route 1.810ns (79.878%))
  Logic Levels:           0  
  Clock Path Skew:        -4.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.698     2.992    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.810     5.258    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479     8.310    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/C
                         clock pessimism              0.000     8.310    
                         clock uncertainty           -0.263     8.047    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.524     7.523    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]
  -------------------------------------------------------------------
                         required time                          7.523    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.456ns (20.123%)  route 1.810ns (79.877%))
  Logic Levels:           0  
  Clock Path Skew:        -4.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.698     2.992    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.810     5.258    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/C
                         clock pessimism              0.000     8.311    
                         clock uncertainty           -0.263     8.048    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.524     7.524    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.456ns (20.123%)  route 1.810ns (79.877%))
  Logic Levels:           0  
  Clock Path Skew:        -4.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.698     2.992    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.810     5.258    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480     8.311    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]/C
                         clock pessimism              0.000     8.311    
                         clock uncertainty           -0.263     8.048    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.524     7.524    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[25]
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  2.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.951ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.864%)  route 0.293ns (61.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.575     0.911    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.293     1.344    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg_0[0]
    SLICE_X33Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.389 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1/O
                         net (fo=1, routed)           0.000     1.389    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1_n_0
    SLICE_X33Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X33Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.263    -0.652    
    SLICE_X33Y92         FDRE (Hold_fdre_C_D)         0.091    -0.561    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.039ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.083%)  route 0.344ns (70.917%))
  Logic Levels:           0  
  Clock Path Skew:        -1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.575     0.911    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.344     1.395    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.263    -0.652    
    SLICE_X32Y91         FDRE (Hold_fdre_C_R)         0.009    -0.643    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.083%)  route 0.344ns (70.917%))
  Logic Levels:           0  
  Clock Path Skew:        -1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.575     0.911    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.344     1.395    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.263    -0.652    
    SLICE_X32Y91         FDRE (Hold_fdre_C_R)         0.009    -0.643    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.083%)  route 0.344ns (70.917%))
  Logic Levels:           0  
  Clock Path Skew:        -1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.575     0.911    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.344     1.395    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.263    -0.652    
    SLICE_X32Y91         FDRE (Hold_fdre_C_R)         0.009    -0.643    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.083%)  route 0.344ns (70.917%))
  Logic Levels:           0  
  Clock Path Skew:        -1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.575     0.911    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.344     1.395    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.263    -0.652    
    SLICE_X32Y91         FDRE (Hold_fdre_C_R)         0.009    -0.643    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.215ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.330%)  route 0.520ns (78.670%))
  Logic Levels:           0  
  Clock Path Skew:        -1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.575     0.911    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.520     1.572    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.263    -0.652    
    SLICE_X32Y92         FDRE (Hold_fdre_C_R)         0.009    -0.643    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.330%)  route 0.520ns (78.670%))
  Logic Levels:           0  
  Clock Path Skew:        -1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.575     0.911    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.520     1.572    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.263    -0.652    
    SLICE_X32Y92         FDRE (Hold_fdre_C_R)         0.009    -0.643    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.330%)  route 0.520ns (78.670%))
  Logic Levels:           0  
  Clock Path Skew:        -1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.575     0.911    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.520     1.572    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.263    -0.652    
    SLICE_X32Y92         FDRE (Hold_fdre_C_R)         0.009    -0.643    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.330%)  route 0.520ns (78.670%))
  Logic Levels:           0  
  Clock Path Skew:        -1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.575     0.911    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.520     1.572    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.263    -0.652    
    SLICE_X32Y92         FDRE (Hold_fdre_C_R)         0.009    -0.643    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.141ns (19.202%)  route 0.593ns (80.798%))
  Logic Levels:           0  
  Clock Path Skew:        -1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.575     0.911    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.593     1.645    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.825    -0.915    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.263    -0.651    
    SLICE_X32Y93         FDRE (Hold_fdre_C_R)         0.009    -0.642    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  2.287    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.979ns  (logic 0.124ns (6.267%)  route 1.855ns (93.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.855     1.855    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.124     1.979 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.979    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         1.653     2.832    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.045ns (5.727%)  route 0.741ns (94.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.741     0.741    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.786    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=634, routed)         0.911     1.277    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.451ns  (logic 1.649ns (25.559%)  route 4.802ns (74.441%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           3.907     5.432    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124     5.556 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.895     6.451    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.451ns  (logic 1.649ns (25.559%)  route 4.802ns (74.441%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           3.907     5.432    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124     5.556 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.895     6.451    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.451ns  (logic 1.649ns (25.559%)  route 4.802ns (74.441%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           3.907     5.432    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124     5.556 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.895     6.451    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.451ns  (logic 1.649ns (25.559%)  route 4.802ns (74.441%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           3.907     5.432    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124     5.556 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.895     6.451    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y96         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[23]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.333ns  (logic 1.649ns (26.031%)  route 4.685ns (73.969%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           3.907     5.432    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124     5.556 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.778     6.333    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480    -1.689    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.333ns  (logic 1.649ns (26.031%)  route 4.685ns (73.969%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           3.907     5.432    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124     5.556 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.778     6.333    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480    -1.689    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.333ns  (logic 1.649ns (26.031%)  route 4.685ns (73.969%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           3.907     5.432    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124     5.556 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.778     6.333    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480    -1.689    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.333ns  (logic 1.649ns (26.031%)  route 4.685ns (73.969%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           3.907     5.432    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124     5.556 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.778     6.333    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.480    -1.689    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.299ns  (logic 1.649ns (26.173%)  route 4.650ns (73.827%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           3.907     5.432    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124     5.556 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.743     6.299    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.299ns  (logic 1.649ns (26.173%)  route 4.650ns (73.827%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           3.907     5.432    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124     5.556 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.743     6.299    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.479    -1.690    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y95         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.180ns  (logic 0.337ns (15.461%)  route 1.843ns (84.539%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.843     2.135    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT4 (Prop_lut4_I0_O)        0.045     2.180 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1/O
                         net (fo=1, routed)           0.000     2.180    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1_n_0
    SLICE_X33Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X33Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.396ns  (logic 0.337ns (14.067%)  route 2.059ns (85.933%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.842     2.134    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.045     2.179 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.217     2.396    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.825    -0.915    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.396ns  (logic 0.337ns (14.067%)  route 2.059ns (85.933%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.842     2.134    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.045     2.179 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.217     2.396    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.825    -0.915    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.396ns  (logic 0.337ns (14.067%)  route 2.059ns (85.933%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.842     2.134    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.045     2.179 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.217     2.396    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.396ns  (logic 0.337ns (14.067%)  route 2.059ns (85.933%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.842     2.134    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.045     2.179 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.217     2.396    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.396ns  (logic 0.337ns (14.067%)  route 2.059ns (85.933%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.842     2.134    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.045     2.179 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.217     2.396    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.396ns  (logic 0.337ns (14.067%)  route 2.059ns (85.933%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.842     2.134    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.045     2.179 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.217     2.396    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.916    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y92         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.396ns  (logic 0.337ns (14.067%)  route 2.059ns (85.933%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.842     2.134    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.045     2.179 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.217     2.396    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.825    -0.915    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[8]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.396ns  (logic 0.337ns (14.067%)  route 2.059ns (85.933%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.842     2.134    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.045     2.179 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.217     2.396    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.825    -0.915    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y93         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[9]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.446ns  (logic 0.337ns (13.778%)  route 2.109ns (86.222%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.842     2.134    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.045     2.179 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.267     2.446    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.826    -0.914    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/C





