Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 14 18:37:12 2020
| Host         : DESKTOP-LVJ56DR running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/blur_image_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.785ns (33.708%)  route 3.510ns (66.292%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X17Y53         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/Q
                         net (fo=3, routed)           1.240     2.669    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[3]
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.124     2.793 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.793    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.343 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.343    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.457 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.457    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.685 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.273     4.958    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X17Y60         LUT6 (Prop_lut6_I4_O)        0.313     5.271 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.998     6.268    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y63         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[28]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.785ns (33.708%)  route 3.510ns (66.292%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X17Y53         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/Q
                         net (fo=3, routed)           1.240     2.669    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[3]
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.124     2.793 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.793    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.343 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.343    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.457 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.457    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.685 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.273     4.958    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X17Y60         LUT6 (Prop_lut6_I4_O)        0.313     5.271 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.998     6.268    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[29]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y63         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[29]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.785ns (33.708%)  route 3.510ns (66.292%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X17Y53         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/Q
                         net (fo=3, routed)           1.240     2.669    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[3]
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.124     2.793 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.793    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.343 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.343    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.457 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.457    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.685 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.273     4.958    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X17Y60         LUT6 (Prop_lut6_I4_O)        0.313     5.271 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.998     6.268    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y63         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[30]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.785ns (33.708%)  route 3.510ns (66.292%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X17Y53         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/Q
                         net (fo=3, routed)           1.240     2.669    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[3]
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.124     2.793 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.793    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.343 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.343    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.457 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.457    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.685 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.273     4.958    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X17Y60         LUT6 (Prop_lut6_I4_O)        0.313     5.271 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.998     6.268    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y63         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[31]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 2.131ns (42.023%)  route 2.940ns (57.977%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y63         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/Q
                         net (fo=2, routed)           0.823     2.252    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]
    SLICE_X18Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.376 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.926 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.926    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.040 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.268 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__1/CO[2]
                         net (fo=7, routed)           0.489     3.756    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/CO[0]
    SLICE_X20Y66         LUT5 (Prop_lut5_I0_O)        0.305     4.061 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_2/O
                         net (fo=36, routed)          0.784     4.845    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp0_iter0_reg
    SLICE_X20Y65         LUT3 (Prop_lut3_I2_O)        0.354     5.199 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_1/O
                         net (fo=32, routed)          0.845     6.044    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y70         FDRE (Setup_fdre_C_R)       -0.633    10.256    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[28]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 2.131ns (42.023%)  route 2.940ns (57.977%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y63         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/Q
                         net (fo=2, routed)           0.823     2.252    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]
    SLICE_X18Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.376 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.926 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.926    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.040 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.268 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__1/CO[2]
                         net (fo=7, routed)           0.489     3.756    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/CO[0]
    SLICE_X20Y66         LUT5 (Prop_lut5_I0_O)        0.305     4.061 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_2/O
                         net (fo=36, routed)          0.784     4.845    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp0_iter0_reg
    SLICE_X20Y65         LUT3 (Prop_lut3_I2_O)        0.354     5.199 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_1/O
                         net (fo=32, routed)          0.845     6.044    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[29]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y70         FDRE (Setup_fdre_C_R)       -0.633    10.256    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[29]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 2.131ns (42.023%)  route 2.940ns (57.977%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y63         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/Q
                         net (fo=2, routed)           0.823     2.252    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]
    SLICE_X18Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.376 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.926 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.926    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.040 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.268 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__1/CO[2]
                         net (fo=7, routed)           0.489     3.756    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/CO[0]
    SLICE_X20Y66         LUT5 (Prop_lut5_I0_O)        0.305     4.061 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_2/O
                         net (fo=36, routed)          0.784     4.845    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp0_iter0_reg
    SLICE_X20Y65         LUT3 (Prop_lut3_I2_O)        0.354     5.199 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_1/O
                         net (fo=32, routed)          0.845     6.044    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y70         FDRE (Setup_fdre_C_R)       -0.633    10.256    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[30]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 2.131ns (42.023%)  route 2.940ns (57.977%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y63         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/Q
                         net (fo=2, routed)           0.823     2.252    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]
    SLICE_X18Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.376 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.926 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.926    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.040 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.268 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__1/CO[2]
                         net (fo=7, routed)           0.489     3.756    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/CO[0]
    SLICE_X20Y66         LUT5 (Prop_lut5_I0_O)        0.305     4.061 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_2/O
                         net (fo=36, routed)          0.784     4.845    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp0_iter0_reg
    SLICE_X20Y65         LUT3 (Prop_lut3_I2_O)        0.354     5.199 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_1/O
                         net (fo=32, routed)          0.845     6.044    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y70         FDRE (Setup_fdre_C_R)       -0.633    10.256    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[31]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 1.785ns (34.613%)  route 3.372ns (65.387%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X17Y53         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/Q
                         net (fo=3, routed)           1.240     2.669    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[3]
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.124     2.793 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.793    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.343 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.343    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.457 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.457    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.685 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.273     4.958    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X17Y60         LUT6 (Prop_lut6_I4_O)        0.313     5.271 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.859     6.130    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X12Y62         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X12Y62         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[24]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y62         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[24]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 1.785ns (34.613%)  route 3.372ns (65.387%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X17Y53         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/Q
                         net (fo=3, routed)           1.240     2.669    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[3]
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.124     2.793 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.793    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.343 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.343    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.457 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.457    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.685 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.273     4.958    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X17Y60         LUT6 (Prop_lut6_I4_O)        0.313     5.271 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.859     6.130    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X12Y62         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X12Y62         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[25]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y62         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[25]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  4.235    




