#ifndef __HW_CONFIG_H
#define __HW_CONFIG_H
#include "csr.h"

#define MINIMAL_GATEWARE_REVISION "2018-08-23"

/* targets capabilities */
#if defined(PCIE_SDI_HW)
#define FPGA_IDENTIFIER "PCIe SDI"
#define HAS_VCXOS
#define HAS_GS12241
#define HAS_GS12281
#define HAS_SI5324
#define HAS_GENLOCK
#elif defined(DUO2_HW)
#define FPGA_IDENTIFIER "Duo2"
#define HAS_LMH0387
#elif defined(MINI_4K_HW)
#define FPGA_IDENTIFIER "Mini 4k"
#define HAS_SI596
#endif

/* pci */
#define PCIE_FPGA_VENDOR_ID 0x10ee
#if PCIE_LANES == 4
#define PCIE_FPGA_DEVICE_ID 0x7024
#else
#define PCIE_FPGA_DEVICE_ID 0x7022
#endif

/* /!\ keep in sync with csr.h  /!\ */

/* dma */
#define DMA_IRQ_DISABLE (1<<16)
#define DMA_LAST_DISABLE (1<<17)

#define DMA_CHANNEL_COUNT SDI_CHANNELS
#define DMA_BUFFER_PER_IRQ 18
#define DMA_BUFFER_COUNT 256
#define DMA_BUFFER_SIZE (2200*4)
//#define DMA_BUFFER_ALIGNED


/* pcie dma */
#define PCIE_DMA_WRITER_ENABLE_OFFSET 0x0000
#define PCIE_DMA_WRITER_TABLE_VALUE_OFFSET 0x0004
#define PCIE_DMA_WRITER_TABLE_WE_OFFSET 0x000c
#define PCIE_DMA_WRITER_TABLE_LOOP_PROG_N_OFFSET 0x0010
#define PCIE_DMA_WRITER_TABLE_LOOP_STATUS_OFFSET 0x0014
#define PCIE_DMA_WRITER_TABLE_LEVEL_OFFSET 0x0018
#define PCIE_DMA_WRITER_TABLE_FLUSH_OFFSET 0x001c
#define PCIE_DMA_READER_ENABLE_OFFSET 0x0020
#define PCIE_DMA_READER_TABLE_VALUE_OFFSET 0x0024
#define PCIE_DMA_READER_TABLE_WE_OFFSET 0x002c
#define PCIE_DMA_READER_TABLE_LOOP_PROG_N_OFFSET 0x0030
#define PCIE_DMA_READER_TABLE_LOOP_STATUS_OFFSET 0x0034
#define PCIE_DMA_READER_TABLE_LEVEL_OFFSET 0x0038
#define PCIE_DMA_READER_TABLE_FLUSH_OFFSET 0x003c
#define PCIE_DMA_LOOPBACK_ENABLE_OFFSET 0x0040

/* sdi */
#define SDI_CORE_TX_RESET_OFFSET 0x00000
#define SDI_CORE_TX_PLLSEL_OFFSET 0x00004
#define SDI_CORE_TX_MODE_OFFSET 0x00008
#define SDI_CORE_TX_CRC_OFFSET 0x0000c
#define SDI_CORE_TX_SLEW_OFFSET 0x00010
#define SDI_CORE_TX_TXEN_OFFSET 0x00014
#define SDI_CORE_TX_CE_ERROR_OFFSET 0x00018

#define SDI_CORE_RX_RESET_OFFSET 0x0001c
#define SDI_CORE_RX_MODE_OFFSET 0x00020
#define SDI_CORE_RX_CRC_OFFSET 0x00024
#define SDI_CORE_RX_LOCKED_OFFSET 0x00028
#define SDI_CORE_RX_FAMILY_OFFSET 0x0002c
#define SDI_CORE_RX_RATE_OFFSET 0x00030
#define SDI_CORE_RX_SCAN_OFFSET 0x00034
#define SDI_CORE_RX_M_OFFSET 0x00038

#define SDI_CORE_LOOPBACK_OFFSET 0x0003c

#define SDI_CORE_CLK_FREQ_VALUE_OFFSET 0x00040
#define SDI_CORE_CLK_COUNTER_LATCH_OFFSET 0x00044
#define SDI_CORE_CLK_COUNTER_VALUE_OFFSET 0x00048

#define SDI_CORE_SD_PATTERN_ENABLE_OFFSET 0x0004c
#define SDI_CORE_SD_PATTERN_FORMAT_OFFSET 0x00050
#define SDI_CORE_SD__PATTERN_PATTERN_OFFSET 0x00054

#define SDI_CORE_HD_3G_PATTERN_ENABLE_OFFSET 0x00058
#define SDI_CORE_HD_3G_PATTERN_FORMAT_OFFSET 0x0005c
#define SDI_CORE_HD_3G_PATTERN_PATTERN_OFFSET 0x00060

#define SDI_CORE_TX_SYNC_ENABLE_OFFSET 0x00064
#define SDI_CORE_RX_SYNC_ENABLE_OFFSET 0x00068

#endif /* __HW_CONFIG_H */
