

================================================================
== Vitis HLS Report for 'parseSAOMergeFlag'
================================================================
* Date:           Sun May  7 10:30:13 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%state_2_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_2_2_read" [src/arith_dec.cpp:95]   --->   Operation 4 'read' 'state_2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read34 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3" [src/arith_dec.cpp:95]   --->   Operation 5 'read' 'p_read34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_2_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_2_1_read" [src/arith_dec.cpp:95]   --->   Operation 6 'read' 'state_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [src/arith_dec.cpp:95]   --->   Operation 7 'read' 'p_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_1_read_1 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %state_1_read" [src/arith_dec.cpp:95]   --->   Operation 8 'read' 'state_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln1543 = trunc i31 %state_1_read_1"   --->   Operation 9 'trunc' 'trunc_ln1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1543, i1 0"   --->   Operation 10 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %state_2_1_read_1" [src/utils.cpp:13]   --->   Operation 11 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp_eq  i8 %state_2_1_read_1, i8 0" [src/utils.cpp:13]   --->   Operation 12 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %state_2_2_read_1" [src/utils.cpp:14]   --->   Operation 13 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void, void %._crit_edge3" [src/utils.cpp:13]   --->   Operation 14 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%add_ln14 = add i9 %zext_ln13, i9 511" [src/utils.cpp:14]   --->   Operation 15 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i9 %add_ln14" [src/utils.cpp:14]   --->   Operation 16 'sext' 'sext_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%retVal_11 = lshr i32 %zext_ln14, i32 %sext_ln14" [src/utils.cpp:14]   --->   Operation 17 'lshr' 'retVal_11' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%retVal_12 = trunc i32 %retVal_11" [src/utils.cpp:11]   --->   Operation 18 'trunc' 'retVal_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i32 %p_read12" [src/utils.cpp:5]   --->   Operation 19 'zext' 'zext_ln5' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bStream_addr = getelementptr i8 %bStream, i64 0, i64 %zext_ln5" [src/utils.cpp:5]   --->   Operation 20 'getelementptr' 'bStream_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%retVal_13 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 21 'load' 'retVal_13' <Predicate = (icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i1 %retVal_12" [src/utils.cpp:11]   --->   Operation 22 'zext' 'zext_ln11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.91ns)   --->   "%add_ln16 = add i8 %state_2_1_read_1, i8 255" [src/utils.cpp:16]   --->   Operation 23 'add' 'add_ln16' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%br_ln17 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i" [src/utils.cpp:17]   --->   Operation 24 'br' 'br_ln17' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%retVal_13 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 25 'load' 'retVal_13' <Predicate = (icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%add_ln6 = add i32 %p_read12, i32 1" [src/utils.cpp:6]   --->   Operation 26 'add' 'add_ln6' <Predicate = (icmp_ln13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_13, i32 7" [src/utils.cpp:42]   --->   Operation 27 'bitselect' 'tmp' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i1 %tmp" [src/utils.cpp:42]   --->   Operation 28 'zext' 'zext_ln42' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%retVal = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln42" [src/utils.cpp:42]   --->   Operation 29 'bitconcatenate' 'retVal' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln46 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i" [src/utils.cpp:46]   --->   Operation 30 'br' 'br_ln46' <Predicate = (icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i31.i32.i32, i31 %state_1_read_1, i32 8, i32 30"   --->   Operation 31 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.44>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_write_assign = phi i8 7, void %._crit_edge3, i8 %add_ln16, void" [src/utils.cpp:16]   --->   Operation 32 'phi' 'state_bstate_n_bits_held_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%phi_ln49 = phi i8 %retVal_13, void %._crit_edge3, i8 %p_read34, void"   --->   Operation 33 'phi' 'phi_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%state_2_0_0 = phi i32 %add_ln6, void %._crit_edge3, i32 %p_read12, void" [src/utils.cpp:6]   --->   Operation 34 'phi' 'state_2_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%val = phi i9 %retVal, void %._crit_edge3, i9 %zext_ln11, void"   --->   Operation 35 'phi' 'val' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln1543 = or i9 %shl_ln, i9 %val"   --->   Operation 36 'or' 'or_ln1543' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %tmp_s, i9 %or_ln1543"   --->   Operation 37 'bitconcatenate' 'ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%baeState_0_constprop_load = load i32 %baeState_0_constprop"   --->   Operation 38 'load' 'baeState_0_constprop_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln1076 = icmp_ult  i32 %ret, i32 %baeState_0_constprop_load"   --->   Operation 39 'icmp' 'icmp_ln1076' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (2.55ns)   --->   "%sub_ln229 = sub i32 %ret, i32 %baeState_0_constprop_load"   --->   Operation 40 'sub' 'sub_ln229' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.69ns)   --->   "%ret_6 = select i1 %icmp_ln1076, i32 %ret, i32 %sub_ln229" [src/arith_dec.cpp:76]   --->   Operation 41 'select' 'ret_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.97ns)   --->   "%xor_ln44 = xor i1 %icmp_ln1076, i1 1" [src/deBin.cpp:44]   --->   Operation 42 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i1 %xor_ln44" [src/arith_dec.cpp:95]   --->   Operation 43 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i112 <undef>, i32 %state_2_0_0" [src/deBin.cpp:49]   --->   Operation 44 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i112 %mrv_s, i32 %zext_ln95" [src/deBin.cpp:49]   --->   Operation 45 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i112 %mrv_1, i32 %ret_6" [src/deBin.cpp:49]   --->   Operation 46 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i112 %mrv_2, i8 %state_bstate_n_bits_held_write_assign" [src/deBin.cpp:49]   --->   Operation 47 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i112 %mrv_3, i8 %phi_ln49" [src/deBin.cpp:49]   --->   Operation 48 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln49 = ret i112 %mrv_4" [src/deBin.cpp:49]   --->   Operation 49 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_2_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_2_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ baeState_0_constprop]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_2_2_read_1                      (read          ) [ 0000]
p_read34                              (read          ) [ 0011]
state_2_1_read_1                      (read          ) [ 0010]
p_read12                              (read          ) [ 0011]
state_1_read_1                        (read          ) [ 0010]
trunc_ln1543                          (trunc         ) [ 0000]
shl_ln                                (bitconcatenate) [ 0011]
zext_ln13                             (zext          ) [ 0000]
icmp_ln13                             (icmp          ) [ 0110]
zext_ln14                             (zext          ) [ 0000]
br_ln13                               (br            ) [ 0000]
add_ln14                              (add           ) [ 0000]
sext_ln14                             (sext          ) [ 0000]
retVal_11                             (lshr          ) [ 0000]
retVal_12                             (trunc         ) [ 0010]
zext_ln5                              (zext          ) [ 0000]
bStream_addr                          (getelementptr ) [ 0010]
zext_ln11                             (zext          ) [ 0011]
add_ln16                              (add           ) [ 0011]
br_ln17                               (br            ) [ 0011]
retVal_13                             (load          ) [ 0011]
add_ln6                               (add           ) [ 0011]
tmp                                   (bitselect     ) [ 0000]
zext_ln42                             (zext          ) [ 0000]
retVal                                (bitconcatenate) [ 0011]
br_ln46                               (br            ) [ 0011]
tmp_s                                 (partselect    ) [ 0001]
state_bstate_n_bits_held_write_assign (phi           ) [ 0001]
phi_ln49                              (phi           ) [ 0001]
state_2_0_0                           (phi           ) [ 0001]
val                                   (phi           ) [ 0001]
or_ln1543                             (or            ) [ 0000]
ret                                   (bitconcatenate) [ 0000]
baeState_0_constprop_load             (load          ) [ 0000]
icmp_ln1076                           (icmp          ) [ 0000]
sub_ln229                             (sub           ) [ 0000]
ret_6                                 (select        ) [ 0000]
xor_ln44                              (xor           ) [ 0000]
zext_ln95                             (zext          ) [ 0000]
mrv_s                                 (insertvalue   ) [ 0000]
mrv_1                                 (insertvalue   ) [ 0000]
mrv_2                                 (insertvalue   ) [ 0000]
mrv_3                                 (insertvalue   ) [ 0000]
mrv_4                                 (insertvalue   ) [ 0000]
ret_ln49                              (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_1_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_2_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_2_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="state_2_2_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_2_2_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bStream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bStream"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="baeState_0_constprop">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="baeState_0_constprop"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i23.i9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="state_2_2_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_2_2_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read34_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read34/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="state_2_1_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_2_1_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read12_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read12/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="state_1_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="31" slack="0"/>
<pin id="80" dir="0" index="1" bw="31" slack="0"/>
<pin id="81" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_1_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="bStream_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bStream_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="retVal_13/1 "/>
</bind>
</comp>

<comp id="97" class="1005" name="state_bstate_n_bits_held_write_assign_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="1"/>
<pin id="99" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_bstate_n_bits_held_write_assign (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="state_bstate_n_bits_held_write_assign_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="8" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_bstate_n_bits_held_write_assign/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="phi_ln49_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="110" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln49 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="phi_ln49_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="8" slack="2"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln49/3 "/>
</bind>
</comp>

<comp id="117" class="1005" name="state_2_0_0_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="119" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_2_0_0 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="state_2_0_0_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="32" slack="2"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_2_0_0/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="val_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="128" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="val (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="val_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln1543_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="31" slack="0"/>
<pin id="137" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1543/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="shl_ln_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln13_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln13_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln14_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln14_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln14_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="retVal_11_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="9" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="retVal_11/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="retVal_12_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="retVal_12/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln5_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln11_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln16_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln6_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln42_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="retVal_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="retVal/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="23" slack="0"/>
<pin id="221" dir="0" index="1" bw="31" slack="1"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="0" index="3" bw="6" slack="0"/>
<pin id="224" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="or_ln1543_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="2"/>
<pin id="230" dir="0" index="1" bw="9" slack="0"/>
<pin id="231" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1543/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="ret_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="23" slack="1"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="baeState_0_constprop_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="baeState_0_constprop_load/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln1076_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1076/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sub_ln229_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="ret_6_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_6/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xor_ln44_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln95_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mrv_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="112" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="mrv_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="112" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="mrv_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="112" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mrv_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="112" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="mrv_4_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="112" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="112" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="p_read34_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="2"/>
<pin id="306" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read34 "/>
</bind>
</comp>

<comp id="309" class="1005" name="state_2_1_read_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_2_1_read_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="p_read12_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read12 "/>
</bind>
</comp>

<comp id="320" class="1005" name="state_1_read_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="31" slack="1"/>
<pin id="322" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="state_1_read_1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="shl_ln_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="2"/>
<pin id="327" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="330" class="1005" name="icmp_ln13_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="334" class="1005" name="retVal_12_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="retVal_12 "/>
</bind>
</comp>

<comp id="339" class="1005" name="bStream_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="1"/>
<pin id="341" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bStream_addr "/>
</bind>
</comp>

<comp id="344" class="1005" name="zext_ln11_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="1"/>
<pin id="346" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="349" class="1005" name="add_ln16_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="1"/>
<pin id="351" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="354" class="1005" name="retVal_13_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="1"/>
<pin id="356" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="retVal_13 "/>
</bind>
</comp>

<comp id="359" class="1005" name="add_ln6_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln6 "/>
</bind>
</comp>

<comp id="364" class="1005" name="retVal_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="1"/>
<pin id="366" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="retVal "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_s_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="23" slack="1"/>
<pin id="371" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="138"><net_src comp="78" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="66" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="66" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="54" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="147" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="157" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="72" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="91" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="232"><net_src comp="129" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="233" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="233" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="240" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="244" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="233" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="250" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="244" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="50" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="120" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="270" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="256" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="101" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="111" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="60" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="312"><net_src comp="66" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="317"><net_src comp="72" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="323"><net_src comp="78" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="328"><net_src comp="139" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="333"><net_src comp="151" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="177" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="342"><net_src comp="84" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="347"><net_src comp="186" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="352"><net_src comp="189" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="357"><net_src comp="91" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="362"><net_src comp="194" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="367"><net_src comp="211" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="372"><net_src comp="219" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="233" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: parseSAOMergeFlag : state_1_read | {1 }
	Port: parseSAOMergeFlag : p_read1 | {1 }
	Port: parseSAOMergeFlag : state_2_1_read | {1 }
	Port: parseSAOMergeFlag : p_read3 | {1 }
	Port: parseSAOMergeFlag : state_2_2_read | {1 }
	Port: parseSAOMergeFlag : bStream | {1 2 }
	Port: parseSAOMergeFlag : baeState_0_constprop | {3 }
  - Chain level:
	State 1
		shl_ln : 1
		br_ln13 : 1
		add_ln14 : 1
		sext_ln14 : 2
		retVal_11 : 3
		retVal_12 : 4
		bStream_addr : 1
		retVal_13 : 2
	State 2
		tmp : 1
		zext_ln42 : 2
		retVal : 3
	State 3
		or_ln1543 : 1
		ret : 1
		icmp_ln1076 : 2
		sub_ln229 : 2
		ret_6 : 3
		xor_ln44 : 3
		zext_ln95 : 3
		mrv_s : 1
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		ret_ln49 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln14_fu_161       |    0    |    15   |
|    add   |       add_ln16_fu_189       |    0    |    15   |
|          |        add_ln6_fu_194       |    0    |    39   |
|----------|-----------------------------|---------|---------|
|    sub   |       sub_ln229_fu_250      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|  select  |         ret_6_fu_256        |    0    |    32   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln13_fu_151      |    0    |    11   |
|          |      icmp_ln1076_fu_244     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|   lshr   |       retVal_11_fu_171      |    0    |    19   |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln1543_fu_228      |    0    |    9    |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln44_fu_264       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          | state_2_2_read_1_read_fu_54 |    0    |    0    |
|          |     p_read34_read_fu_60     |    0    |    0    |
|   read   | state_2_1_read_1_read_fu_66 |    0    |    0    |
|          |     p_read12_read_fu_72     |    0    |    0    |
|          |  state_1_read_1_read_fu_78  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |     trunc_ln1543_fu_135     |    0    |    0    |
|          |       retVal_12_fu_177      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        shl_ln_fu_139        |    0    |    0    |
|bitconcatenate|        retVal_fu_211        |    0    |    0    |
|          |          ret_fu_233         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln13_fu_147      |    0    |    0    |
|          |       zext_ln14_fu_157      |    0    |    0    |
|   zext   |       zext_ln5_fu_181       |    0    |    0    |
|          |       zext_ln11_fu_186      |    0    |    0    |
|          |       zext_ln42_fu_207      |    0    |    0    |
|          |       zext_ln95_fu_270      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln14_fu_167      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|          tmp_fu_199         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|         tmp_s_fu_219        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         mrv_s_fu_274        |    0    |    0    |
|          |         mrv_1_fu_280        |    0    |    0    |
|insertvalue|         mrv_2_fu_286        |    0    |    0    |
|          |         mrv_3_fu_292        |    0    |    0    |
|          |         mrv_4_fu_298        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   199   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------+--------+
|                                            |   FF   |
+--------------------------------------------+--------+
|              add_ln16_reg_349              |    8   |
|               add_ln6_reg_359              |   32   |
|            bStream_addr_reg_339            |    3   |
|              icmp_ln13_reg_330             |    1   |
|              p_read12_reg_314              |   32   |
|              p_read34_reg_304              |    8   |
|              phi_ln49_reg_108              |    8   |
|              retVal_12_reg_334             |    1   |
|              retVal_13_reg_354             |    8   |
|               retVal_reg_364               |    9   |
|               shl_ln_reg_325               |    9   |
|           state_1_read_1_reg_320           |   31   |
|             state_2_0_0_reg_117            |   32   |
|          state_2_1_read_1_reg_309          |    8   |
|state_bstate_n_bits_held_write_assign_reg_97|    8   |
|                tmp_s_reg_369               |   23   |
|                 val_reg_126                |    9   |
|              zext_ln11_reg_344             |    9   |
+--------------------------------------------+--------+
|                    Total                   |   239  |
+--------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    6   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   199  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   239  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   239  |   208  |
+-----------+--------+--------+--------+
