static void T_1 F_1 ( void )\r\n{\r\nT_2 V_1 ;\r\nF_2 ( NULL , 0 ) ;\r\nF_3 ( 12000000 ) ;\r\nF_4 ( V_2 , F_5 ( V_2 ) ) ;\r\nF_6 ( V_3 , V_4 ) ;\r\nV_1 = F_7 ( V_5 ) ;\r\nV_1 &= ~ V_6 ;\r\nV_1 |= V_7 ;\r\nF_8 ( V_1 , V_5 ) ;\r\nV_1 = F_7 ( V_8 ) ;\r\nV_1 &= ~ V_9 ;\r\nF_8 ( V_1 , V_8 ) ;\r\n}\r\nstatic int T_1 F_9 ( char * V_10 )\r\n{\r\nif ( V_10 )\r\nF_10 ( V_11 , V_10 ,\r\nsizeof( V_11 ) ) ;\r\nreturn 1 ;\r\n}\r\nstatic void F_11 (\r\nstruct V_12 * V_13 ,\r\nconst char * V_14 )\r\n{\r\nconst char * V_15 = V_14 ;\r\nV_13 -> V_16 = 0 ;\r\nV_13 -> V_17 = 0 ;\r\nwhile ( * V_15 ) {\r\nchar V_18 = * V_15 ++ ;\r\nswitch ( V_18 ) {\r\ncase '0' ... '9' :\r\nif ( V_13 -> V_16 & V_19 ) {\r\nF_12 ( V_20 L_1\r\nL_2 , V_18 ) ;\r\n} else {\r\nint V_21 = V_18 - '0' ;\r\nif ( V_21 >= F_5 ( V_22 ) )\r\nF_12 ( V_20 L_3\r\nL_4 , V_18 ) ;\r\nelse {\r\nV_13 -> V_17 = V_21 ;\r\n}\r\n}\r\nV_13 -> V_16 |= V_19 ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic void T_1 F_13 ( void )\r\n{\r\nT_2 V_23 ;\r\nstruct V_12 V_13 = { 0 } ;\r\nF_12 ( V_20 L_5 ,\r\nV_11 ) ;\r\nF_11 ( & V_13 , V_11 ) ;\r\nF_12 ( V_20 L_6 ,\r\nV_22 [ V_13 . V_17 ] . V_24 [ 0 ] -> V_25 ,\r\nV_22 [ V_13 . V_17 ] . V_24 [ 0 ] -> V_26 ) ;\r\nF_14 ( & V_22 [ V_13 . V_17 ] ) ;\r\nF_15 ( & V_27 ) ;\r\nF_16 ( NULL ) ;\r\nV_23 = F_7 ( V_28 ) &\r\n~ ( V_29 << V_30 ) ;\r\nV_23 |= ( ( 1 << V_31 ) |\r\n( 1 << V_32 ) |\r\n( 1 << V_33 ) ) <<\r\nV_30 ;\r\nF_8 ( V_23 , V_28 ) ;\r\nF_8 ( ( 0 << V_34 ) |\r\n( 6 << V_35 ) |\r\n( 4 << V_36 ) |\r\n( 1 << V_37 ) |\r\n( 13 << V_38 ) |\r\n( 4 << V_39 ) |\r\n( 0 << V_40 ) , V_41 ) ;\r\nF_17 ( F_18 ( 15 ) , L_7 ) ;\r\nF_19 ( V_42 , F_5 ( V_42 ) ) ;\r\n}
