<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1746401.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1746401.v</a>
defines: 
time_elapsed: 1.632s
ram usage: 38428 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpf9bjtw6h/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1746401.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1746401.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1746401.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1746401.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1746401.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1746401.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1746401.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1746401.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpf9bjtw6h/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpf9bjtw6h/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpf9bjtw6h/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1746401.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1746401.v</a>, line:1, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_always: , line:6
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:6
       |vpiCondition:
       \_operation: , line:6
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:6
           |vpiName:clk
           |vpiFullName:work@test.clk
       |vpiStmt:
       \_assignment: , line:7
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (sign), line:7
           |vpiName:sign
           |vpiFullName:work@test.sign
         |vpiRhs:
         \_bit_select: (array), line:7
           |vpiName:array
           |vpiFullName:work@test.array
           |vpiIndex:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:9
       |vpiFullName:work@test
       |vpiStmt:
       \_assignment: , line:10
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (array), line:10
           |vpiName:array
           |vpiFullName:work@test.array
           |vpiIndex:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiRhs:
         \_constant: , line:10
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_assignment: , line:11
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (array), line:11
           |vpiName:array
           |vpiFullName:work@test.array
           |vpiIndex:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiRhs:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
       |vpiStmt:
       \_delay_control: , line:13
         |#1
         |vpiStmt:
         \_assignment: , line:13
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (clk), line:13
             |vpiName:clk
             |vpiFullName:work@test.clk
           |vpiRhs:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:15
         |#1
         |vpiStmt:
         \_if_stmt: , line:15
           |vpiCondition:
           \_operation: , line:15
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (sign), line:15
               |vpiName:sign
               |vpiFullName:work@test.sign
             |vpiOperand:
             \_constant: , line:15
               |vpiConstType:3
               |vpiDecompile:&#39;b1
               |vpiSize:1
               |BIN:1
           |vpiStmt:
           \_begin: , line:15
             |vpiFullName:work@test
             |vpiStmt:
             \_sys_func_call: ($display), line:16
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:16
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED -- array[1][1] = %b, sign=%b&#34;
                 |vpiSize:37
                 |STRING:&#34;FAILED -- array[1][1] = %b, sign=%b&#34;
               |vpiArgument:
               \_bit_select: (array), line:16
                 |vpiName:array
                 |vpiIndex:
                 \_constant: , line:16
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
               |vpiArgument:
               \_ref_obj: (sign), line:16
                 |vpiName:sign
             |vpiStmt:
             \_sys_func_call: ($finish), line:17
               |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:20
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:20
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (array), line:2
     |vpiName:array
     |vpiFullName:work@test.array
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (sign), line:3
     |vpiName:sign
     |vpiFullName:work@test.sign
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:4
     |vpiName:clk
     |vpiFullName:work@test.clk
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1746401.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1746401.v</a>, line:1
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (sign), line:3, parent:work@test
     |vpiName:sign
     |vpiFullName:work@test.sign
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:4, parent:work@test
     |vpiName:clk
     |vpiFullName:work@test.clk
     |vpiNetType:48
   |vpiArrayNet:
   \_array_net: (array), line:2, parent:work@test
     |vpiName:array
     |vpiFullName:work@test.array
     |vpiSize:2
     |vpiNet:
     \_logic_net: , parent:array
       |vpiFullName:work@test.array
       |vpiNetType:48
       |vpiRange:
       \_range: , line:2
         |vpiLeftRange:
         \_constant: , line:2
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:2
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:2
       |vpiLeftRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \sign of type 36
Object: \clk of type 36
Object: \array of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 3
Object: \sign of type 608
Object: \array of type 106
Object:  of type 7
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \array of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 3
Object: \array of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>