// Seed: 2872747412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    module_0,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_13 = id_3 - 1 - 1;
  wire id_19;
  always_latch @(posedge id_15 or id_2 == 1) begin
    id_14 = 1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1
);
  assign id_3 = "";
  wire id_4;
  module_0(
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  tri id_5 = 1;
  id_6(
      .id_0(1), .id_1(1), .id_2((1))
  );
endmodule
