all messages logged in file hdlparser.log
Analyzing VHDL file C:/lscc/diamond/3.5/ispfpga/vhdl_packages/standard.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/standard.vhd(9): analyzing package standard (VHDL-1014)
Analyzing VHDL file C:/lscc/diamond/3.5/ispfpga/vhdl_packages/std_1164.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/std_1164.vhd(15): analyzing package std_logic_1164 (VHDL-1014)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/std_1164.vhd(178): analyzing package body std_logic_1164 (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.5/ispfpga/vhdl_packages/mgc_qsim.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/mgc_qsim.vhd(18): analyzing package qsim_logic (VHDL-1014)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/mgc_qsim.vhd(753): analyzing package body qsim_logic (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.5/ispfpga/vhdl_packages/numeric_bit.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/numeric_bit.vhd(54): analyzing package numeric_bit (VHDL-1014)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/numeric_bit.vhd(834): analyzing package body numeric_bit (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.5/ispfpga/vhdl_packages/numeric_std.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/numeric_std.vhd(57): analyzing package numeric_std (VHDL-1014)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/numeric_std.vhd(874): analyzing package body numeric_std (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.5/ispfpga/vhdl_packages/textio.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/textio.vhd(13): analyzing package textio (VHDL-1014)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/textio.vhd(114): analyzing package body textio (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.5/ispfpga/vhdl_packages/std_logic_textio.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/std_logic_textio.vhd(26): analyzing package std_logic_textio (VHDL-1014)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/std_logic_textio.vhd(72): analyzing package body std_logic_textio (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.5/ispfpga/vhdl_packages/syn_attr.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/syn_attr.vhd(39): analyzing package attributes (VHDL-1014)
Analyzing VHDL file C:/lscc/diamond/3.5/ispfpga/vhdl_packages/syn_misc.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/syn_misc.vhd(30): analyzing package std_logic_misc (VHDL-1014)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/syn_misc.vhd(182): analyzing package body std_logic_misc (VHDL-1013)
INFO: ./.__tmp_vxr_0_(56): analyzing package math_real (VHDL-1014)
INFO: ./.__tmp_vxr_0_(685): analyzing package body math_real (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.5/ispfpga/vhdl_packages/mixed_lang_vltype.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): analyzing package vl_types (VHDL-1014)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): analyzing package body vl_types (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.5/ispfpga/vhdl_packages/syn_arit.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/syn_arit.vhd(25): analyzing package std_logic_arith (VHDL-1014)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/syn_arit.vhd(206): analyzing package body std_logic_arith (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.5/ispfpga/vhdl_packages/syn_sign.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/syn_sign.vhd(35): analyzing package std_logic_signed (VHDL-1014)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/syn_sign.vhd(96): analyzing package body std_logic_signed (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.5/ispfpga/vhdl_packages/syn_unsi.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/syn_unsi.vhd(35): analyzing package std_logic_unsigned (VHDL-1014)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/syn_unsi.vhd(94): analyzing package body std_logic_unsigned (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.5/ispfpga/vhdl_packages/synattr.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.5/ispfpga/vhdl_packages/synattr.vhd(50): analyzing package attributes (VHDL-1014)
Analyzing VHDL file C:/lscc/diamond/3.5/cae_library/synthesis/vhdl/ecp5u.vhd (VHDL-1481)
Analyzing VHDL file C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/hyperram.vhd (VHDL-1481)
INFO: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/hyperram.vhd(10): analyzing entity hram_interface_dbg (VHDL-1012)
INFO: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/hyperram.vhd(55): analyzing architecture arc (VHDL-1010)
Analyzing VHDL file C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/hyperram_tb.vhd (VHDL-1481)
INFO: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/hyperram_tb.vhd(4): analyzing entity hyperram_tb (VHDL-1012)
INFO: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/hyperram_tb.vhd(7): analyzing architecture arc (VHDL-1010)
Analyzing VHDL file C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/clk_div_2.vhd (VHDL-1481)
INFO: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/clk_div_2.vhd(8): analyzing entity clk_div_2 (VHDL-1012)
INFO: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/clk_div_2.vhd(18): analyzing architecture arc (VHDL-1010)
Analyzing VHDL file C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/hyperram_clean.vhd (VHDL-1481)
INFO: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/hyperram_clean.vhd(10): analyzing entity hram_interface (VHDL-1012)
INFO: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/hyperram_clean.vhd(42): analyzing architecture arc (VHDL-1010)
