$comment
	File created using the following command:
		vcd file aula7.msim.vcd -direction
$end
$date
	Sun Oct  1 14:02:28 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 MEM_Addr [8] $end
$var wire 1 1 MEM_Addr [7] $end
$var wire 1 2 MEM_Addr [6] $end
$var wire 1 3 MEM_Addr [5] $end
$var wire 1 4 MEM_Addr [4] $end
$var wire 1 5 MEM_Addr [3] $end
$var wire 1 6 MEM_Addr [2] $end
$var wire 1 7 MEM_Addr [1] $end
$var wire 1 8 MEM_Addr [0] $end
$var wire 1 9 MEM_Data [7] $end
$var wire 1 : MEM_Data [6] $end
$var wire 1 ; MEM_Data [5] $end
$var wire 1 < MEM_Data [4] $end
$var wire 1 = MEM_Data [3] $end
$var wire 1 > MEM_Data [2] $end
$var wire 1 ? MEM_Data [1] $end
$var wire 1 @ MEM_Data [0] $end
$var wire 1 A PC_OUT [8] $end
$var wire 1 B PC_OUT [7] $end
$var wire 1 C PC_OUT [6] $end
$var wire 1 D PC_OUT [5] $end
$var wire 1 E PC_OUT [4] $end
$var wire 1 F PC_OUT [3] $end
$var wire 1 G PC_OUT [2] $end
$var wire 1 H PC_OUT [1] $end
$var wire 1 I PC_OUT [0] $end

$scope module i1 $end
$var wire 1 J gnd $end
$var wire 1 K vcc $end
$var wire 1 L unknown $end
$var wire 1 M devoe $end
$var wire 1 N devclrn $end
$var wire 1 O devpor $end
$var wire 1 P ww_devoe $end
$var wire 1 Q ww_devclrn $end
$var wire 1 R ww_devpor $end
$var wire 1 S ww_CLOCK_50 $end
$var wire 1 T ww_KEY [3] $end
$var wire 1 U ww_KEY [2] $end
$var wire 1 V ww_KEY [1] $end
$var wire 1 W ww_KEY [0] $end
$var wire 1 X ww_LEDR [9] $end
$var wire 1 Y ww_LEDR [8] $end
$var wire 1 Z ww_LEDR [7] $end
$var wire 1 [ ww_LEDR [6] $end
$var wire 1 \ ww_LEDR [5] $end
$var wire 1 ] ww_LEDR [4] $end
$var wire 1 ^ ww_LEDR [3] $end
$var wire 1 _ ww_LEDR [2] $end
$var wire 1 ` ww_LEDR [1] $end
$var wire 1 a ww_LEDR [0] $end
$var wire 1 b ww_PC_OUT [8] $end
$var wire 1 c ww_PC_OUT [7] $end
$var wire 1 d ww_PC_OUT [6] $end
$var wire 1 e ww_PC_OUT [5] $end
$var wire 1 f ww_PC_OUT [4] $end
$var wire 1 g ww_PC_OUT [3] $end
$var wire 1 h ww_PC_OUT [2] $end
$var wire 1 i ww_PC_OUT [1] $end
$var wire 1 j ww_PC_OUT [0] $end
$var wire 1 k ww_MEM_Addr [8] $end
$var wire 1 l ww_MEM_Addr [7] $end
$var wire 1 m ww_MEM_Addr [6] $end
$var wire 1 n ww_MEM_Addr [5] $end
$var wire 1 o ww_MEM_Addr [4] $end
$var wire 1 p ww_MEM_Addr [3] $end
$var wire 1 q ww_MEM_Addr [2] $end
$var wire 1 r ww_MEM_Addr [1] $end
$var wire 1 s ww_MEM_Addr [0] $end
$var wire 1 t ww_MEM_Data [7] $end
$var wire 1 u ww_MEM_Data [6] $end
$var wire 1 v ww_MEM_Data [5] $end
$var wire 1 w ww_MEM_Data [4] $end
$var wire 1 x ww_MEM_Data [3] $end
$var wire 1 y ww_MEM_Data [2] $end
$var wire 1 z ww_MEM_Data [1] $end
$var wire 1 { ww_MEM_Data [0] $end
$var wire 1 | \KEY[1]~input_o\ $end
$var wire 1 } \KEY[2]~input_o\ $end
$var wire 1 ~ \KEY[3]~input_o\ $end
$var wire 1 !! \LEDR[0]~output_o\ $end
$var wire 1 "! \LEDR[1]~output_o\ $end
$var wire 1 #! \LEDR[2]~output_o\ $end
$var wire 1 $! \LEDR[3]~output_o\ $end
$var wire 1 %! \LEDR[4]~output_o\ $end
$var wire 1 &! \LEDR[5]~output_o\ $end
$var wire 1 '! \LEDR[6]~output_o\ $end
$var wire 1 (! \LEDR[7]~output_o\ $end
$var wire 1 )! \LEDR[8]~output_o\ $end
$var wire 1 *! \LEDR[9]~output_o\ $end
$var wire 1 +! \PC_OUT[0]~output_o\ $end
$var wire 1 ,! \PC_OUT[1]~output_o\ $end
$var wire 1 -! \PC_OUT[2]~output_o\ $end
$var wire 1 .! \PC_OUT[3]~output_o\ $end
$var wire 1 /! \PC_OUT[4]~output_o\ $end
$var wire 1 0! \PC_OUT[5]~output_o\ $end
$var wire 1 1! \PC_OUT[6]~output_o\ $end
$var wire 1 2! \PC_OUT[7]~output_o\ $end
$var wire 1 3! \PC_OUT[8]~output_o\ $end
$var wire 1 4! \MEM_Addr[0]~output_o\ $end
$var wire 1 5! \MEM_Addr[1]~output_o\ $end
$var wire 1 6! \MEM_Addr[2]~output_o\ $end
$var wire 1 7! \MEM_Addr[3]~output_o\ $end
$var wire 1 8! \MEM_Addr[4]~output_o\ $end
$var wire 1 9! \MEM_Addr[5]~output_o\ $end
$var wire 1 :! \MEM_Addr[6]~output_o\ $end
$var wire 1 ;! \MEM_Addr[7]~output_o\ $end
$var wire 1 <! \MEM_Addr[8]~output_o\ $end
$var wire 1 =! \MEM_Data[0]~output_o\ $end
$var wire 1 >! \MEM_Data[1]~output_o\ $end
$var wire 1 ?! \MEM_Data[2]~output_o\ $end
$var wire 1 @! \MEM_Data[3]~output_o\ $end
$var wire 1 A! \MEM_Data[4]~output_o\ $end
$var wire 1 B! \MEM_Data[5]~output_o\ $end
$var wire 1 C! \MEM_Data[6]~output_o\ $end
$var wire 1 D! \MEM_Data[7]~output_o\ $end
$var wire 1 E! \KEY[0]~input_o\ $end
$var wire 1 F! \CLOCK_50~input_o\ $end
$var wire 1 G! \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 H! \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 I! \gravar:detectorSub0|saida~combout\ $end
$var wire 1 J! \CPU|incrementa_PC|Add0~1_sumout\ $end
$var wire 1 K! \ROM1|memROM~0_combout\ $end
$var wire 1 L! \ROM1|memROM~2_combout\ $end
$var wire 1 M! \ROM1|memROM~2_wirecell_combout\ $end
$var wire 1 N! \ROM1|memROM~9_combout\ $end
$var wire 1 O! \ROM1|memROM~10_combout\ $end
$var wire 1 P! \ROM1|memROM~11_combout\ $end
$var wire 1 Q! \CPU|Dec_Instruction|Equal10~0_combout\ $end
$var wire 1 R! \CPU|incrementa_PC|Add0~2\ $end
$var wire 1 S! \CPU|incrementa_PC|Add0~5_sumout\ $end
$var wire 1 T! \ROM1|memROM~3_combout\ $end
$var wire 1 U! \ROM1|memROM~4_combout\ $end
$var wire 1 V! \CPU|incrementa_PC|Add0~6\ $end
$var wire 1 W! \CPU|incrementa_PC|Add0~9_sumout\ $end
$var wire 1 X! \ROM1|memROM~5_combout\ $end
$var wire 1 Y! \CPU|incrementa_PC|Add0~10\ $end
$var wire 1 Z! \CPU|incrementa_PC|Add0~13_sumout\ $end
$var wire 1 [! \ROM1|memROM~6_combout\ $end
$var wire 1 \! \CPU|incrementa_PC|Add0~14\ $end
$var wire 1 ]! \CPU|incrementa_PC|Add0~17_sumout\ $end
$var wire 1 ^! \CPU|incrementa_PC|Add0~18\ $end
$var wire 1 _! \CPU|incrementa_PC|Add0~21_sumout\ $end
$var wire 1 `! \ROM1|memROM~7_combout\ $end
$var wire 1 a! \CPU|incrementa_PC|Add0~22\ $end
$var wire 1 b! \CPU|incrementa_PC|Add0~25_sumout\ $end
$var wire 1 c! \CPU|incrementa_PC|Add0~26\ $end
$var wire 1 d! \CPU|incrementa_PC|Add0~29_sumout\ $end
$var wire 1 e! \ROM1|memROM~1_combout\ $end
$var wire 1 f! \CPU|Dec_Instruction|sinais_controle[6]~0_combout\ $end
$var wire 1 g! \CPU|Dec_Instruction|Equal10~1_combout\ $end
$var wire 1 h! \RAM1|ram~555_combout\ $end
$var wire 1 i! \RAM1|ram~23_q\ $end
$var wire 1 j! \RAM1|ram~556_combout\ $end
$var wire 1 k! \RAM1|ram~554_combout\ $end
$var wire 1 l! \RAM1|ram~15_q\ $end
$var wire 1 m! \RAM1|ram~553_combout\ $end
$var wire 1 n! \RAM1|ram~550_combout\ $end
$var wire 1 o! \RAM1|ram~552_combout\ $end
$var wire 1 p! \RAM1|ram~542_combout\ $end
$var wire 1 q! \CPU|ULA|Add0~34_cout\ $end
$var wire 1 r! \CPU|ULA|Add0~1_sumout\ $end
$var wire 1 s! \RAM1|ram~551_combout\ $end
$var wire 1 t! \RAM1|ram~527_combout\ $end
$var wire 1 u! \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 v! \CPU|Dec_Instruction|sinais_controle[4]~1_combout\ $end
$var wire 1 w! \CPU|Dec_Instruction|sinais_controle~2_combout\ $end
$var wire 1 x! \DECODER1|enableLedVector~1_combout\ $end
$var wire 1 y! \RAM1|ram~24_q\ $end
$var wire 1 z! \RAM1|ram~584_combout\ $end
$var wire 1 {! \RAM1|ram~16_q\ $end
$var wire 1 |! \RAM1|ram~528_combout\ $end
$var wire 1 }! \RAM1|ram~529_combout\ $end
$var wire 1 ~! \RAM1|ram~543_combout\ $end
$var wire 1 !" \CPU|ULA|Add0~2\ $end
$var wire 1 "" \CPU|ULA|Add0~5_sumout\ $end
$var wire 1 #" \CPU|Mux_EntradaB_ULA|saida_MUX[1]~1_combout\ $end
$var wire 1 $" \RAM1|ram~25_q\ $end
$var wire 1 %" \RAM1|ram~530_combout\ $end
$var wire 1 &" \RAM1|ram~17_q\ $end
$var wire 1 '" \RAM1|ram~531_combout\ $end
$var wire 1 (" \RAM1|ram~580_combout\ $end
$var wire 1 )" \RAM1|ram~544_combout\ $end
$var wire 1 *" \CPU|ULA|Add0~6\ $end
$var wire 1 +" \CPU|ULA|Add0~9_sumout\ $end
$var wire 1 ," \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout\ $end
$var wire 1 -" \RAM1|ram~26_q\ $end
$var wire 1 ." \RAM1|ram~532_combout\ $end
$var wire 1 /" \RAM1|ram~18_q\ $end
$var wire 1 0" \RAM1|ram~533_combout\ $end
$var wire 1 1" \RAM1|ram~576_combout\ $end
$var wire 1 2" \RAM1|ram~545_combout\ $end
$var wire 1 3" \CPU|ULA|Add0~10\ $end
$var wire 1 4" \CPU|ULA|Add0~13_sumout\ $end
$var wire 1 5" \CPU|Mux_EntradaB_ULA|saida_MUX[3]~3_combout\ $end
$var wire 1 6" \RAM1|ram~27_q\ $end
$var wire 1 7" \RAM1|ram~534_combout\ $end
$var wire 1 8" \RAM1|ram~19_q\ $end
$var wire 1 9" \RAM1|ram~535_combout\ $end
$var wire 1 :" \RAM1|ram~572_combout\ $end
$var wire 1 ;" \RAM1|ram~546_combout\ $end
$var wire 1 <" \CPU|ULA|Add0~14\ $end
$var wire 1 =" \CPU|ULA|Add0~17_sumout\ $end
$var wire 1 >" \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout\ $end
$var wire 1 ?" \RAM1|ram~28_q\ $end
$var wire 1 @" \RAM1|ram~536_combout\ $end
$var wire 1 A" \RAM1|ram~20_q\ $end
$var wire 1 B" \RAM1|ram~537_combout\ $end
$var wire 1 C" \RAM1|ram~568_combout\ $end
$var wire 1 D" \RAM1|ram~547_combout\ $end
$var wire 1 E" \CPU|ULA|Add0~18\ $end
$var wire 1 F" \CPU|ULA|Add0~21_sumout\ $end
$var wire 1 G" \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout\ $end
$var wire 1 H" \RAM1|ram~29_q\ $end
$var wire 1 I" \RAM1|ram~538_combout\ $end
$var wire 1 J" \RAM1|ram~21_q\ $end
$var wire 1 K" \RAM1|ram~539_combout\ $end
$var wire 1 L" \RAM1|ram~564_combout\ $end
$var wire 1 M" \RAM1|ram~548_combout\ $end
$var wire 1 N" \CPU|ULA|Add0~22\ $end
$var wire 1 O" \CPU|ULA|Add0~25_sumout\ $end
$var wire 1 P" \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout\ $end
$var wire 1 Q" \RAM1|ram~30_q\ $end
$var wire 1 R" \RAM1|ram~540_combout\ $end
$var wire 1 S" \RAM1|ram~22_q\ $end
$var wire 1 T" \RAM1|ram~541_combout\ $end
$var wire 1 U" \RAM1|ram~560_combout\ $end
$var wire 1 V" \RAM1|ram~549_combout\ $end
$var wire 1 W" \CPU|ULA|Add0~26\ $end
$var wire 1 X" \CPU|ULA|Add0~29_sumout\ $end
$var wire 1 Y" \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout\ $end
$var wire 1 Z" \ROM1|memROM~8_combout\ $end
$var wire 1 [" \RAM1|process_0~1_combout\ $end
$var wire 1 \" \RAM1|process_0~0_combout\ $end
$var wire 1 ]" \DECODER1|enableLed8~0_combout\ $end
$var wire 1 ^" \FlipFlop8|DOUT~0_combout\ $end
$var wire 1 _" \FlipFlop8|DOUT~q\ $end
$var wire 1 `" \DECODER1|enableLedVector~0_combout\ $end
$var wire 1 a" \FlipFlop9|DOUT~0_combout\ $end
$var wire 1 b" \FlipFlop9|DOUT~q\ $end
$var wire 1 c" \CPU|incrementa_PC|Add0~30\ $end
$var wire 1 d" \CPU|incrementa_PC|Add0~33_sumout\ $end
$var wire 1 e" \RegisterVector|DOUT\ [7] $end
$var wire 1 f" \RegisterVector|DOUT\ [6] $end
$var wire 1 g" \RegisterVector|DOUT\ [5] $end
$var wire 1 h" \RegisterVector|DOUT\ [4] $end
$var wire 1 i" \RegisterVector|DOUT\ [3] $end
$var wire 1 j" \RegisterVector|DOUT\ [2] $end
$var wire 1 k" \RegisterVector|DOUT\ [1] $end
$var wire 1 l" \RegisterVector|DOUT\ [0] $end
$var wire 1 m" \CPU|Reg_A|DOUT\ [7] $end
$var wire 1 n" \CPU|Reg_A|DOUT\ [6] $end
$var wire 1 o" \CPU|Reg_A|DOUT\ [5] $end
$var wire 1 p" \CPU|Reg_A|DOUT\ [4] $end
$var wire 1 q" \CPU|Reg_A|DOUT\ [3] $end
$var wire 1 r" \CPU|Reg_A|DOUT\ [2] $end
$var wire 1 s" \CPU|Reg_A|DOUT\ [1] $end
$var wire 1 t" \CPU|Reg_A|DOUT\ [0] $end
$var wire 1 u" \CPU|PC|DOUT\ [8] $end
$var wire 1 v" \CPU|PC|DOUT\ [7] $end
$var wire 1 w" \CPU|PC|DOUT\ [6] $end
$var wire 1 x" \CPU|PC|DOUT\ [5] $end
$var wire 1 y" \CPU|PC|DOUT\ [4] $end
$var wire 1 z" \CPU|PC|DOUT\ [3] $end
$var wire 1 {" \CPU|PC|DOUT\ [2] $end
$var wire 1 |" \CPU|PC|DOUT\ [1] $end
$var wire 1 }" \CPU|PC|DOUT\ [0] $end
$var wire 1 ~" \RAM1|ALT_INV_ram~584_combout\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~580_combout\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~576_combout\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~572_combout\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~568_combout\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~564_combout\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~560_combout\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~556_combout\ $end
$var wire 1 (# \CPU|Reg_A|ALT_INV_DOUT\ [7] $end
$var wire 1 )# \CPU|Reg_A|ALT_INV_DOUT\ [6] $end
$var wire 1 *# \CPU|Reg_A|ALT_INV_DOUT\ [5] $end
$var wire 1 +# \CPU|Reg_A|ALT_INV_DOUT\ [4] $end
$var wire 1 ,# \CPU|Reg_A|ALT_INV_DOUT\ [3] $end
$var wire 1 -# \CPU|Reg_A|ALT_INV_DOUT\ [2] $end
$var wire 1 .# \CPU|Reg_A|ALT_INV_DOUT\ [1] $end
$var wire 1 /# \CPU|Reg_A|ALT_INV_DOUT\ [0] $end
$var wire 1 0# \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 1# \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 2# \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 3# \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 4# \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 5# \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 6# \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 7# \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 8# \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 9# \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 :# \RAM1|ALT_INV_process_0~1_combout\ $end
$var wire 1 ;# \RAM1|ALT_INV_ram~553_combout\ $end
$var wire 1 <# \RAM1|ALT_INV_ram~552_combout\ $end
$var wire 1 =# \RAM1|ALT_INV_ram~551_combout\ $end
$var wire 1 ># \RAM1|ALT_INV_ram~550_combout\ $end
$var wire 1 ?# \RAM1|ALT_INV_ram~549_combout\ $end
$var wire 1 @# \RAM1|ALT_INV_ram~548_combout\ $end
$var wire 1 A# \RAM1|ALT_INV_ram~547_combout\ $end
$var wire 1 B# \RAM1|ALT_INV_ram~546_combout\ $end
$var wire 1 C# \RAM1|ALT_INV_ram~545_combout\ $end
$var wire 1 D# \RAM1|ALT_INV_ram~544_combout\ $end
$var wire 1 E# \RAM1|ALT_INV_ram~543_combout\ $end
$var wire 1 F# \RAM1|ALT_INV_ram~542_combout\ $end
$var wire 1 G# \CPU|Dec_Instruction|ALT_INV_Equal10~1_combout\ $end
$var wire 1 H# \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 I# \RAM1|ALT_INV_ram~541_combout\ $end
$var wire 1 J# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 K# \RAM1|ALT_INV_ram~540_combout\ $end
$var wire 1 L# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 M# \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 N# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 O# \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 P# \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 Q# \RAM1|ALT_INV_ram~537_combout\ $end
$var wire 1 R# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 S# \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 T# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 U# \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 V# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 W# \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 X# \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 Y# \RAM1|ALT_INV_ram~533_combout\ $end
$var wire 1 Z# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 [# \RAM1|ALT_INV_ram~532_combout\ $end
$var wire 1 \# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 ]# \RAM1|ALT_INV_ram~531_combout\ $end
$var wire 1 ^# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 _# \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 `# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 a# \RAM1|ALT_INV_ram~529_combout\ $end
$var wire 1 b# \RAM1|ALT_INV_ram~528_combout\ $end
$var wire 1 c# \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 d# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 e# \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 f# \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 g# \CPU|Dec_Instruction|ALT_INV_sinais_controle[6]~0_combout\ $end
$var wire 1 h# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 i# \DECODER1|ALT_INV_enableLedVector~0_combout\ $end
$var wire 1 j# \DECODER1|ALT_INV_enableLed8~0_combout\ $end
$var wire 1 k# \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 l# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 m# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 n# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 o# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 p# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 q# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 r# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 s# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 t# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 u# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 v# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 w# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 x# \FlipFlop9|ALT_INV_DOUT~q\ $end
$var wire 1 y# \FlipFlop8|ALT_INV_DOUT~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0J
1K
xL
1M
1N
1O
1P
1Q
1R
xS
x|
x}
x~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
14!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
1E!
xF!
0G!
0H!
0I!
1J!
1K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
1f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
1q!
1r!
0s!
0t!
1u!
1v!
1w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
1+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
14"
05"
06"
07"
08"
09"
0:"
0;"
0<"
1="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
1F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
1O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
1X"
0Y"
0Z"
0["
1\"
1]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
09#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
0g#
1h#
1i#
0j#
0k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
0v#
0w#
1x#
1y#
x"
x#
x$
1%
xT
xU
xV
1W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
1s
0t
0u
0v
0w
0x
0y
0z
0{
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
$end
#20000
0%
0W
0E!
19#
1G!
1I!
1}"
1t"
0/#
08#
0J!
1R!
0K!
1N!
1k!
1["
0r!
1!"
0:#
0n#
1w#
1=!
1+!
0""
1*"
1S!
1L!
0]"
0f!
0v!
0w!
1{
1j
0+"
13"
1g#
1j#
0u#
1@
1I
0M!
1r!
0u!
04"
1<"
0="
1E"
04!
0F"
1N"
0s
08
0O"
1W"
0X"
#40000
1%
1W
1E!
09#
0G!
0I!
#60000
0%
0W
0E!
19#
1G!
1I!
0}"
1|"
1l!
0f#
07#
18#
1J!
0R!
0N!
1O!
1P!
0S!
1V!
0k!
0["
1n!
1s!
0=#
0>#
1:#
0l#
0m#
1n#
1,!
0+!
1W!
1S!
0V!
1g!
1w!
0\"
1o!
1t!
1i
0j
0W!
0e#
0<#
1k#
0G#
0I
1H
0q!
0r!
1""
0*"
1+"
03"
14"
0<"
1="
0E"
1F"
0N"
1O"
0W"
1X"
1p!
1u!
0F#
0X"
0O"
0F"
0="
04"
0+"
1r!
0!"
0r!
1!"
0""
1""
#80000
1%
1W
1E!
09#
0G!
0I!
#100000
0%
0W
0E!
19#
1G!
1I!
1}"
0t"
1s"
0.#
1/#
08#
0J!
1R!
1K!
1N!
0O!
0P!
1h!
1["
1r!
0!"
0""
1*"
0:#
1l#
1m#
0n#
0w#
1>!
0=!
1+!
1+"
1""
0*"
0S!
1V!
0L!
1]"
0g!
0w!
1\"
1z
0{
1j
1W!
0+"
0k#
1G#
0j#
1u#
0@
1?
1I
1M!
0p!
0s!
1q!
0r!
0""
1*"
1+"
14"
1="
1F"
1O"
1X"
1=#
1F#
0+"
13"
1r!
14!
0r!
1!"
0t!
04"
1<"
1e#
1s
1""
18
0u!
0="
1E"
0F"
1N"
0O"
1W"
0X"
#120000
1%
1W
1E!
09#
0G!
0I!
#140000
0%
0W
0E!
19#
1G!
1I!
0}"
0|"
1{"
1y!
0d#
06#
17#
18#
1J!
0R!
1S!
0V!
0K!
1O!
0W!
1Y!
0h!
1z!
0~"
0m#
1w#
1-!
0,!
0+!
1Z!
1W!
0Y!
0S!
1L!
0]"
1v!
1w!
0\"
1}!
1h
0i
0j
0Z!
0a#
1k#
1j#
0u#
0I
0H
1G
0M!
1p!
1s!
0}!
1~!
1#"
0E#
1a#
0=#
0F#
04!
1r!
0!"
1t!
0~!
0#"
0""
1E#
0e#
0s
1""
0*"
08
1u!
0""
1*"
1+"
03"
0+"
13"
14"
0<"
04"
1<"
1="
0E"
0="
1E"
1F"
0N"
0F"
1N"
1O"
0W"
0O"
1W"
1X"
0X"
#160000
1%
1W
1E!
09#
0G!
0I!
#180000
0%
0W
0E!
19#
1G!
1I!
1}"
1t"
0s"
1.#
0/#
08#
0J!
1R!
1K!
0O!
1Z"
0r!
1!"
1""
0*"
0o#
1m#
0w#
0>!
1=!
1+!
1+"
03"
0""
1*"
1S!
0L!
1]"
0v!
0w!
1\"
0z
1{
1j
0+"
13"
14"
0<"
0k#
0j#
1u#
1@
0?
1I
1<!
1M!
0p!
0s!
1}!
1^"
1="
0E"
04"
1<"
1k
0a#
1=#
1F#
10
0="
1E"
1F"
0N"
14!
1r!
0t!
1~!
1#"
1O"
0W"
0F"
1N"
0E#
1e#
1s
18
0u!
1""
0*"
0O"
1W"
1X"
0X"
1+"
03"
14"
0<"
1="
0E"
1F"
0N"
1O"
0W"
1X"
#200000
1%
1W
1E!
09#
0G!
0I!
#220000
0%
0W
0E!
19#
1G!
1I!
0}"
1|"
1_"
0y#
07#
18#
1J!
0R!
0K!
0S!
1V!
1T!
0z!
1~"
0t#
1w#
1)!
1,!
0+!
0W!
1Y!
1S!
0V!
1L!
1U!
0n!
0]"
0}!
1Y
1i
0j
1W!
0Y!
1Z!
1a#
1j#
1>#
0s#
0u#
1'
0I
1H
0M!
1p!
1`"
0o!
0~!
0#"
0Z!
1E#
1<#
0i#
0F#
15!
04!
0r!
1a"
0p!
0""
1*"
1r
1F#
0s
17
0+"
13"
08
1r!
04"
1<"
0="
1E"
0F"
1N"
0O"
1W"
0X"
#240000
1%
1W
1E!
09#
0G!
0I!
#260000
0%
0W
0E!
19#
1G!
1I!
1}"
1b"
0x#
08#
0J!
1R!
1K!
0N!
0T!
1X!
1z!
0Z"
0["
1:#
1o#
0~"
0r#
1t#
1n#
0w#
1*!
1+!
0S!
1V!
0L!
1f!
1v!
1w!
0U!
1n!
1]"
0`"
1X
1j
0W!
1Y!
1i#
0j#
0>#
1s#
0g#
1u#
1&
1I
0<!
16!
18!
1:!
1M!
1}!
0r!
1u!
1+"
03"
1,"
1="
0E"
1>"
1O"
0W"
1P"
1o!
1Z!
0k
1q
1o
1m
0<#
0a#
16
14
12
00
05!
1X"
1F"
0N"
14"
0<"
14!
0r
0="
0O"
1s
07
18
#280000
1%
1W
1E!
09#
0G!
0I!
#300000
0%
0W
0E!
19#
1G!
1I!
0}"
0|"
0{"
1z"
1r"
1p"
1n"
0)#
0+#
0-#
05#
16#
17#
18#
1J!
0R!
1S!
0V!
1W!
0Y!
0K!
1N!
0X!
0Z!
1\!
1m!
1x!
1Z"
1["
0+"
13"
1="
1O"
0:#
0o#
0;#
1r#
0n#
1w#
1C!
1A!
1?!
1.!
0-!
0,!
0+!
04"
1<"
1]!
1Z!
0\!
0W!
0S!
1L!
0]"
0f!
0v!
0w!
1~!
1+"
0,"
0="
1E"
0>"
0O"
1W"
0P"
1u
1w
1y
1g
0h
0i
0j
0]!
1="
0E#
1g#
1j#
0u#
1>
1<
1:
0I
0H
0G
1F
1<!
06!
08!
0:!
0X"
0F"
1N"
0M!
1p!
1s!
0}!
1`"
1r!
0u!
1#"
1""
0*"
1k
0q
0o
0m
1O"
0i#
1a#
0=#
0F#
06
04
02
10
0+"
04!
0r!
1t!
0~!
0#"
1E#
0e#
0s
08
1u!
0""
1*"
1+"
#320000
1%
1W
1E!
09#
0G!
0I!
#340000
0%
0W
0E!
19#
1G!
1I!
1}"
1l"
1j"
1h"
1f"
08#
0J!
1R!
0N!
1T!
1[!
1`!
0n!
0x!
0z!
0Z"
0["
1:#
1o#
1~"
1>#
0p#
0q#
0t#
1n#
1'!
1%!
1#!
1!!
1+!
1S!
1f!
1v!
1w!
1U!
1n!
0s!
0t!
0o!
0`"
1[
1]
1_
1a
1j
1i#
1<#
1e#
1=#
0>#
0s#
0g#
1/
1-
1+
1)
1I
0<!
19!
1;!
17!
1r!
14"
0<"
15"
1F"
0N"
1G"
1X"
1Y"
1""
0*"
1#"
0u!
0p!
0k
1n
1l
1p
1F#
15
13
11
00
15!
0+"
0O"
0="
1r
17
#360000
1%
1W
1E!
09#
0G!
0I!
#380000
0%
0W
0E!
19#
1G!
1I!
0}"
1|"
0t"
1s"
0r"
1q"
0p"
1o"
0n"
1m"
0(#
1)#
0*#
1+#
0,#
1-#
0.#
1/#
07#
18#
1J!
0R!
0[!
0n!
1x!
1N!
0S!
1V!
0T!
0`!
1z!
1Z"
1["
0r!
0""
1*"
1+"
03"
04"
1<"
1="
0E"
0F"
1N"
1O"
0W"
0X"
0:#
0o#
0~"
1p#
1t#
0n#
1>#
1q#
1D!
0C!
1B!
0A!
1@!
0?!
1>!
0=!
1,!
0+!
1X"
0O"
1W"
1F"
0N"
0="
1E"
14"
0<"
0+"
13"
1W!
1S!
0V!
04"
1<"
05"
0f!
0v!
0w!
0U!
1n!
0F"
1N"
0G"
0X"
0Y"
1`"
1t
0u
1v
0w
1x
0y
1z
0{
1i
0j
0W!
14"
1="
0E"
1F"
1O"
0W"
1X"
0i#
0>#
1s#
1g#
0@
1?
0>
1=
0<
1;
0:
19
0I
1H
1<!
09!
0;!
07!
0O"
1W"
0="
1E"
1s!
1""
0#"
1o!
0X"
0F"
1k
0n
0l
0p
1F"
1X"
0<#
0=#
05
03
01
10
05!
1t!
1p!
0r
0F#
0e#
07
1u!
1r!
0!"
0""
#400000
1%
1W
1E!
09#
0G!
0I!
#420000
0%
0W
0E!
19#
1G!
1I!
1}"
0l"
1k"
0j"
1i"
0h"
1g"
0f"
1e"
08#
0J!
1R!
1K!
0N!
1P!
1T!
1[!
0n!
0x!
0z!
0Z"
0["
1:#
1o#
1~"
1>#
0q#
0t#
0l#
1n#
0w#
1(!
0'!
1&!
0%!
1$!
0#!
1"!
0!!
1+!
0S!
1V!
0L!
1Q!
0\"
1U!
1n!
0s!
0t!
0o!
0`"
1Z
0[
1\
0]
1^
0_
1`
0a
1j
1W!
1i#
1<#
1e#
1=#
0>#
0s#
1k#
1u#
0/
1.
0-
1,
0+
1*
0)
1(
1I
0<!
17!
1M!
1s!
0u!
0p!
0k
1p
1F#
0=#
15
00
15!
14!
0r!
1!"
1r
1s
17
1""
18
#440000
1%
1W
1E!
09#
0G!
0I!
#460000
0%
0W
0E!
19#
1G!
1I!
#480000
1%
1W
1E!
09#
0G!
0I!
#500000
0%
0W
0E!
19#
1G!
1I!
#520000
1%
1W
1E!
09#
0G!
0I!
#540000
0%
0W
0E!
19#
1G!
1I!
#560000
1%
1W
1E!
09#
0G!
0I!
#580000
0%
0W
0E!
19#
1G!
1I!
#600000
1%
1W
1E!
09#
0G!
0I!
#620000
0%
0W
0E!
19#
1G!
1I!
#640000
1%
1W
1E!
09#
0G!
0I!
#660000
0%
0W
0E!
19#
1G!
1I!
#680000
1%
1W
1E!
09#
0G!
0I!
#700000
0%
0W
0E!
19#
1G!
1I!
#720000
1%
1W
1E!
09#
0G!
0I!
#740000
0%
0W
0E!
19#
1G!
1I!
#760000
1%
1W
1E!
09#
0G!
0I!
#780000
0%
0W
0E!
19#
1G!
1I!
#800000
1%
1W
1E!
09#
0G!
0I!
#820000
0%
0W
0E!
19#
1G!
1I!
#840000
1%
1W
1E!
09#
0G!
0I!
#860000
0%
0W
0E!
19#
1G!
1I!
#880000
1%
1W
1E!
09#
0G!
0I!
#900000
0%
0W
0E!
19#
1G!
1I!
#920000
1%
1W
1E!
09#
0G!
0I!
#940000
0%
0W
0E!
19#
1G!
1I!
#960000
1%
1W
1E!
09#
0G!
0I!
#980000
0%
0W
0E!
19#
1G!
1I!
#1000000
