
L
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_1Z12-437
O
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_1Z12-434
K
-Analyzing %s Unisim elements for replacement
17*netlist2
28Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
¥
—Netlist '%s' is not ideal for floorplanning, since the cellview '%s' defined in file '%s' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
43*netlist2
xilinx_pcie_2_1_ep_7x2
pcie_7x_v2_1_top2
xilinx_pcie_2_1_ep_7x.edfZ29-43
K
Netlist was created with %s %s291*project2
Vivado2
2013.2Z1-479
∏
Loading clock regions from %s
13*device2Ä
~/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xmlZ21-13
π
Loading clock buffers from %s
11*device2Å
/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xmlZ21-11
≥
&Loading clock placement rules from %s
318*place2s
q/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xmlZ30-318
±
)Loading package pin functions from %s...
17*device2o
m/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xmlZ21-17
∑
Loading package from %s
16*device2Ö
Ç/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xmlZ21-16
¶
Loading io standards from %s
15*device2p
n/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xmlZ21-15
≤
+Loading device configuration modes from %s
14*device2n
l/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xmlZ21-14
1
Pushed %s inverter(s).
98*opt2
0Z31-138
M
 Attempting to get a license: %s
78*common2
Internal_bitstreamZ17-78
K
Failed to get a license: %s
295*common2
Internal_bitstreamZ17-301
«
$Parsing XDC File [%s] for cell '%s'
848*designutils2Â
‚/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2-PCIE_X1Y0.xdc2
vc707_pcie_x8_gen2_i/instZ20-848
Ó
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2
vc707_pcie_x8_gen2_i/inst2
[get_ports pipe_txoutclk_out]2
vc707_pcie_x8_gen2_i/inst2Á
‚/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2-PCIE_X1Y0.xdc2
1148@Z12-1399
–
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Â
‚/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2/source/vc707_pcie_x8_gen2-PCIE_X1Y0.xdc2
vc707_pcie_x8_gen2_i/instZ20-847
É
Parsing XDC File [%s]
179*designutils2Ã
…/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdcZ20-179
ô
%Done setting XDC timing constraints.
35*timing2Œ
…/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc2
968@Z38-35
å
Deriving generated clocks
2*timing2Œ
…/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc2
968@Z38-2
å
Finished Parsing XDC File [%s]
178*designutils2Ã
…/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdcZ20-178
å
Parsing XDC File [%s]
179*designutils2’
“/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.runs/impl_1/.Xil/Vivado-15378-chinook.ece.cmu.edu/dcp/xilinx_pcie_2_1_ep_7x.xdcZ20-179
ï
Finished Parsing XDC File [%s]
178*designutils2’
“/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.runs/impl_1/.Xil/Vivado-15378-chinook.ece.cmu.edu/dcp/xilinx_pcie_2_1_ep_7x.xdcZ20-178
c
!Unisim Transformation Summary:
%s111*project2'
%No Unisim elements were transformed.
Z1-111
1
%Phase 0 | Netlist Checksum: 2f6f66bc
*common
°
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
link_design: 2

00:00:212

00:00:222	
990.7542	
839.082Z17-268


End Record