

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Wed Dec  2 11:52:13 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.26|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|  10000|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|      ?|    no    |
        | + Loop 1.2  |    ?|    ?|         2|          -|          -|      ?|    no    |
        | + Loop 1.3  |    ?|    ?|         2|          -|          -|      ?|    no    |
        | + Loop 1.4  |    ?|    ?|         2|          -|          -|      ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / (!full_assign_load)
	5  / (full_assign_load)
4 --> 
	3  / true
5 --> 
	6  / (!empty_assign_load)
	7  / (empty_assign_load)
6 --> 
	5  / true
7 --> 
	8  / (!full_assign_load_1)
	9  / (full_assign_load_1)
8 --> 
	7  / true
9 --> 
	2  / (empty_assign_load_1)
	10  / (!empty_assign_load_1)
10 --> 
	9  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: last [1/1] 0.00ns
:0  %last = alloca i32, align 4

ST_1: stg_12 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

ST_1: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4 %priorityIn_V), !map !11

ST_1: stg_14 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !17

ST_1: stg_15 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %empty), !map !21

ST_1: stg_16 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %full), !map !25

ST_1: stg_17 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !29

ST_1: stg_18 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: full_read [1/1] 0.00ns
:8  %full_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %full)

ST_1: empty_read [1/1] 0.00ns
:9  %empty_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %empty)

ST_1: priorityIn_V_read [1/1] 0.00ns
:10  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.i4(i4 %priorityIn_V)

ST_1: empty_assign [1/1] 0.00ns
:11  %empty_assign = alloca i1, align 1

ST_1: full_assign [1/1] 0.00ns
:12  %full_assign = alloca i1, align 1

ST_1: stg_24 [1/1] 0.00ns
:13  store volatile i1 %empty_read, i1* %empty_assign, align 1

ST_1: stg_25 [1/1] 0.00ns
:14  store volatile i1 %full_read, i1* %full_assign, align 1

ST_1: stg_26 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i1 %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_27 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecWire(i1 %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_28 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_29 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i4 %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_30 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_31 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_32 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: last_1 [1/1] 0.00ns
:22  %last_1 = zext i4 %priorityIn_V_read to i32

ST_1: stg_34 [1/1] 1.57ns
:23  store i32 0, i32* %last, align 4

ST_1: stg_35 [1/1] 1.39ns
:24  br label %.loopexit


 <State 2>: 3.79ns
ST_2: j [1/1] 0.00ns
.loopexit:0  %j = phi i14 [ 0, %0 ], [ %j_1, %.preheader ]

ST_2: result [1/1] 0.00ns
.loopexit:1  %result = phi i1 [ true, %0 ], [ %result_3, %.preheader ]

ST_2: exitcond [1/1] 2.21ns
.loopexit:2  %exitcond = icmp eq i14 %j, -6384

ST_2: empty_2 [1/1] 0.00ns
.loopexit:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000)

ST_2: j_1 [1/1] 1.96ns
.loopexit:4  %j_1 = add i14 %j, 1

ST_2: stg_41 [1/1] 1.57ns
.loopexit:5  br i1 %exitcond, label %5, label %.preheader124

ST_2: stg_42 [1/1] 0.00ns
:0  ret i1 %result


 <State 3>: 2.44ns
ST_3: val_assign [1/1] 0.00ns
.preheader124:0  %val_assign = phi i32 [ %i, %1 ], [ 0, %.loopexit ]

ST_3: full_assign_load [1/1] 0.00ns
.preheader124:1  %full_assign_load = load volatile i1* %full_assign, align 1

ST_3: i [1/1] 2.44ns
.preheader124:2  %i = add nsw i32 %val_assign, 1

ST_3: stg_46 [1/1] 1.57ns
.preheader124:3  br i1 %full_assign_load, label %.preheader123, label %1

ST_3: stg_47 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_3: tmp [1/1] 0.00ns
:1  %tmp = trunc i32 %val_assign to i4

ST_3: stg_49 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp)


 <State 4>: 0.00ns
ST_4: stg_50 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_4: stg_51 [1/1] 0.00ns
:4  br label %.preheader124


 <State 5>: 3.89ns
ST_5: op2_assign [1/1] 0.00ns
.preheader123:0  %op2_assign = phi i32 [ %i_1, %2 ], [ 0, %.preheader124 ]

ST_5: result_1 [1/1] 0.00ns
.preheader123:1  %result_1 = phi i1 [ %result_1_s, %2 ], [ %result, %.preheader124 ]

ST_5: empty_assign_load [1/1] 0.00ns
.preheader123:2  %empty_assign_load = load volatile i1* %empty_assign, align 1

ST_5: i_1 [1/1] 2.44ns
.preheader123:3  %i_1 = add nsw i32 %op2_assign, 1

ST_5: stg_56 [1/1] 1.57ns
.preheader123:4  br i1 %empty_assign_load, label %.preheader122, label %2

ST_5: stg_57 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_5: tmp_3 [1/1] 2.52ns
:1  %tmp_3 = icmp eq i32 %last_1, %op2_assign

ST_5: result_1_s [1/1] 1.37ns
:2  %result_1_s = and i1 %tmp_3, %result_1


 <State 6>: 0.00ns
ST_6: stg_60 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_6: stg_61 [1/1] 0.00ns
:4  br label %.preheader123


 <State 7>: 2.44ns
ST_7: i_2 [1/1] 0.00ns
.preheader122:0  %i_2 = phi i32 [ %i_3, %3 ], [ 0, %.preheader123 ]

ST_7: full_assign_load_1 [1/1] 0.00ns
.preheader122:1  %full_assign_load_1 = load volatile i1* %full_assign, align 1

ST_7: i_3 [1/1] 2.44ns
.preheader122:2  %i_3 = add nsw i32 %i_2, 1

ST_7: stg_65 [1/1] 1.30ns
.preheader122:3  br i1 %full_assign_load_1, label %.preheader, label %3

ST_7: stg_66 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_7: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = sext i32 %i_2 to i64

ST_7: random_priorities_addr [1/1] 0.00ns
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_5

ST_7: random_priorities_load [2/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2


 <State 8>: 2.39ns
ST_8: random_priorities_load [1/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_8: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = trunc i9 %random_priorities_load to i4

ST_8: stg_72 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_8: stg_73 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_8: stg_74 [1/1] 0.00ns
:7  br label %.preheader122


 <State 9>: 5.26ns
ST_9: result_3 [1/1] 0.00ns
.preheader:0  %result_3 = phi i1 [ %p_result_3, %4 ], [ %result_1, %.preheader122 ]

ST_9: empty_assign_load_1 [1/1] 0.00ns
.preheader:1  %empty_assign_load_1 = load volatile i1* %empty_assign, align 1

ST_9: stg_77 [1/1] 0.00ns
.preheader:2  br i1 %empty_assign_load_1, label %.loopexit, label %4

ST_9: last_load [1/1] 0.00ns
:0  %last_load = load i32* %last, align 4

ST_9: stg_79 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_9: ult [1/1] 2.52ns
:2  %ult = icmp ult i32 %last_1, %last_load

ST_9: rev4 [1/1] 1.37ns
:3  %rev4 = xor i1 %ult, true

ST_9: p_result_3 [1/1] 1.37ns
:4  %p_result_3 = and i1 %rev4, %result_3

ST_9: stg_83 [1/1] 1.57ns
:6  store i32 %last_1, i32* %last, align 4


 <State 10>: 0.00ns
ST_10: stg_84 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_10: stg_85 [1/1] 0.00ns
:7  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4513c20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x451ebe0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x451fd30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x45210d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4546e90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random_priorities]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x45448a0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
last                   (alloca           ) [ 01111111111]
stg_12                 (specbitsmap      ) [ 00000000000]
stg_13                 (specbitsmap      ) [ 00000000000]
stg_14                 (specbitsmap      ) [ 00000000000]
stg_15                 (specbitsmap      ) [ 00000000000]
stg_16                 (specbitsmap      ) [ 00000000000]
stg_17                 (specbitsmap      ) [ 00000000000]
stg_18                 (spectopmodule    ) [ 00000000000]
full_read              (read             ) [ 00000000000]
empty_read             (read             ) [ 00000000000]
priorityIn_V_read      (read             ) [ 00000000000]
empty_assign           (alloca           ) [ 01111111111]
full_assign            (alloca           ) [ 01111111111]
stg_24                 (store            ) [ 00000000000]
stg_25                 (store            ) [ 00000000000]
stg_26                 (specwire         ) [ 00000000000]
stg_27                 (specwire         ) [ 00000000000]
stg_28                 (specwire         ) [ 00000000000]
stg_29                 (specwire         ) [ 00000000000]
stg_30                 (specwire         ) [ 00000000000]
stg_31                 (specwire         ) [ 00000000000]
stg_32                 (specifcore       ) [ 00000000000]
last_1                 (zext             ) [ 00111111111]
stg_34                 (store            ) [ 00000000000]
stg_35                 (br               ) [ 01111111111]
j                      (phi              ) [ 00100000000]
result                 (phi              ) [ 00111110000]
exitcond               (icmp             ) [ 00111111111]
empty_2                (speclooptripcount) [ 00000000000]
j_1                    (add              ) [ 01111111111]
stg_41                 (br               ) [ 00111111111]
stg_42                 (ret              ) [ 00000000000]
val_assign             (phi              ) [ 00010000000]
full_assign_load       (load             ) [ 00111111111]
i                      (add              ) [ 00111111111]
stg_46                 (br               ) [ 00111111111]
stg_47                 (write            ) [ 00000000000]
tmp                    (trunc            ) [ 00000000000]
stg_49                 (write            ) [ 00000000000]
stg_50                 (write            ) [ 00000000000]
stg_51                 (br               ) [ 00111111111]
op2_assign             (phi              ) [ 00000100000]
result_1               (phi              ) [ 00000101111]
empty_assign_load      (load             ) [ 00111111111]
i_1                    (add              ) [ 00111111111]
stg_56                 (br               ) [ 00111111111]
stg_57                 (write            ) [ 00000000000]
tmp_3                  (icmp             ) [ 00000000000]
result_1_s             (and              ) [ 00111111111]
stg_60                 (write            ) [ 00000000000]
stg_61                 (br               ) [ 00111111111]
i_2                    (phi              ) [ 00000001000]
full_assign_load_1     (load             ) [ 00111111111]
i_3                    (add              ) [ 00111111111]
stg_65                 (br               ) [ 00111111111]
stg_66                 (write            ) [ 00000000000]
tmp_5                  (sext             ) [ 00000000000]
random_priorities_addr (getelementptr    ) [ 00000000100]
random_priorities_load (load             ) [ 00000000000]
tmp_1                  (trunc            ) [ 00000000000]
stg_72                 (write            ) [ 00000000000]
stg_73                 (write            ) [ 00000000000]
stg_74                 (br               ) [ 00111111111]
result_3               (phi              ) [ 01100000010]
empty_assign_load_1    (load             ) [ 00111111111]
stg_77                 (br               ) [ 01111111111]
last_load              (load             ) [ 00000000000]
stg_79                 (write            ) [ 00000000000]
ult                    (icmp             ) [ 00000000000]
rev4                   (xor              ) [ 00000000000]
p_result_3             (and              ) [ 00111111111]
stg_83                 (store            ) [ 00000000000]
stg_84                 (write            ) [ 00000000000]
stg_85                 (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="random_priorities">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="last_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="empty_assign_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_assign/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="full_assign_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="full_assign/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="full_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="empty_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="priorityIn_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="2" slack="0"/>
<pin id="99" dir="0" index="2" bw="2" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_47/3 stg_50/4 stg_57/5 stg_60/6 stg_66/7 stg_73/8 stg_79/9 stg_84/10 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_49/3 stg_72/8 "/>
</bind>
</comp>

<comp id="113" class="1004" name="random_priorities_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="random_priorities_addr/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="123" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="random_priorities_load/7 "/>
</bind>
</comp>

<comp id="125" class="1005" name="j_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="14" slack="1"/>
<pin id="127" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="j_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="14" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="result_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="result_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="val_assign_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="val_assign_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/3 "/>
</bind>
</comp>

<comp id="159" class="1005" name="op2_assign_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="op2_assign_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/5 "/>
</bind>
</comp>

<comp id="170" class="1005" name="result_1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="2"/>
<pin id="172" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_1 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="result_1_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="2"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1/5 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_2_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_2_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="192" class="1005" name="result_3_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_3 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="result_3_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="2"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_3/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="2"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="full_assign_load/3 full_assign_load_1/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="3"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_assign_load/5 empty_assign_load_1/9 "/>
</bind>
</comp>

<comp id="211" class="1004" name="stg_24_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_24/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="stg_25_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_25/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="last_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="stg_34_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_34/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="exitcond_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="14" slack="0"/>
<pin id="232" dir="0" index="1" bw="14" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="j_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="14" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="3"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="result_1_s_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_1_s/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/7 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="286" class="1004" name="last_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="5"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_load/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="ult_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="5"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/9 "/>
</bind>
</comp>

<comp id="294" class="1004" name="rev4_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/9 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_result_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_3/9 "/>
</bind>
</comp>

<comp id="306" class="1004" name="stg_83_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="5"/>
<pin id="308" dir="0" index="1" bw="32" slack="5"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_83/9 "/>
</bind>
</comp>

<comp id="310" class="1005" name="last_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="317" class="1005" name="empty_assign_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="empty_assign "/>
</bind>
</comp>

<comp id="323" class="1005" name="full_assign_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="full_assign "/>
</bind>
</comp>

<comp id="329" class="1005" name="last_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="3"/>
<pin id="331" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="last_1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="j_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="14" slack="0"/>
<pin id="341" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="i_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="result_1_s_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="result_1_s "/>
</bind>
</comp>

<comp id="368" class="1005" name="i_3_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="373" class="1005" name="random_priorities_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="1"/>
<pin id="375" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="random_priorities_addr "/>
</bind>
</comp>

<comp id="381" class="1005" name="p_result_3_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="p_result_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="54" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="56" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="60" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="112"><net_src comp="62" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="179"><net_src comp="136" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="192" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="202"><net_src comp="170" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="215"><net_src comp="84" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="78" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="90" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="129" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="129" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="152" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="152" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="257"><net_src comp="163" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="163" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="173" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="185" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="185" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="284"><net_src comp="120" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="196" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="313"><net_src comp="66" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="320"><net_src comp="70" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="326"><net_src comp="74" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="332"><net_src comp="221" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="342"><net_src comp="236" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="350"><net_src comp="242" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="358"><net_src comp="253" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="363"><net_src comp="264" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="371"><net_src comp="270" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="376"><net_src comp="113" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="384"><net_src comp="300" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="196" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {3 8 }
	Port: cmdOut_V | {3 4 5 6 7 8 9 10 }
  - Chain level:
	State 1
		stg_24 : 1
		stg_25 : 1
		stg_34 : 1
	State 2
		exitcond : 1
		j_1 : 1
		stg_41 : 2
		stg_42 : 1
	State 3
		i : 1
		stg_46 : 1
		tmp : 1
		stg_49 : 2
	State 4
	State 5
		i_1 : 1
		stg_56 : 1
		tmp_3 : 1
		result_1_s : 2
	State 6
	State 7
		i_3 : 1
		stg_65 : 1
		tmp_5 : 1
		random_priorities_addr : 2
		random_priorities_load : 3
	State 8
		tmp_1 : 1
		stg_72 : 2
	State 9
		stg_77 : 1
		ult : 1
		rev4 : 2
		p_result_3 : 2
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          j_1_fu_236          |    0    |    14   |
|    add   |           i_fu_242           |    0    |    32   |
|          |          i_1_fu_253          |    0    |    32   |
|          |          i_3_fu_270          |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |        exitcond_fu_230       |    0    |    17   |
|   icmp   |         tmp_3_fu_259         |    0    |    40   |
|          |          ult_fu_289          |    0    |    40   |
|----------|------------------------------|---------|---------|
|    and   |       result_1_s_fu_264      |    0    |    1    |
|          |       p_result_3_fu_300      |    0    |    1    |
|----------|------------------------------|---------|---------|
|    xor   |          rev4_fu_294         |    0    |    1    |
|----------|------------------------------|---------|---------|
|          |     full_read_read_fu_78     |    0    |    0    |
|   read   |     empty_read_read_fu_84    |    0    |    0    |
|          | priorityIn_V_read_read_fu_90 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |        grp_write_fu_96       |    0    |    0    |
|          |       grp_write_fu_104       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |         last_1_fu_221        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |          tmp_fu_248          |    0    |    0    |
|          |         tmp_1_fu_281         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |         tmp_5_fu_276         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   210   |
|----------|------------------------------|---------|---------|

Memories:
+-----------------+--------+
|                 |  BRAM  |
+-----------------+--------+
|random_priorities|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     empty_assign_reg_317     |    1   |
|      full_assign_reg_323     |    1   |
|          i_1_reg_355         |   32   |
|          i_2_reg_181         |   32   |
|          i_3_reg_368         |   32   |
|           i_reg_347          |   32   |
|          j_1_reg_339         |   14   |
|           j_reg_125          |   14   |
|        last_1_reg_329        |   32   |
|         last_reg_310         |   32   |
|      op2_assign_reg_159      |   32   |
|      p_result_3_reg_381      |    1   |
|random_priorities_addr_reg_373|    8   |
|       result_1_reg_170       |    1   |
|      result_1_s_reg_360      |    1   |
|       result_3_reg_192       |    1   |
|        result_reg_136        |    1   |
|      val_assign_reg_148      |   32   |
+------------------------------+--------+
|             Total            |   299  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_96  |  p2  |   3  |   2  |    6   |
|  grp_write_fu_104 |  p2  |   2  |   4  |    8   ||    4    |
| grp_access_fu_120 |  p0  |   2  |   8  |   16   ||    8    |
|   result_reg_136  |  p0  |   2  |   1  |    2   ||    1    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  5.3125 ||    13   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   210  |
|   Memory  |    1   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   13   |
|  Register |    -   |    -   |   299  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   299  |   223  |
+-----------+--------+--------+--------+--------+
