{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630496595280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630496595281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 01 13:43:15 2021 " "Processing started: Wed Sep 01 13:43:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630496595281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630496595281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Binary_Coded_Decimal -c Binary_Coded_Decimal " "Command: quartus_map --read_settings_files=on --write_settings_files=off Binary_Coded_Decimal -c Binary_Coded_Decimal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630496595281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630496595728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630496595728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_beh/tb_bcd/tb_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_beh/tb_bcd/tb_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_BCD-BCD_BEH " "Found design unit 1: TB_BCD-BCD_BEH" {  } { { "../../VHDL_beh/tb_BCD/TB_BCD.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_beh/tb_BCD/TB_BCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630496602397 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_BCD " "Found entity 1: TB_BCD" {  } { { "../../VHDL_beh/tb_BCD/TB_BCD.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_beh/tb_BCD/TB_BCD.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630496602397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630496602397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/ha_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/ha_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-HA_rtl " "Found design unit 1: HA-HA_rtl" {  } { { "../../VHDL_rtl/HA_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/HA_rtl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630496602402 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../../VHDL_rtl/HA_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/HA_rtl.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630496602402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630496602402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/fa_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/fa_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-FA_rtl " "Found design unit 1: FA-FA_rtl" {  } { { "../../VHDL_rtl/FA_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/FA_rtl.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630496602406 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../../VHDL_rtl/FA_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/FA_rtl.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630496602406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630496602406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/aws_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/aws_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AWS-AWS_rtl " "Found design unit 1: AWS-AWS_rtl" {  } { { "../../VHDL_rtl/AWS_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AWS_rtl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630496602408 ""} { "Info" "ISGN_ENTITY_NAME" "1 AWS " "Found entity 1: AWS" {  } { { "../../VHDL_rtl/AWS_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AWS_rtl.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630496602408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630496602408 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting \"(\", or an identifier, or \"range\" BCD_rtl.vhd(92) " "VHDL syntax error at BCD_rtl.vhd(92) near text \"1\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "../../VHDL_rtl/BCD_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/BCD_rtl.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630496602411 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"cout\";  expecting \"then\" BCD_rtl.vhd(101) " "VHDL syntax error at BCD_rtl.vhd(101) near text \"cout\";  expecting \"then\"" {  } { { "../../VHDL_rtl/BCD_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/BCD_rtl.vhd" 101 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630496602411 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSE\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement BCD_rtl.vhd(102) " "VHDL syntax error at BCD_rtl.vhd(102) near text \"ELSE\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "../../VHDL_rtl/BCD_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/BCD_rtl.vhd" 102 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630496602411 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \"process\" BCD_rtl.vhd(104) " "VHDL syntax error at BCD_rtl.vhd(104) near text \"IF\";  expecting \"process\"" {  } { { "../../VHDL_rtl/BCD_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/BCD_rtl.vhd" 104 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630496602411 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "DEF_BCD BCD_rtl.vhd(109) " "Ignored construct DEF_BCD at BCD_rtl.vhd(109) due to previous errors" {  } { { "../../VHDL_rtl/BCD_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/BCD_rtl.vhd" 109 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1630496602411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/bcd_rtl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/bcd_rtl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630496602411 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630496602512 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 01 13:43:22 2021 " "Processing ended: Wed Sep 01 13:43:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630496602512 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630496602512 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630496602512 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630496602512 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630496603225 ""}
