{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481576747186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481576747188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 16:05:47 2016 " "Processing started: Mon Dec 12 16:05:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481576747188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481576747188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481576747188 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_85c_slow.vho C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_85c_slow.vho in folder \"C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481576747876 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_0c_slow.vho C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_0c_slow.vho in folder \"C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481576748021 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_min_1200mv_0c_fast.vho C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/ simulation " "Generated file processor_min_1200mv_0c_fast.vho in folder \"C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481576748158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor.vho C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/ simulation " "Generated file processor.vho in folder \"C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481576748298 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_85c_vhd_slow.sdo C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481576748413 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_0c_vhd_slow.sdo C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481576748526 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_min_1200mv_0c_vhd_fast.sdo C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/ simulation " "Generated file processor_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481576748635 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_vhd.sdo C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/ simulation " "Generated file processor_vhd.sdo in folder \"C:/Users/Cedric/Documents/FPGAlab/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481576748745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481576748851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 16:05:48 2016 " "Processing ended: Mon Dec 12 16:05:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481576748851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481576748851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481576748851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481576748851 ""}
