#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022bee78e7f0 .scope module, "FSMRX_tb" "FSMRX_tb" 2 3;
 .timescale -9 -12;
v0000022bee80bf00_0 .net "Done", 0 0, v0000022bee80b320_0;  1 drivers
v0000022bee80b280_0 .var "clk", 0 0;
v0000022bee80b3c0_0 .net "dataout", 7 0, v0000022bee80b640_0;  1 drivers
v0000022bee80b460_0 .var "final_printed", 0 0;
v0000022bee80bfa0_0 .var "frame", 9 0;
v0000022bee80c7c0_0 .var/i "i", 31 0;
v0000022bee80bbe0_0 .var "prev_done", 0 0;
v0000022bee80c9a0_0 .var "reset", 0 0;
v0000022bee80c220_0 .var "rx", 0 0;
v0000022bee80f100_0 .net "tick", 0 0, L_0000022bee78d800;  1 drivers
S_0000022bee7a07c0 .scope module, "uut" "FSMRX" 2 11, 3 1 0, S_0000022bee78e7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "dataout";
    .port_info 4 /OUTPUT 1 "Done";
    .port_info 5 /OUTPUT 1 "tick";
P_0000022bee78af00 .param/l "DATA" 0 3 17, +C4<00000000000000000000000000000010>;
P_0000022bee78af38 .param/l "DONE_STATE" 0 3 17, +C4<00000000000000000000000000000100>;
P_0000022bee78af70 .param/l "IDLE" 0 3 17, +C4<00000000000000000000000000000000>;
P_0000022bee78afa8 .param/l "START" 0 3 17, +C4<00000000000000000000000000000001>;
P_0000022bee78afe0 .param/l "STOP" 0 3 17, +C4<00000000000000000000000000000011>;
L_0000022bee78d800 .functor BUFZ 1, v0000022bee7b7210_0, C4<0>, C4<0>, C4<0>;
v0000022bee80b320_0 .var "Done", 0 0;
v0000022bee80bdc0_0 .net "a", 0 0, L_0000022bee78de20;  1 drivers
v0000022bee80c400_0 .net "b", 0 0, L_0000022bee78daa0;  1 drivers
v0000022bee80cb80_0 .var "bit_cnt", 3 0;
v0000022bee80c540_0 .net "c", 0 0, L_0000022bee78e0c0;  1 drivers
v0000022bee80bc80_0 .net "clk", 0 0, v0000022bee80b280_0;  1 drivers
v0000022bee80ca40_0 .net "d", 0 0, L_0000022bee78e130;  1 drivers
v0000022bee80b640_0 .var "dataout", 7 0;
v0000022bee80c0e0_0 .net "e", 0 0, L_0000022bee78da30;  1 drivers
v0000022bee80ba00_0 .net "f", 0 0, L_0000022bee78e4b0;  1 drivers
v0000022bee80c680_0 .net "g", 0 0, L_0000022bee78e2f0;  1 drivers
v0000022bee80cea0_0 .net "h", 0 0, L_0000022bee78dcd0;  1 drivers
v0000022bee80bb40_0 .var "nstate", 2 0;
v0000022bee80cf40_0 .net "reset", 0 0, v0000022bee80c9a0_0;  1 drivers
v0000022bee80b820_0 .net "rx", 0 0, v0000022bee80c220_0;  1 drivers
v0000022bee80cfe0_0 .var "shift_en", 0 0;
v0000022bee80c180_0 .var "state", 2 0;
v0000022bee80b960_0 .net "tick", 0 0, L_0000022bee78d800;  alias, 1 drivers
v0000022bee80c4a0_0 .net "tick_internal", 0 0, v0000022bee7b7210_0;  1 drivers
E_0000022bee7925a0 .event posedge, v0000022bee80cf40_0, v0000022bee7b7210_0;
E_0000022bee792660 .event anyedge, v0000022bee80c180_0, v0000022bee7b75d0_0, v0000022bee80cb80_0;
S_0000022bee7a0950 .scope module, "instance1" "BaudGen" 3 22, 4 1 0, S_0000022bee7a07c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "tick";
v0000022bee7b7b70_0 .net "clk", 0 0, v0000022bee80b280_0;  alias, 1 drivers
v0000022bee7b72b0_0 .var "count", 12 0;
v0000022bee7b7210_0 .var "tick", 0 0;
E_0000022bee7926a0 .event posedge, v0000022bee7b7b70_0;
S_0000022bee7a7c30 .scope module, "instance2" "SIPO" 3 23, 5 1 0, S_0000022bee7a07c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "shift_en";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 1 "a";
    .port_info 4 /OUTPUT 1 "b";
    .port_info 5 /OUTPUT 1 "c";
    .port_info 6 /OUTPUT 1 "d";
    .port_info 7 /OUTPUT 1 "e";
    .port_info 8 /OUTPUT 1 "f";
    .port_info 9 /OUTPUT 1 "g";
    .port_info 10 /OUTPUT 1 "h";
L_0000022bee78d870 .functor AND 1, v0000022bee7b7210_0, v0000022bee80cfe0_0, C4<1>, C4<1>;
L_0000022bee78de20 .functor BUFZ 1, v0000022bee80ce00_0, C4<0>, C4<0>, C4<0>;
L_0000022bee78daa0 .functor BUFZ 1, v0000022bee7b7fd0_0, C4<0>, C4<0>, C4<0>;
L_0000022bee78e0c0 .functor BUFZ 1, v0000022bee7b7e90_0, C4<0>, C4<0>, C4<0>;
L_0000022bee78e130 .functor BUFZ 1, v0000022bee7b73f0_0, C4<0>, C4<0>, C4<0>;
L_0000022bee78da30 .functor BUFZ 1, v0000022bee7b78f0_0, C4<0>, C4<0>, C4<0>;
L_0000022bee78e4b0 .functor BUFZ 1, v0000022bee7b7cb0_0, C4<0>, C4<0>, C4<0>;
L_0000022bee78e2f0 .functor BUFZ 1, v0000022bee7b7c10_0, C4<0>, C4<0>, C4<0>;
L_0000022bee78dcd0 .functor BUFZ 1, v0000022bee7b7850_0, C4<0>, C4<0>, C4<0>;
v0000022bee80cae0_0 .net "a", 0 0, L_0000022bee78de20;  alias, 1 drivers
v0000022bee80b5a0_0 .net "b", 0 0, L_0000022bee78daa0;  alias, 1 drivers
v0000022bee80b6e0_0 .net "c", 0 0, L_0000022bee78e0c0;  alias, 1 drivers
v0000022bee80b780_0 .net "clk", 0 0, v0000022bee7b7210_0;  alias, 1 drivers
v0000022bee80cd60_0 .net "d", 0 0, L_0000022bee78e130;  alias, 1 drivers
v0000022bee80cc20_0 .net "data_in", 0 0, v0000022bee80c220_0;  alias, 1 drivers
v0000022bee80be60_0 .net "e", 0 0, L_0000022bee78da30;  alias, 1 drivers
v0000022bee80c860_0 .net "f", 0 0, L_0000022bee78e4b0;  alias, 1 drivers
v0000022bee80c720_0 .net "g", 0 0, L_0000022bee78e2f0;  alias, 1 drivers
v0000022bee80c040_0 .net "gated_clk", 0 0, L_0000022bee78d870;  1 drivers
v0000022bee80d120_0 .net "h", 0 0, L_0000022bee78dcd0;  alias, 1 drivers
v0000022bee80baa0_0 .net "shift_en", 0 0, v0000022bee80cfe0_0;  1 drivers
v0000022bee80b8c0_0 .net "t1", 0 0, v0000022bee7b7850_0;  1 drivers
v0000022bee80c360_0 .net "t2", 0 0, v0000022bee7b7c10_0;  1 drivers
v0000022bee80c2c0_0 .net "t3", 0 0, v0000022bee7b7cb0_0;  1 drivers
v0000022bee80b500_0 .net "t4", 0 0, v0000022bee7b78f0_0;  1 drivers
v0000022bee80c900_0 .net "t5", 0 0, v0000022bee7b73f0_0;  1 drivers
v0000022bee80bd20_0 .net "t6", 0 0, v0000022bee7b7e90_0;  1 drivers
v0000022bee80ccc0_0 .net "t7", 0 0, v0000022bee7b7fd0_0;  1 drivers
v0000022bee80c5e0_0 .net "t8", 0 0, v0000022bee80ce00_0;  1 drivers
S_0000022bee7a7dc0 .scope module, "d0" "DFF2rx" 5 12, 6 1 0, S_0000022bee7a7c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v0000022bee7b75d0_0 .net "D", 0 0, v0000022bee80c220_0;  alias, 1 drivers
v0000022bee7b7850_0 .var "Q", 0 0;
v0000022bee7b7710_0 .net "clk", 0 0, L_0000022bee78d870;  alias, 1 drivers
E_0000022bee791b20 .event posedge, v0000022bee7b7710_0;
S_0000022bee79f900 .scope module, "d1" "DFF2rx" 5 13, 6 1 0, S_0000022bee7a7c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v0000022bee7b7a30_0 .net "D", 0 0, v0000022bee7b7850_0;  alias, 1 drivers
v0000022bee7b7c10_0 .var "Q", 0 0;
v0000022bee7b7170_0 .net "clk", 0 0, L_0000022bee78d870;  alias, 1 drivers
S_0000022bee79fa90 .scope module, "d2" "DFF2rx" 5 14, 6 1 0, S_0000022bee7a7c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v0000022bee7b7990_0 .net "D", 0 0, v0000022bee7b7c10_0;  alias, 1 drivers
v0000022bee7b7cb0_0 .var "Q", 0 0;
v0000022bee7b7df0_0 .net "clk", 0 0, L_0000022bee78d870;  alias, 1 drivers
S_0000022bee7466a0 .scope module, "d3" "DFF2rx" 5 15, 6 1 0, S_0000022bee7a7c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v0000022bee7b77b0_0 .net "D", 0 0, v0000022bee7b7cb0_0;  alias, 1 drivers
v0000022bee7b78f0_0 .var "Q", 0 0;
v0000022bee7b7d50_0 .net "clk", 0 0, L_0000022bee78d870;  alias, 1 drivers
S_0000022bee746830 .scope module, "d4" "DFF2rx" 5 16, 6 1 0, S_0000022bee7a7c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v0000022bee7b8070_0 .net "D", 0 0, v0000022bee7b78f0_0;  alias, 1 drivers
v0000022bee7b73f0_0 .var "Q", 0 0;
v0000022bee7b7490_0 .net "clk", 0 0, L_0000022bee78d870;  alias, 1 drivers
S_0000022bee7b5c30 .scope module, "d5" "DFF2rx" 5 17, 6 1 0, S_0000022bee7a7c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v0000022bee7b7ad0_0 .net "D", 0 0, v0000022bee7b73f0_0;  alias, 1 drivers
v0000022bee7b7e90_0 .var "Q", 0 0;
v0000022bee7b7f30_0 .net "clk", 0 0, L_0000022bee78d870;  alias, 1 drivers
S_0000022bee7b5dc0 .scope module, "d6" "DFF2rx" 5 18, 6 1 0, S_0000022bee7a7c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v0000022bee7b7530_0 .net "D", 0 0, v0000022bee7b7e90_0;  alias, 1 drivers
v0000022bee7b7fd0_0 .var "Q", 0 0;
v0000022bee7b7350_0 .net "clk", 0 0, L_0000022bee78d870;  alias, 1 drivers
S_0000022bee7b5f50 .scope module, "d7" "DFF2rx" 5 19, 6 1 0, S_0000022bee7a7c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v0000022bee7b7670_0 .net "D", 0 0, v0000022bee7b7fd0_0;  alias, 1 drivers
v0000022bee80ce00_0 .var "Q", 0 0;
v0000022bee80d080_0 .net "clk", 0 0, L_0000022bee78d870;  alias, 1 drivers
    .scope S_0000022bee7a0950;
T_0 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000022bee7b72b0_0, 0, 13;
    %end;
    .thread T_0;
    .scope S_0000022bee7a0950;
T_1 ;
    %wait E_0000022bee7926a0;
    %load/vec4 v0000022bee7b72b0_0;
    %pad/u 32;
    %cmpi/u 19, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000022bee7b72b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022bee7b7210_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022bee7b72b0_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000022bee7b72b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022bee7b7210_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022bee7a7dc0;
T_2 ;
    %wait E_0000022bee791b20;
    %load/vec4 v0000022bee7b75d0_0;
    %assign/vec4 v0000022bee7b7850_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022bee79f900;
T_3 ;
    %wait E_0000022bee791b20;
    %load/vec4 v0000022bee7b7a30_0;
    %assign/vec4 v0000022bee7b7c10_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022bee79fa90;
T_4 ;
    %wait E_0000022bee791b20;
    %load/vec4 v0000022bee7b7990_0;
    %assign/vec4 v0000022bee7b7cb0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022bee7466a0;
T_5 ;
    %wait E_0000022bee791b20;
    %load/vec4 v0000022bee7b77b0_0;
    %assign/vec4 v0000022bee7b78f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022bee746830;
T_6 ;
    %wait E_0000022bee791b20;
    %load/vec4 v0000022bee7b8070_0;
    %assign/vec4 v0000022bee7b73f0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000022bee7b5c30;
T_7 ;
    %wait E_0000022bee791b20;
    %load/vec4 v0000022bee7b7ad0_0;
    %assign/vec4 v0000022bee7b7e90_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022bee7b5dc0;
T_8 ;
    %wait E_0000022bee791b20;
    %load/vec4 v0000022bee7b7530_0;
    %assign/vec4 v0000022bee7b7fd0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0000022bee7b5f50;
T_9 ;
    %wait E_0000022bee791b20;
    %load/vec4 v0000022bee7b7670_0;
    %assign/vec4 v0000022bee80ce00_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0000022bee7a07c0;
T_10 ;
    %wait E_0000022bee792660;
    %load/vec4 v0000022bee80c180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022bee80bb40_0, 0, 3;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0000022bee80b820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.8, 8;
T_10.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.8, 8;
 ; End of false expr.
    %blend;
T_10.8;
    %pad/s 3;
    %store/vec4 v0000022bee80bb40_0, 0, 3;
    %jmp T_10.6;
T_10.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000022bee80bb40_0, 0, 3;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0000022bee80cb80_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.9, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_10.10, 8;
T_10.9 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_10.10, 8;
 ; End of false expr.
    %blend;
T_10.10;
    %pad/s 3;
    %store/vec4 v0000022bee80bb40_0, 0, 3;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000022bee80bb40_0, 0, 3;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022bee80bb40_0, 0, 3;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000022bee7a07c0;
T_11 ;
    %wait E_0000022bee7925a0;
    %load/vec4 v0000022bee80cf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022bee80c180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022bee80cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022bee80b320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022bee80b640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022bee80cfe0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000022bee80bb40_0;
    %assign/vec4 v0000022bee80c180_0, 0;
    %load/vec4 v0000022bee80c180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022bee80cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022bee80b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022bee80cfe0_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022bee80cfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022bee80b320_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022bee80cfe0_0, 0;
    %load/vec4 v0000022bee80cb80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000022bee80cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022bee80b320_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022bee80cfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022bee80b320_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0000022bee80cea0_0;
    %load/vec4 v0000022bee80c680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000022bee80ba00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000022bee80c0e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000022bee80ca40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000022bee80c540_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000022bee80c400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000022bee80bdc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022bee80b640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022bee80b320_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000022bee78e7f0;
T_12 ;
    %pushi/vec4 870, 0, 10;
    %store/vec4 v0000022bee80bfa0_0, 0, 10;
    %end;
    .thread T_12;
    .scope S_0000022bee78e7f0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022bee80b280_0, 0, 1;
T_13.0 ;
    %delay 5000, 0;
    %load/vec4 v0000022bee80b280_0;
    %inv;
    %store/vec4 v0000022bee80b280_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0000022bee78e7f0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022bee80c220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022bee80c9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022bee80bbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022bee80b460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022bee80c9a0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022bee7926a0;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022bee80c7c0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0000022bee80c7c0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_14.3, 5;
    %load/vec4 v0000022bee80bfa0_0;
    %load/vec4 v0000022bee80c7c0_0;
    %part/s 1;
    %store/vec4 v0000022bee80c220_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_14.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.5, 5;
    %jmp/1 T_14.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022bee7926a0;
    %jmp T_14.4;
T_14.5 ;
    %pop/vec4 1;
    %load/vec4 v0000022bee80c7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022bee80c7c0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022bee80c220_0, 0, 1;
    %pushi/vec4 60, 0, 32;
T_14.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.7, 5;
    %jmp/1 T_14.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022bee7926a0;
    %jmp T_14.6;
T_14.7 ;
    %pop/vec4 1;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000022bee78e7f0;
T_15 ;
    %wait E_0000022bee7926a0;
    %vpi_call 2 61 "$display", "rx=%b | tick=%b | Done=%b | dataout=%b", v0000022bee80c220_0, v0000022bee80f100_0, v0000022bee80bf00_0, v0000022bee80b3c0_0 {0 0 0};
    %load/vec4 v0000022bee80bf00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0000022bee80bbe0_0;
    %nor/r;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %vpi_call 2 66 "$display", " Final Output -> dataout=%b (Done signal went high)", v0000022bee80b3c0_0 {0 0 0};
    %vpi_call 2 67 "$finish" {0 0 0};
T_15.0 ;
    %load/vec4 v0000022bee80bf00_0;
    %assign/vec4 v0000022bee80bbe0_0, 0;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\FSMRX_tb.v";
    ".\FSMRX.v";
    ".\baud_gen.v";
    ".\uart_rx.v";
    ".\DFF2rx.v";
