{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 10:42:40 2023 " "Info: Processing started: Fri Nov 10 10:42:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -48 -320 -152 -32 "clk" "" } } } } { "d:/apps/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "command_memory_block:inst14\|inst3 " "Info: Detected gated clock \"command_memory_block:inst14\|inst3\" as buffer" {  } { { "command_memory_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/command_memory_block.bdf" { { 248 616 680 296 "inst3" "" } } } } { "d:/apps/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "command_memory_block:inst14\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "command_memory_block:inst14\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\] " "Info: Detected gated clock \"command_memory_block:inst14\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\]\" as buffer" {  } { { "db/cmpr_h8j.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cmpr_h8j.tdf" 30 18 0 } } { "d:/apps/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "command_memory_block:inst14\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_vaj.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cntr_vaj.tdf" 67 8 0 } } { "d:/apps/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_vaj.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cntr_vaj.tdf" 67 8 0 } } { "d:/apps/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_vaj.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cntr_vaj.tdf" 67 8 0 } } { "d:/apps/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_vaj.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cntr_vaj.tdf" 67 8 0 } } { "d:/apps/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg0 register register_block:inst2\|lpm_dff4:inst20\|lpm_ff:lpm_ff_component\|dffs\[5\] 54.59 MHz 18.32 ns Internal " "Info: Clock \"clk\" has Internal fmax of 54.59 MHz between source memory \"command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"register_block:inst2\|lpm_dff4:inst20\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (period= 18.32 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.776 ns + Longest memory register " "Info: + Longest memory to register delay is 4.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y3; Fanout = 6; MEM Node = 'command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_v281.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/altsyncram_v281.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|q_a\[5\] 2 MEM M4K_X20_Y3 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y3; Fanout = 1; MEM Node = 'command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|q_a\[5\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_v281.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/altsyncram_v281.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.357 ns) 3.268 ns data_memory_block:inst17\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|dout\[5\]~12 3 COMB LCCOMB_X19_Y10_N16 10 " "Info: 3: + IC(1.061 ns) + CELL(0.357 ns) = 3.268 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 10; COMB Node = 'data_memory_block:inst17\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|dout\[5\]~12'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[5] data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/apps/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.309 ns) 4.776 ns register_block:inst2\|lpm_dff4:inst20\|lpm_ff:lpm_ff_component\|dffs\[5\] 4 REG LCFF_X19_Y10_N19 1 " "Info: 4: + IC(1.199 ns) + CELL(0.309 ns) = 4.776 ns; Loc. = LCFF_X19_Y10_N19; Fanout = 1; REG Node = 'register_block:inst2\|lpm_dff4:inst20\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]~12 register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/apps/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.516 ns ( 52.68 % ) " "Info: Total cell delay = 2.516 ns ( 52.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.260 ns ( 47.32 % ) " "Info: Total interconnect delay = 2.260 ns ( 47.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.776 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[5] data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]~12 register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "4.776 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 {} command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[5] {} data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]~12 {} register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.061ns 1.199ns } { 0.000ns 1.850ns 0.357ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.158 ns - Smallest " "Info: - Smallest clock skew is -4.158 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.465 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -48 -320 -152 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 74 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 74; COMB Node = 'clk~clkctrl'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -48 -320 -152 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns register_block:inst2\|lpm_dff4:inst20\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X19_Y10_N19 1 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X19_Y10_N19; Fanout = 1; REG Node = 'register_block:inst2\|lpm_dff4:inst20\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk~clkctrl register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/apps/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.623 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 6.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -48 -320 -152 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.712 ns) 3.116 ns control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[0\] 2 REG LCFF_X21_Y16_N1 22 " "Info: 2: + IC(1.550 ns) + CELL(0.712 ns) = 3.116 ns; Loc. = LCFF_X21_Y16_N1; Fanout = 22; REG Node = 'control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[0\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { clk control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_vaj.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cntr_vaj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.346 ns) 3.726 ns command_memory_block:inst14\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X21_Y16_N16 2 " "Info: 3: + IC(0.264 ns) + CELL(0.346 ns) = 3.726 ns; Loc. = LCCOMB_X21_Y16_N16; Fanout = 2; COMB Node = 'command_memory_block:inst14\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_h8j.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cmpr_h8j.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 3.977 ns command_memory_block:inst14\|inst3 4 COMB LCCOMB_X21_Y16_N14 1 " "Info: 4: + IC(0.198 ns) + CELL(0.053 ns) = 3.977 ns; Loc. = LCCOMB_X21_Y16_N14; Fanout = 1; COMB Node = 'command_memory_block:inst14\|inst3'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] command_memory_block:inst14|inst3 } "NODE_NAME" } } { "command_memory_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/command_memory_block.bdf" { { 248 616 680 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.000 ns) 5.494 ns command_memory_block:inst14\|inst3~clkctrl 5 COMB CLKCTRL_G14 8 " "Info: 5: + IC(1.517 ns) + CELL(0.000 ns) = 5.494 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'command_memory_block:inst14\|inst3~clkctrl'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { command_memory_block:inst14|inst3 command_memory_block:inst14|inst3~clkctrl } "NODE_NAME" } } { "command_memory_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/command_memory_block.bdf" { { 248 616 680 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.481 ns) 6.623 ns command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg0 6 MEM M4K_X20_Y3 6 " "Info: 6: + IC(0.648 ns) + CELL(0.481 ns) = 6.623 ns; Loc. = M4K_X20_Y3; Fanout = 6; MEM Node = 'command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { command_memory_block:inst14|inst3~clkctrl command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_v281.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/altsyncram_v281.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.446 ns ( 36.93 % ) " "Info: Total cell delay = 2.446 ns ( 36.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.177 ns ( 63.07 % ) " "Info: Total interconnect delay = 4.177 ns ( 63.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { clk control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] command_memory_block:inst14|inst3 command_memory_block:inst14|inst3~clkctrl command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { clk {} clk~combout {} control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] {} command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] {} command_memory_block:inst14|inst3 {} command_memory_block:inst14|inst3~clkctrl {} command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.550ns 0.264ns 0.198ns 1.517ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { clk control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] command_memory_block:inst14|inst3 command_memory_block:inst14|inst3~clkctrl command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { clk {} clk~combout {} control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] {} command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] {} command_memory_block:inst14|inst3 {} command_memory_block:inst14|inst3~clkctrl {} command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.550ns 0.264ns 0.198ns 1.517ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_v281.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/altsyncram_v281.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/apps/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_v281.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/altsyncram_v281.tdf" 34 2 0 } } { "lpm_ff.tdf" "" { Text "d:/apps/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.776 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[5] data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]~12 register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "4.776 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 {} command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[5] {} data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]~12 {} register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.061ns 1.199ns } { 0.000ns 1.850ns 0.357ns 0.309ns } "" } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { clk control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] command_memory_block:inst14|inst3 command_memory_block:inst14|inst3~clkctrl command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { clk {} clk~combout {} control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] {} command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] {} command_memory_block:inst14|inst3 {} command_memory_block:inst14|inst3~clkctrl {} command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.550ns 0.264ns 0.198ns 1.517ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 48 " "Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control_block:inst16\|lpm_dff3:ADDRESS_REGISTER\|lpm_ff:lpm_ff_component\|dffs\[2\] command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg2 clk 2.803 ns " "Info: Found hold time violation between source  pin or register \"control_block:inst16\|lpm_dff3:ADDRESS_REGISTER\|lpm_ff:lpm_ff_component\|dffs\[2\]\" and destination pin or register \"command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg2\" for clock \"clk\" (Hold time is 2.803 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.158 ns + Largest " "Info: + Largest clock skew is 4.158 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.623 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 6.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -48 -320 -152 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.712 ns) 3.116 ns control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[0\] 2 REG LCFF_X21_Y16_N1 22 " "Info: 2: + IC(1.550 ns) + CELL(0.712 ns) = 3.116 ns; Loc. = LCFF_X21_Y16_N1; Fanout = 22; REG Node = 'control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[0\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { clk control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_vaj.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cntr_vaj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.346 ns) 3.726 ns command_memory_block:inst14\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X21_Y16_N16 2 " "Info: 3: + IC(0.264 ns) + CELL(0.346 ns) = 3.726 ns; Loc. = LCCOMB_X21_Y16_N16; Fanout = 2; COMB Node = 'command_memory_block:inst14\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_h8j.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cmpr_h8j.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 3.977 ns command_memory_block:inst14\|inst3 4 COMB LCCOMB_X21_Y16_N14 1 " "Info: 4: + IC(0.198 ns) + CELL(0.053 ns) = 3.977 ns; Loc. = LCCOMB_X21_Y16_N14; Fanout = 1; COMB Node = 'command_memory_block:inst14\|inst3'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] command_memory_block:inst14|inst3 } "NODE_NAME" } } { "command_memory_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/command_memory_block.bdf" { { 248 616 680 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.000 ns) 5.494 ns command_memory_block:inst14\|inst3~clkctrl 5 COMB CLKCTRL_G14 8 " "Info: 5: + IC(1.517 ns) + CELL(0.000 ns) = 5.494 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'command_memory_block:inst14\|inst3~clkctrl'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { command_memory_block:inst14|inst3 command_memory_block:inst14|inst3~clkctrl } "NODE_NAME" } } { "command_memory_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/command_memory_block.bdf" { { 248 616 680 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.481 ns) 6.623 ns command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg2 6 MEM M4K_X20_Y3 6 " "Info: 6: + IC(0.648 ns) + CELL(0.481 ns) = 6.623 ns; Loc. = M4K_X20_Y3; Fanout = 6; MEM Node = 'command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { command_memory_block:inst14|inst3~clkctrl command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_v281.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/altsyncram_v281.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.446 ns ( 36.93 % ) " "Info: Total cell delay = 2.446 ns ( 36.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.177 ns ( 63.07 % ) " "Info: Total interconnect delay = 4.177 ns ( 63.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { clk control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] command_memory_block:inst14|inst3 command_memory_block:inst14|inst3~clkctrl command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { clk {} clk~combout {} control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] {} command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] {} command_memory_block:inst14|inst3 {} command_memory_block:inst14|inst3~clkctrl {} command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.550ns 0.264ns 0.198ns 1.517ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.465 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -48 -320 -152 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 74 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 74; COMB Node = 'clk~clkctrl'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -48 -320 -152 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns control_block:inst16\|lpm_dff3:ADDRESS_REGISTER\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X18_Y10_N21 2 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X18_Y10_N21; Fanout = 2; REG Node = 'control_block:inst16\|lpm_dff3:ADDRESS_REGISTER\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk~clkctrl control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/apps/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { clk control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] command_memory_block:inst14|inst3 command_memory_block:inst14|inst3~clkctrl command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { clk {} clk~combout {} control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] {} command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] {} command_memory_block:inst14|inst3 {} command_memory_block:inst14|inst3~clkctrl {} command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.550ns 0.264ns 0.198ns 1.517ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.000ns 0.481ns } "" } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/apps/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.464 ns - Shortest register memory " "Info: - Shortest register to memory delay is 1.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_block:inst16\|lpm_dff3:ADDRESS_REGISTER\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X18_Y10_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N21; Fanout = 2; REG Node = 'control_block:inst16\|lpm_dff3:ADDRESS_REGISTER\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/apps/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns control_block:inst16\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[2\]~25 2 COMB LCCOMB_X18_Y10_N20 13 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X18_Y10_N20; Fanout = 13; COMB Node = 'control_block:inst16\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[2\]~25'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2] control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]~25 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/apps/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.103 ns) 1.464 ns command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X20_Y3 6 " "Info: 3: + IC(1.120 ns) + CELL(0.103 ns) = 1.464 ns; Loc. = M4K_X20_Y3; Fanout = 6; MEM Node = 'command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]~25 command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_v281.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/altsyncram_v281.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.344 ns ( 23.50 % ) " "Info: Total cell delay = 0.344 ns ( 23.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 76.50 % ) " "Info: Total interconnect delay = 1.120 ns ( 76.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2] control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]~25 command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "1.464 ns" { control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2] {} control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]~25 {} command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.120ns } { 0.000ns 0.241ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_v281.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/altsyncram_v281.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { clk control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] command_memory_block:inst14|inst3 command_memory_block:inst14|inst3~clkctrl command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { clk {} clk~combout {} control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] {} command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] {} command_memory_block:inst14|inst3 {} command_memory_block:inst14|inst3~clkctrl {} command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.550ns 0.264ns 0.198ns 1.517ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.000ns 0.481ns } "" } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2] control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]~25 command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "1.464 ns" { control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2] {} control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]~25 {} command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.120ns } { 0.000ns 0.241ns 0.103ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk DATA_BUS\[0\] command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg0 15.054 ns memory " "Info: tco from clock \"clk\" to destination pin \"DATA_BUS\[0\]\" through memory \"command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg0\" is 15.054 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.623 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 6.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -48 -320 -152 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.712 ns) 3.116 ns control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[0\] 2 REG LCFF_X21_Y16_N1 22 " "Info: 2: + IC(1.550 ns) + CELL(0.712 ns) = 3.116 ns; Loc. = LCFF_X21_Y16_N1; Fanout = 22; REG Node = 'control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[0\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { clk control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_vaj.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cntr_vaj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.346 ns) 3.726 ns command_memory_block:inst14\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X21_Y16_N16 2 " "Info: 3: + IC(0.264 ns) + CELL(0.346 ns) = 3.726 ns; Loc. = LCCOMB_X21_Y16_N16; Fanout = 2; COMB Node = 'command_memory_block:inst14\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_h8j.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cmpr_h8j.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 3.977 ns command_memory_block:inst14\|inst3 4 COMB LCCOMB_X21_Y16_N14 1 " "Info: 4: + IC(0.198 ns) + CELL(0.053 ns) = 3.977 ns; Loc. = LCCOMB_X21_Y16_N14; Fanout = 1; COMB Node = 'command_memory_block:inst14\|inst3'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] command_memory_block:inst14|inst3 } "NODE_NAME" } } { "command_memory_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/command_memory_block.bdf" { { 248 616 680 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.000 ns) 5.494 ns command_memory_block:inst14\|inst3~clkctrl 5 COMB CLKCTRL_G14 8 " "Info: 5: + IC(1.517 ns) + CELL(0.000 ns) = 5.494 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'command_memory_block:inst14\|inst3~clkctrl'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { command_memory_block:inst14|inst3 command_memory_block:inst14|inst3~clkctrl } "NODE_NAME" } } { "command_memory_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/command_memory_block.bdf" { { 248 616 680 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.481 ns) 6.623 ns command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg0 6 MEM M4K_X20_Y3 6 " "Info: 6: + IC(0.648 ns) + CELL(0.481 ns) = 6.623 ns; Loc. = M4K_X20_Y3; Fanout = 6; MEM Node = 'command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { command_memory_block:inst14|inst3~clkctrl command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_v281.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/altsyncram_v281.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.446 ns ( 36.93 % ) " "Info: Total cell delay = 2.446 ns ( 36.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.177 ns ( 63.07 % ) " "Info: Total interconnect delay = 4.177 ns ( 63.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { clk control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] command_memory_block:inst14|inst3 command_memory_block:inst14|inst3~clkctrl command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { clk {} clk~combout {} control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] {} command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] {} command_memory_block:inst14|inst3 {} command_memory_block:inst14|inst3~clkctrl {} command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.550ns 0.264ns 0.198ns 1.517ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_v281.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/altsyncram_v281.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.295 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y3; Fanout = 6; MEM Node = 'command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_v281.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/altsyncram_v281.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y3 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y3; Fanout = 1; MEM Node = 'command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|q_a\[0\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_v281.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/altsyncram_v281.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.154 ns) 3.183 ns data_memory_block:inst17\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\]~18 3 COMB LCCOMB_X21_Y10_N6 10 " "Info: 3: + IC(1.179 ns) + CELL(0.154 ns) = 3.183 ns; Loc. = LCCOMB_X21_Y10_N6; Fanout = 10; COMB Node = 'data_memory_block:inst17\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\]~18'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[0] data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]~18 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/apps/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.170 ns) + CELL(1.942 ns) 8.295 ns DATA_BUS\[0\] 4 PIN PIN_H7 0 " "Info: 4: + IC(3.170 ns) + CELL(1.942 ns) = 8.295 ns; Loc. = PIN_H7; Fanout = 0; PIN Node = 'DATA_BUS\[0\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.112 ns" { data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]~18 DATA_BUS[0] } "NODE_NAME" } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 488 616 793 504 "DATA_BUS\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.946 ns ( 47.57 % ) " "Info: Total cell delay = 3.946 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.349 ns ( 52.43 % ) " "Info: Total interconnect delay = 4.349 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.295 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[0] data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]~18 DATA_BUS[0] } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "8.295 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 {} command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[0] {} data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]~18 {} DATA_BUS[0] {} } { 0.000ns 0.000ns 1.179ns 3.170ns } { 0.000ns 1.850ns 0.154ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { clk control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] command_memory_block:inst14|inst3 command_memory_block:inst14|inst3~clkctrl command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { clk {} clk~combout {} control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] {} command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] {} command_memory_block:inst14|inst3 {} command_memory_block:inst14|inst3~clkctrl {} command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.550ns 0.264ns 0.198ns 1.517ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.000ns 0.481ns } "" } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.295 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[0] data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]~18 DATA_BUS[0] } "NODE_NAME" } } { "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91/quartus/bin/Technology_Viewer.qrui" "8.295 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0~porta_address_reg0 {} command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[0] {} data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]~18 {} DATA_BUS[0] {} } { 0.000ns 0.000ns 1.179ns 3.170ns } { 0.000ns 1.850ns 0.154ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 10:42:40 2023 " "Info: Processing ended: Fri Nov 10 10:42:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
