0.6
2019.2
Nov  6 2019
21:42:20
/home/xuc/Documents/GitHub/xucpu/thinpad_top.sim/sim_1/impl/func/xsim/tb_func_impl.v,1720791106,verilog,,/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/28F640P30.v,,ALU;BaudTickGen;BaudTickGen__parameterized0;CPU;EX_MEM;ID_EX;IF_ID;MEM_WB;PC;RAM;RegFile;async_receiver;async_transmitter;glbl;thinpad_top,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/xucpu,,,,,
/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/28F640P30.v,1717066642,verilog,,/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/clock.v,/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/def.h;/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/data.h;/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/UserData.h;/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/BankLib.h;/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/xucpu,,,,,
/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/clock.v,1717066642,verilog,,/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/sram_model.v,,clock,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/xucpu,,,,,
/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/BankLib.h,1717066642,verilog,,,/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/def.h;/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/data.h;/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1717066642,verilog,,,,,,,,,,,,
/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/TimingData.h,1717066642,verilog,,,/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/data.h;/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/UserData.h,1717066642,verilog,,,,,,,,,,,,
/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/data.h,1717066642,verilog,,,/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/include/def.h,1717066642,verilog,,,,,,,,,,,,
/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/sram_model.v,1717066642,verilog,,,,sram_model,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/xucpu,,,,,
/home/xuc/Documents/GitHub/xucpu/thinpad_top.srcs/sim_1/new/tb.sv,1720709909,systemVerilog,,,,tb,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/xucpu,,,,,
