/*
 * Copyright (c) 2014, The Linux Foundation. All rights reserved.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _DT_BINDINGS_RESET_IPQ_40XX_H
#define _DT_BINDINGS_RESET_IPQ_40XX_H

#define WIFI0_CPU_INIT_RESET			0
#define WIFI0_RADIO_SRIF_RESET			1
#define WIFI0_RADIO_WARM_RESET			2
#define WIFI0_RADIO_COLD_RESET			3
#define WIFI0_CORE_WARM_RESET			4
#define WIFI0_CORE_COLD_RESET			5
#define WIFI1_CPU_INIT_RESET			6
#define WIFI1_RADIO_SRIF_RESET			7
#define WIFI1_RADIO_WARM_RESET			8
#define WIFI1_RADIO_COLD_RESET			9
#define WIFI1_CORE_WARM_RESET			10
#define WIFI1_CORE_COLD_RESET			11
#define USB3_UNIPHY_PHY_ARES			12
#define USB3_HSPHY_POR_ARES			13
#define USB3_HSPHY_S_ARES			14
#define USB2_HSPHY_POR_ARES			15
#define USB2_HSPHY_S_ARES			16
#define PCIE_PHY_AHB_ARES			17
#define PCIE_AHB_ARES				18
#define PCIE_PWR_ARES				19
#define PCIE_PIPE_STICKY_ARES			20
#define PCIE_AXI_M_STICKY_ARES			21
#define PCIE_PHY_ARES				22
#define PCIE_PARF_XPU_ARES			23
#define PCIE_AXI_S_XPU_ARES			24
#define PCIE_AXI_M_VMIDMT_ARES			25
#define PCIE_PIPE_ARES				26
#define PCIE_AXI_S_ARES				27
#define PCIE_AXI_M_ARES				28
#define ESS_RESET				29
#define AUDIO_BLK_ARES				30

#endif
