<?xml version="1.0" encoding="UTF-8"?>
<Network xmlns="http://www.xmos.com"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.xmos.com http://www.xmos.com">
  <Type>Board</Type>
  <Name>Swallow Ethernet Board with 256Mbit SDRAM</Name>
  
  <Declarations>
    <Declaration>core stdcore[1]</Declaration>
  </Declarations>

  <Packages>
    <Package id="0" Type="XS1-L1A-TQ128">
      <Nodes>
        <!-- 
           The routing ID depends on the position of the board WRT the Swallow grid.
           0x0001 is top-left, 0x0005 is the next one, then 0x0009, 0x000d, ... , 0x00fd
           Routing along the bottom is possible too, where the top 8-bits are the same
           as the bottom row of cores. Top-attached boards are more flexible though, as
           the height of the grid is irrelevant to their correct operation.
        -->
        <Node Id="0" InPackageId="0" Type="XS1-L1A" RoutingId="0x0001" Oscillator="25MHz" ReferenceFrequency="100MHz" SystemFrequency="500MHz">
          <RoutingTable>
            <Bits>
              <!--
                All traffic goes into grid except XSCOPE.
                This means we have our own, local XSCOPE route.
                The grid has its own. That's multiple XTAGs with node ID 0x8000
                in the system... insane? Probably.
              -->
              <Bit direction="0" number="0"/>
              <Bit direction="0" number="1"/>
              <Bit direction="0" number="2"/>
              <Bit direction="0" number="3"/>
              <Bit direction="0" number="4"/>
              <Bit direction="0" number="5"/>
              <Bit direction="0" number="6"/>
              <Bit direction="0" number="7"/>
              <Bit direction="0" number="8"/>
              <Bit direction="0" number="9"/>
              <Bit direction="0" number="10"/>
              <Bit direction="0" number="11"/>
              <Bit direction="0" number="12"/>
              <Bit direction="0" number="13"/>
              <Bit direction="0" number="14"/>
              <Bit direction="1" number="15"/>
            </Bits>
            <Links>
              <!--
                Direction 1 is XSCOPE, 0 is to the grid but we do not declare
                the link as it is enabled dynamically.
                XLD = 1 if on top of grid, XLC = 1 if underneath it
              -->
              <Link name="XLD" direction="1"/>
            </Links>
          </RoutingTable>
          <Boot>
            <Source Location="SPI:bootFlash"/>
          </Boot>
          
          <Core Number="0" Reference="stdcore[0]">

            <!-- GPIO ports -->
	    <!-- LEDs are overloaded: L1_LED is SPI_CLK ; MEM_LED is P4B0, SPI_SI is GPIO 1, SPI_ SO is GPIO2, SPI_SS is GPIO3-->
            <Port Location="XS1_PORT_1C" Name="L1_LED"/> <!-- also GPIO4 on the board -->
            <Port Location="XS1_PORT_1D" Name="GPIO1"/>
            <Port Location="XS1_PORT_1A" Name="GPIO2"/> <!--  SPI flash lines -->
            <Port Location="XS1_PORT_1B" Name="GPIO3"/>
                   
	    <!-- SDRAM Ports -->
            <Port Location="XS1_PORT_16B" Name="SDRAM_DA"/> <!--  SDRAM Data and address pins -->
            <Port Location="XS1_PORT_4A" Name="SDRAM_CONTROL_1"/> <!-- Pins: 0: CS_N ; 1: WE_N ; 2: RAS_N; 3: CAS_N -->
            <Port Location="XS1_PORT_4B" Name="SDRAM_CONTROL_2"/> <!-- Pins 0: MEM_LED ; 1: D_CLK_EN ; 2: P4B2 ; 3: P4B3 -->
            <Port Location="XS1_PORT_1F" Name="SDRAM_DQM"/> <!--  SDRAM DQM line -->
            <Port Location="XS1_PORT_1E" Name="SDRAM_CLK"/> <!--  SDRAM Clock line -->
            
	    <!-- Ethernet slice ports (PCIe header) -->
            <Port Location="XS1_PORT_4C" Name="ETH_RXD"/> <!--  4 bit receive data -->
            <Port Location="XS1_PORT_4D" Name="ETH_TXD"/> <!--  4 bit transmit data -->
            <Port Location="XS1_PORT_1G" Name="ETH_RX_CLK"/> <!--  Receive clock -->
            <Port Location="XS1_PORT_1L" Name="ETH_TX_EN"/> <!--  Transmit enable -->
            <Port Location="XS1_PORT_1K" Name="ETH_TX_CLK"/> <!--  Transmit clock -->
            <Port Location="XS1_PORT_1J" Name="ETH_MDC"/> <!--  I2C clock -->
            <Port Location="XS1_PORT_1I" Name="ETH_MDIO"/> <!--  I2C data -->
            <Port Location="XS1_PORT_1H" Name="ETH_RX_DV"/> <!--  Receive data valid -->
            <Port Location="XS1_PORT_4E" Name="ETH_RX_ERR"/> <!-- RX Error -->
            <Port Location="XS1_PORT_1P" Name="ETH_TIMING"/> <!-- Lite mode timing -->
         </Core>
        </Node>
      </Nodes>
    </Package>
  </Packages>
            
  <Links>

    <!-- XLinks disabled for single board connectivity, but both XLC & XLD are available over 5 bit ports -->
    <!-- when enabling an off-board link, set XSCOPE to other link here and with jumper on board -->


  <!-- XSCOPE -->
	<Link Encoding="2wire" Delays="8,8" Flags="XSCOPE">
	  <!-- Use XLD if board connected to grid at top, XLC for bottom. Check jumper! -->
	  <LinkEndpoint NodeId="0" Link="XLD"/>
	  <LinkEndpoint RoutingId="0x8000" Chanend="1"/>
	</Link>
  </Links>
            
  <ExternalDevices>
    <Device NodeId="0" Core="0" Class="SPIFlash" Name="bootFlash" Type="FL064K1F"> <!-- is AT25FS010 compatible -->
     <!--  <Device NodeId="0" Core="0" Class="SPIFlash" Name="bootFlash" Type="AT25FS010"> -->
      <Attribute Name="PORT_SPI_MISO" Value="GPIO2"/>
      <Attribute Name="PORT_SPI_SS"   Value="GPIO3"/>
      <Attribute Name="PORT_SPI_CLK"  Value="L1_LED"/> <!-- LED is MUXED with SCLK -->
      <Attribute Name="PORT_SPI_MOSI" Value="GPIO1"/>
    </Device>
  </ExternalDevices>

  <JTAGChain>
     <JTAGDevice NodeId="0"/>
  </JTAGChain>

</Network>
