-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.2 (win64) Build 928826 Thu Jun  5 18:17:50 MDT 2014
-- Date        : Wed Jun 25 17:28:33 2014
-- Host        : XCODAUGHTRY30 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               c:/vivado/TSC/2014/versionControl/fromNaveen/example_design_scripts_2014_2/ip/axi_chip2chip_0/axi_chip2chip_0_funcsim.vhdl
-- Design      : axi_chip2chip_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_cir_buf is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    send_ch0 : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_cir_buf : entity is "axi_chip2chip_v4_2_cir_buf";
end axi_chip2chip_0_axi_chip2chip_v4_2_cir_buf;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_cir_buf is
  signal \^o1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ar_ch_fc : STD_LOGIC;
  signal aw_ch_fc : STD_LOGIC;
  signal \axi_chip2chip_tdm_inst/int_ch1_ready46_out\ : STD_LOGIC;
  signal \axi_chip2chip_tdm_inst/int_ch1_ready5\ : STD_LOGIC;
  signal \axi_chip2chip_tdm_inst/p_12_in\ : STD_LOGIC;
  signal \n_0_data_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_mem[0][4]_i_1\ : STD_LOGIC;
  signal \n_0_mem[1][4]_i_1\ : STD_LOGIC;
  signal \n_0_mem[2][4]_i_1\ : STD_LOGIC;
  signal \n_0_mem[3][4]_i_1\ : STD_LOGIC;
  signal \n_0_mem_reg[0][0]\ : STD_LOGIC;
  signal \n_0_mem_reg[0][1]\ : STD_LOGIC;
  signal \n_0_mem_reg[0][2]\ : STD_LOGIC;
  signal \n_0_mem_reg[0][3]\ : STD_LOGIC;
  signal \n_0_mem_reg[0][4]\ : STD_LOGIC;
  signal \n_0_mem_reg[1][0]\ : STD_LOGIC;
  signal \n_0_mem_reg[1][1]\ : STD_LOGIC;
  signal \n_0_mem_reg[1][2]\ : STD_LOGIC;
  signal \n_0_mem_reg[1][3]\ : STD_LOGIC;
  signal \n_0_mem_reg[1][4]\ : STD_LOGIC;
  signal \n_0_mem_reg[2][0]\ : STD_LOGIC;
  signal \n_0_mem_reg[2][1]\ : STD_LOGIC;
  signal \n_0_mem_reg[2][2]\ : STD_LOGIC;
  signal \n_0_mem_reg[2][3]\ : STD_LOGIC;
  signal \n_0_mem_reg[2][4]\ : STD_LOGIC;
  signal \n_0_mem_reg[3][0]\ : STD_LOGIC;
  signal \n_0_mem_reg[3][1]\ : STD_LOGIC;
  signal \n_0_mem_reg[3][2]\ : STD_LOGIC;
  signal \n_0_mem_reg[3][3]\ : STD_LOGIC;
  signal \n_0_mem_reg[3][4]\ : STD_LOGIC;
  signal \n_0_rd_ptr[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_ptr[1]_i_1\ : STD_LOGIC;
  signal \n_0_wr_ptr[0]_i_1\ : STD_LOGIC;
  signal \n_0_wr_ptr[1]_i_1\ : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \slot_select[3]_i_4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \slot_select[3]_i_5\ : label is "soft_lutpair110";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \wr_ptr[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair111";
begin
  O1(2 downto 0) <= \^o1\(2 downto 0);
\data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_mem_reg[3][0]\,
      I1 => \n_0_mem_reg[1][0]\,
      I2 => rd_ptr(0),
      I3 => \n_0_mem_reg[2][0]\,
      I4 => rd_ptr(1),
      I5 => \n_0_mem_reg[0][0]\,
      O => \n_0_data_out[0]_i_1\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_mem_reg[3][1]\,
      I1 => \n_0_mem_reg[1][1]\,
      I2 => rd_ptr(0),
      I3 => \n_0_mem_reg[2][1]\,
      I4 => rd_ptr(1),
      I5 => \n_0_mem_reg[0][1]\,
      O => \n_0_data_out[1]_i_1\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_mem_reg[3][2]\,
      I1 => \n_0_mem_reg[1][2]\,
      I2 => rd_ptr(0),
      I3 => \n_0_mem_reg[2][2]\,
      I4 => rd_ptr(1),
      I5 => \n_0_mem_reg[0][2]\,
      O => \n_0_data_out[2]_i_1\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_mem_reg[3][3]\,
      I1 => \n_0_mem_reg[1][3]\,
      I2 => rd_ptr(0),
      I3 => \n_0_mem_reg[2][3]\,
      I4 => rd_ptr(1),
      I5 => \n_0_mem_reg[0][3]\,
      O => \n_0_data_out[3]_i_1\
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_mem_reg[3][4]\,
      I1 => \n_0_mem_reg[1][4]\,
      I2 => rd_ptr(0),
      I3 => \n_0_mem_reg[2][4]\,
      I4 => rd_ptr(1),
      I5 => \n_0_mem_reg[0][4]\,
      O => \n_0_data_out[4]_i_1\
    );
\data_out_reg[0]\: unisim.vcomponents.FDCE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => SR(0),
      D => \n_0_data_out[0]_i_1\,
      Q => \^o1\(0)
    );
\data_out_reg[1]\: unisim.vcomponents.FDCE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => SR(0),
      D => \n_0_data_out[1]_i_1\,
      Q => \^o1\(1)
    );
\data_out_reg[2]\: unisim.vcomponents.FDCE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => SR(0),
      D => \n_0_data_out[2]_i_1\,
      Q => aw_ch_fc
    );
\data_out_reg[3]\: unisim.vcomponents.FDCE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => SR(0),
      D => \n_0_data_out[3]_i_1\,
      Q => ar_ch_fc
    );
\data_out_reg[4]\: unisim.vcomponents.FDCE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => SR(0),
      D => \n_0_data_out[4]_i_1\,
      Q => \^o1\(2)
    );
\mem[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => \n_0_mem[0][4]_i_1\
    );
\mem[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => \n_0_mem[1][4]_i_1\
    );
\mem[2][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_ptr(1),
      I1 => wr_ptr(0),
      O => \n_0_mem[2][4]_i_1\
    );
\mem[3][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => \n_0_mem[3][4]_i_1\
    );
\mem_reg[0][0]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[0][4]_i_1\,
      CLR => SR(0),
      D => I5(0),
      Q => \n_0_mem_reg[0][0]\
    );
\mem_reg[0][1]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[0][4]_i_1\,
      CLR => SR(0),
      D => I5(1),
      Q => \n_0_mem_reg[0][1]\
    );
\mem_reg[0][2]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[0][4]_i_1\,
      CLR => SR(0),
      D => I5(2),
      Q => \n_0_mem_reg[0][2]\
    );
\mem_reg[0][3]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[0][4]_i_1\,
      CLR => SR(0),
      D => I5(3),
      Q => \n_0_mem_reg[0][3]\
    );
\mem_reg[0][4]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[0][4]_i_1\,
      CLR => SR(0),
      D => I5(4),
      Q => \n_0_mem_reg[0][4]\
    );
\mem_reg[1][0]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[1][4]_i_1\,
      CLR => SR(0),
      D => I5(0),
      Q => \n_0_mem_reg[1][0]\
    );
\mem_reg[1][1]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[1][4]_i_1\,
      CLR => SR(0),
      D => I5(1),
      Q => \n_0_mem_reg[1][1]\
    );
\mem_reg[1][2]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[1][4]_i_1\,
      CLR => SR(0),
      D => I5(2),
      Q => \n_0_mem_reg[1][2]\
    );
\mem_reg[1][3]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[1][4]_i_1\,
      CLR => SR(0),
      D => I5(3),
      Q => \n_0_mem_reg[1][3]\
    );
\mem_reg[1][4]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[1][4]_i_1\,
      CLR => SR(0),
      D => I5(4),
      Q => \n_0_mem_reg[1][4]\
    );
\mem_reg[2][0]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[2][4]_i_1\,
      CLR => SR(0),
      D => I5(0),
      Q => \n_0_mem_reg[2][0]\
    );
\mem_reg[2][1]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[2][4]_i_1\,
      CLR => SR(0),
      D => I5(1),
      Q => \n_0_mem_reg[2][1]\
    );
\mem_reg[2][2]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[2][4]_i_1\,
      CLR => SR(0),
      D => I5(2),
      Q => \n_0_mem_reg[2][2]\
    );
\mem_reg[2][3]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[2][4]_i_1\,
      CLR => SR(0),
      D => I5(3),
      Q => \n_0_mem_reg[2][3]\
    );
\mem_reg[2][4]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[2][4]_i_1\,
      CLR => SR(0),
      D => I5(4),
      Q => \n_0_mem_reg[2][4]\
    );
\mem_reg[3][0]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[3][4]_i_1\,
      CLR => SR(0),
      D => I5(0),
      Q => \n_0_mem_reg[3][0]\
    );
\mem_reg[3][1]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[3][4]_i_1\,
      CLR => SR(0),
      D => I5(1),
      Q => \n_0_mem_reg[3][1]\
    );
\mem_reg[3][2]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[3][4]_i_1\,
      CLR => SR(0),
      D => I5(2),
      Q => \n_0_mem_reg[3][2]\
    );
\mem_reg[3][3]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[3][4]_i_1\,
      CLR => SR(0),
      D => I5(3),
      Q => \n_0_mem_reg[3][3]\
    );
\mem_reg[3][4]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[3][4]_i_1\,
      CLR => SR(0),
      D => I5(4),
      Q => \n_0_mem_reg[3][4]\
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rd_ptr(0),
      O => \n_0_rd_ptr[0]_i_1\
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      O => \n_0_rd_ptr[1]_i_1\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDCE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => SR(0),
      D => \n_0_rd_ptr[0]_i_1\,
      Q => rd_ptr(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDPE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_rd_ptr[1]_i_1\,
      PRE => SR(0),
      Q => rd_ptr(1)
    );
\slot_select[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002020200"
    )
    port map (
      I0 => Q(0),
      I1 => empty_fwft_i,
      I2 => aw_ch_fc,
      I3 => I1,
      I4 => p_1_in,
      I5 => \axi_chip2chip_tdm_inst/int_ch1_ready5\,
      O => D(0)
    );
\slot_select[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002020200"
    )
    port map (
      I0 => Q(0),
      I1 => I2,
      I2 => ar_ch_fc,
      I3 => p_1_in,
      I4 => I1,
      I5 => \axi_chip2chip_tdm_inst/p_12_in\,
      O => D(1)
    );
\slot_select[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808080A"
    )
    port map (
      I0 => \axi_chip2chip_tdm_inst/int_ch1_ready46_out\,
      I1 => I4,
      I2 => send_ch0,
      I3 => \axi_chip2chip_tdm_inst/int_ch1_ready5\,
      I4 => \axi_chip2chip_tdm_inst/p_12_in\,
      O => D(2)
    );
\slot_select[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \^o1\(2),
      I1 => I3,
      I2 => Q(0),
      O => \axi_chip2chip_tdm_inst/int_ch1_ready46_out\
    );
\slot_select[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => ar_ch_fc,
      I1 => I2,
      I2 => Q(0),
      O => \axi_chip2chip_tdm_inst/int_ch1_ready5\
    );
\slot_select[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => aw_ch_fc,
      I1 => empty_fwft_i,
      I2 => Q(0),
      O => \axi_chip2chip_tdm_inst/p_12_in\
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_ptr(0),
      O => \n_0_wr_ptr[0]_i_1\
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => \n_0_wr_ptr[1]_i_1\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => SR(0),
      D => \n_0_wr_ptr[0]_i_1\,
      Q => wr_ptr(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => SR(0),
      D => \n_0_wr_ptr[1]_i_1\,
      Q => wr_ptr(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_axi_chip2chip_v4_2_cir_buf__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O4 : out STD_LOGIC;
    tx_ch0_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    reset : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_axi_chip2chip_v4_2_cir_buf__parameterized0\ : entity is "axi_chip2chip_v4_2_cir_buf";
end \axi_chip2chip_0_axi_chip2chip_v4_2_cir_buf__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_axi_chip2chip_v4_2_cir_buf__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_data_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_data_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_mem[0][3]_i_1\ : STD_LOGIC;
  signal \n_0_mem[1][3]_i_1\ : STD_LOGIC;
  signal \n_0_mem[2][3]_i_1\ : STD_LOGIC;
  signal \n_0_mem[3][3]_i_1\ : STD_LOGIC;
  signal \n_0_mem_reg[0][0]\ : STD_LOGIC;
  signal \n_0_mem_reg[0][1]\ : STD_LOGIC;
  signal \n_0_mem_reg[0][2]\ : STD_LOGIC;
  signal \n_0_mem_reg[0][3]\ : STD_LOGIC;
  signal \n_0_mem_reg[1][0]\ : STD_LOGIC;
  signal \n_0_mem_reg[1][1]\ : STD_LOGIC;
  signal \n_0_mem_reg[1][2]\ : STD_LOGIC;
  signal \n_0_mem_reg[1][3]\ : STD_LOGIC;
  signal \n_0_mem_reg[2][0]\ : STD_LOGIC;
  signal \n_0_mem_reg[2][1]\ : STD_LOGIC;
  signal \n_0_mem_reg[2][2]\ : STD_LOGIC;
  signal \n_0_mem_reg[2][3]\ : STD_LOGIC;
  signal \n_0_mem_reg[3][0]\ : STD_LOGIC;
  signal \n_0_mem_reg[3][1]\ : STD_LOGIC;
  signal \n_0_mem_reg[3][2]\ : STD_LOGIC;
  signal \n_0_mem_reg[3][3]\ : STD_LOGIC;
  signal \n_0_rd_ptr[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_ptr[1]_i_1\ : STD_LOGIC;
  signal \n_0_wr_ptr[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_wr_ptr[1]_i_1__0\ : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_calib_intr_gen.cal_nibble[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_onehot_calib_intr_gen.cal_nibble[4]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_onehot_calib_intr_gen.cal_nibble[7]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \calib_intr_gen.send_calib_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \calib_intr_gen.send_ch0_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[3]_i_1\ : label is "soft_lutpair117";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \wr_ptr[0]_i_1__0\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__0\ : label is "soft_lutpair120";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\FSM_onehot_calib_intr_gen.cal_nibble[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => D(0)
    );
\FSM_onehot_calib_intr_gen.cal_nibble[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => D(1)
    );
\FSM_onehot_calib_intr_gen.cal_nibble[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => D(2)
    );
\FSM_onehot_calib_intr_gen.cal_nibble[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => reset,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => I7(0)
    );
\calib_intr_gen.send_calib_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => O2
    );
\calib_intr_gen.send_ch0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
    port map (
      I0 => tx_ch0_valid,
      I1 => I1,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => O1
    );
\calib_intr_gen.send_intr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => tx_ch0_valid,
      I1 => I1,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => reset,
      O => O4
    );
\calib_intr_gen.tx_ch0_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => tx_ch0_valid,
      I1 => I1,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => E(0)
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_mem_reg[3][0]\,
      I1 => \n_0_mem_reg[1][0]\,
      I2 => rd_ptr(0),
      I3 => \n_0_mem_reg[2][0]\,
      I4 => rd_ptr(1),
      I5 => \n_0_mem_reg[0][0]\,
      O => \n_0_data_out[0]_i_1\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_mem_reg[3][1]\,
      I1 => \n_0_mem_reg[1][1]\,
      I2 => rd_ptr(0),
      I3 => \n_0_mem_reg[2][1]\,
      I4 => rd_ptr(1),
      I5 => \n_0_mem_reg[0][1]\,
      O => \n_0_data_out[1]_i_1\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_mem_reg[3][2]\,
      I1 => \n_0_mem_reg[1][2]\,
      I2 => rd_ptr(0),
      I3 => \n_0_mem_reg[2][2]\,
      I4 => rd_ptr(1),
      I5 => \n_0_mem_reg[0][2]\,
      O => \n_0_data_out[2]_i_1\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_mem_reg[3][3]\,
      I1 => \n_0_mem_reg[1][3]\,
      I2 => rd_ptr(0),
      I3 => \n_0_mem_reg[2][3]\,
      I4 => rd_ptr(1),
      I5 => \n_0_mem_reg[0][3]\,
      O => \n_0_data_out[3]_i_1\
    );
\data_out_reg[0]\: unisim.vcomponents.FDCE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I2,
      D => \n_0_data_out[0]_i_1\,
      Q => \^q\(0)
    );
\data_out_reg[1]\: unisim.vcomponents.FDCE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I2,
      D => \n_0_data_out[1]_i_1\,
      Q => \^q\(1)
    );
\data_out_reg[2]\: unisim.vcomponents.FDCE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I2,
      D => \n_0_data_out[2]_i_1\,
      Q => \^q\(2)
    );
\data_out_reg[3]\: unisim.vcomponents.FDCE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I2,
      D => \n_0_data_out[3]_i_1\,
      Q => \^q\(3)
    );
\mem[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => \n_0_mem[0][3]_i_1\
    );
\mem[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => \n_0_mem[1][3]_i_1\
    );
\mem[2][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_ptr(1),
      I1 => wr_ptr(0),
      O => \n_0_mem[2][3]_i_1\
    );
\mem[3][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => \n_0_mem[3][3]_i_1\
    );
\mem_reg[0][0]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[0][3]_i_1\,
      CLR => I2,
      D => I3(0),
      Q => \n_0_mem_reg[0][0]\
    );
\mem_reg[0][1]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[0][3]_i_1\,
      CLR => I2,
      D => I3(1),
      Q => \n_0_mem_reg[0][1]\
    );
\mem_reg[0][2]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[0][3]_i_1\,
      CLR => I2,
      D => I3(2),
      Q => \n_0_mem_reg[0][2]\
    );
\mem_reg[0][3]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[0][3]_i_1\,
      CLR => I2,
      D => I3(3),
      Q => \n_0_mem_reg[0][3]\
    );
\mem_reg[1][0]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[1][3]_i_1\,
      CLR => I2,
      D => I3(0),
      Q => \n_0_mem_reg[1][0]\
    );
\mem_reg[1][1]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[1][3]_i_1\,
      CLR => I2,
      D => I3(1),
      Q => \n_0_mem_reg[1][1]\
    );
\mem_reg[1][2]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[1][3]_i_1\,
      CLR => I2,
      D => I3(2),
      Q => \n_0_mem_reg[1][2]\
    );
\mem_reg[1][3]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[1][3]_i_1\,
      CLR => I2,
      D => I3(3),
      Q => \n_0_mem_reg[1][3]\
    );
\mem_reg[2][0]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[2][3]_i_1\,
      CLR => I2,
      D => I3(0),
      Q => \n_0_mem_reg[2][0]\
    );
\mem_reg[2][1]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[2][3]_i_1\,
      CLR => I2,
      D => I3(1),
      Q => \n_0_mem_reg[2][1]\
    );
\mem_reg[2][2]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[2][3]_i_1\,
      CLR => I2,
      D => I3(2),
      Q => \n_0_mem_reg[2][2]\
    );
\mem_reg[2][3]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[2][3]_i_1\,
      CLR => I2,
      D => I3(3),
      Q => \n_0_mem_reg[2][3]\
    );
\mem_reg[3][0]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[3][3]_i_1\,
      CLR => I2,
      D => I3(0),
      Q => \n_0_mem_reg[3][0]\
    );
\mem_reg[3][1]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[3][3]_i_1\,
      CLR => I2,
      D => I3(1),
      Q => \n_0_mem_reg[3][1]\
    );
\mem_reg[3][2]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[3][3]_i_1\,
      CLR => I2,
      D => I3(2),
      Q => \n_0_mem_reg[3][2]\
    );
\mem_reg[3][3]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => \n_0_mem[3][3]_i_1\,
      CLR => I2,
      D => I3(3),
      Q => \n_0_mem_reg[3][3]\
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rd_ptr(0),
      O => \n_0_rd_ptr[0]_i_1\
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      O => \n_0_rd_ptr[1]_i_1\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDCE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I2,
      D => \n_0_rd_ptr[0]_i_1\,
      Q => rd_ptr(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDPE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_rd_ptr[1]_i_1\,
      PRE => I2,
      Q => rd_ptr(1)
    );
\wr_ptr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_ptr(0),
      O => \n_0_wr_ptr[0]_i_1__0\
    );
\wr_ptr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => \n_0_wr_ptr[1]_i_1__0\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I2,
      D => \n_0_wr_ptr[0]_i_1__0\,
      Q => wr_ptr(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I2,
      D => \n_0_wr_ptr[1]_i_1__0\,
      Q => wr_ptr(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_clk_gen is
  port (
    O1 : out STD_LOGIC;
    clk_ph_out : out STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    axi_c2c_selio_rx_clk_in : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_clk_gen : entity is "axi_chip2chip_v4_2_clk_gen";
end axi_chip2chip_0_axi_chip2chip_v4_2_clk_gen;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_clk_gen is
  signal clk_in_ibufg : STD_LOGIC;
  signal clk_locked : STD_LOGIC;
  signal clk_out : STD_LOGIC;
  signal clkfbout : STD_LOGIC;
  signal clkfbout_bufg : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute box_type : string;
  attribute box_type of bufg_inst : label is "PRIMITIVE";
  attribute box_type of fb_bufg_inst : label is "PRIMITIVE";
  attribute box_type of mmcm_adv_inst : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \single_end_clk_gen.ibufg_clk_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \single_end_clk_gen.ibufg_clk_inst\ : label is "0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \single_end_clk_gen.ibufg_clk_inst\ : label is "IBUFG";
  attribute box_type of \single_end_clk_gen.ibufg_clk_inst\ : label is "PRIMITIVE";
begin
bufg_inst: unisim.vcomponents.BUFG
    port map (
      I => clk_out,
      O => clk_ph_out
    );
fb_bufg_inst: unisim.vcomponents.BUFG
    port map (
      I => clkfbout,
      O => clkfbout_bufg
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 10.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 10.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 90.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 1,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
    port map (
      CLKFBIN => clkfbout_bufg,
      CLKFBOUT => clkfbout,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_in_ibufg,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_out,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6) => '0',
      DADDR(5) => '0',
      DADDR(4) => '0',
      DADDR(3) => '0',
      DADDR(2) => '0',
      DADDR(1) => '0',
      DADDR(0) => '0',
      DCLK => '0',
      DEN => '0',
      DI(15) => '0',
      DI(14) => '0',
      DI(13) => '0',
      DI(12) => '0',
      DI(11) => '0',
      DI(10) => '0',
      DI(9) => '0',
      DI(8) => '0',
      DI(7) => '0',
      DI(6) => '0',
      DI(5) => '0',
      DI(4) => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => clk_locked,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => reset
    );
\single_end_clk_gen.ibufg_clk_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_clk_in,
      O => clk_in_ibufg
    );
sync_reset_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => s_aresetn,
      I1 => clk_locked,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_decoder is
  port (
    rd_ch_data_valid : out STD_LOGIC;
    br_ch_data_valid : out STD_LOGIC;
    I45 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    rx_user_data_valid_flop : in STD_LOGIC;
    rx_phy_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_decoder : entity is "axi_chip2chip_v4_2_decoder";
end axi_chip2chip_0_axi_chip2chip_v4_2_decoder;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_decoder is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ch0_valid0 : STD_LOGIC;
  signal ch1_valid0 : STD_LOGIC;
  signal ch2_valid0 : STD_LOGIC;
  signal \n_0_data_out_reg[11]\ : STD_LOGIC;
  signal \^rd_ch_data_valid\ : STD_LOGIC;
  signal rx_ch0_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ch0_valid_i_1 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of ch1_valid_i_1 : label is "soft_lutpair63";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
  rd_ch_data_valid <= \^rd_ch_data_valid\;
ch0_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I2(1),
      I1 => I2(0),
      I2 => rx_user_data_valid_flop,
      I3 => rx_phy_ready,
      I4 => I2(5),
      O => ch0_valid0
    );
ch0_valid_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => ch0_valid0,
      Q => rx_ch0_valid,
      R => SR(0)
    );
ch1_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => I2(0),
      I1 => I2(1),
      I2 => rx_user_data_valid_flop,
      I3 => rx_phy_ready,
      I4 => I2(5),
      O => ch1_valid0
    );
ch1_valid_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => ch1_valid0,
      Q => \^rd_ch_data_valid\,
      R => SR(0)
    );
ch2_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => I2(1),
      I1 => I2(0),
      I2 => rx_user_data_valid_flop,
      I3 => rx_phy_ready,
      I4 => I2(5),
      O => ch2_valid0
    );
ch2_valid_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => ch2_valid0,
      Q => br_ch_data_valid,
      R => SR(0)
    );
\ctrl_info_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(2),
      Q => O1(0),
      R => SR(0)
    );
\ctrl_info_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(3),
      Q => O1(1),
      R => SR(0)
    );
\ctrl_info_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(4),
      Q => O1(2),
      R => SR(0)
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(6),
      Q => \^q\(0),
      R => SR(0)
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(16),
      Q => \^q\(10),
      R => SR(0)
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(17),
      Q => \n_0_data_out_reg[11]\,
      R => SR(0)
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(7),
      Q => \^q\(1),
      R => SR(0)
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(8),
      Q => \^q\(2),
      R => SR(0)
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(9),
      Q => \^q\(3),
      R => SR(0)
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(10),
      Q => \^q\(4),
      R => SR(0)
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(11),
      Q => \^q\(5),
      R => SR(0)
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(12),
      Q => \^q\(6),
      R => SR(0)
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(13),
      Q => \^q\(7),
      R => SR(0)
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(14),
      Q => \^q\(8),
      R => SR(0)
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(15),
      Q => \^q\(9),
      R => SR(0)
    );
\intr_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_data_out_reg[11]\,
      I1 => \^q\(10),
      I2 => \^q\(7),
      I3 => rx_ch0_valid,
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => I45(0)
    );
\mux_by_4.pack_reg2[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^rd_ch_data_valid\,
      I1 => I1,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_axi_chip2chip_v4_2_packer__parameterized1\ is
  port (
    pack_data_out : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_axi_chip2chip_v4_2_packer__parameterized1\ : entity is "axi_chip2chip_v4_2_packer";
end \axi_chip2chip_0_axi_chip2chip_v4_2_packer__parameterized1\;

architecture STRUCTURE of \axi_chip2chip_0_axi_chip2chip_v4_2_packer__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_mux_by_4.data_count_reg[0]\ : STD_LOGIC;
  signal \n_0_mux_by_4.data_count_reg[1]\ : STD_LOGIC;
  signal \n_0_mux_by_4.data_count_reg[2]\ : STD_LOGIC;
  signal \^pack_data_out\ : STD_LOGIC_VECTOR ( 32 downto 0 );
begin
  Q(0) <= \^q\(0);
  pack_data_out(32 downto 0) <= \^pack_data_out\(32 downto 0);
\mux_by_4.data_count_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^q\(0),
      Q => \n_0_mux_by_4.data_count_reg[0]\,
      S => SR(0)
    );
\mux_by_4.data_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[0]\,
      Q => \n_0_mux_by_4.data_count_reg[1]\,
      R => SR(0)
    );
\mux_by_4.data_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[1]\,
      Q => \n_0_mux_by_4.data_count_reg[2]\,
      R => SR(0)
    );
\mux_by_4.data_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[2]\,
      Q => \^q\(0),
      R => SR(0)
    );
\mux_by_4.pack_reg0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(0),
      Q => \^pack_data_out\(22),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(10),
      Q => \^pack_data_out\(32),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(1),
      Q => \^pack_data_out\(23),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(2),
      Q => \^pack_data_out\(24),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(3),
      Q => \^pack_data_out\(25),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(4),
      Q => \^pack_data_out\(26),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(5),
      Q => \^pack_data_out\(27),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(6),
      Q => \^pack_data_out\(28),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(7),
      Q => \^pack_data_out\(29),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(8),
      Q => \^pack_data_out\(30),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(9),
      Q => \^pack_data_out\(31),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(22),
      Q => \^pack_data_out\(11),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(32),
      Q => \^pack_data_out\(21),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(23),
      Q => \^pack_data_out\(12),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(24),
      Q => \^pack_data_out\(13),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(25),
      Q => \^pack_data_out\(14),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(26),
      Q => \^pack_data_out\(15),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(27),
      Q => \^pack_data_out\(16),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(28),
      Q => \^pack_data_out\(17),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(29),
      Q => \^pack_data_out\(18),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(30),
      Q => \^pack_data_out\(19),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(31),
      Q => \^pack_data_out\(20),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(11),
      Q => \^pack_data_out\(0),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(21),
      Q => \^pack_data_out\(10),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(12),
      Q => \^pack_data_out\(1),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(13),
      Q => \^pack_data_out\(2),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(14),
      Q => \^pack_data_out\(3),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(15),
      Q => \^pack_data_out\(4),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(16),
      Q => \^pack_data_out\(5),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(17),
      Q => \^pack_data_out\(6),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(18),
      Q => \^pack_data_out\(7),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(19),
      Q => \^pack_data_out\(8),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^pack_data_out\(20),
      Q => \^pack_data_out\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_phy_calib is
  port (
    calib_error : out STD_LOGIC;
    calib_done : out STD_LOGIC;
    I4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk_ph_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    calib_start : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_phy_calib : entity is "axi_chip2chip_v4_2_phy_calib";
end axi_chip2chip_0_axi_chip2chip_v4_2_phy_calib;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_phy_calib is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^o6\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^calib_done\ : STD_LOGIC;
  signal \^calib_error\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data_flip_sel : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_flip_sel0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_stage0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_stage1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_stage2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_stage_sel0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_stage_sel00 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_stage_sel1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_stage_sel10 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal delay_load0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \deskew_enable_gen.f3_val_reg0\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0\ : STD_LOGIC;
  signal dout_p0_val : STD_LOGIC;
  signal dout_p0_val0 : STD_LOGIC;
  signal f0_val0 : STD_LOGIC;
  signal f1_val0 : STD_LOGIC;
  signal f2_val0 : STD_LOGIC;
  signal f3_val : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flip_type : STD_LOGIC;
  signal grp_count : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_flip : STD_LOGIC;
  signal grp_p0_val : STD_LOGIC;
  signal grp_p0_val0 : STD_LOGIC;
  signal grp_p1_val : STD_LOGIC;
  signal grp_p1_val0 : STD_LOGIC;
  signal grp_p3_val : STD_LOGIC;
  signal grp_p3_val0 : STD_LOGIC;
  signal masked_data : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal masked_dout : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal masked_udata : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal max_value_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal max_value_1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal min_flip_0 : STD_LOGIC;
  signal min_flip_1 : STD_LOGIC;
  signal min_value_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal min_value_1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \n_0_ddr_data_gen.data_dly_reg[0]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[10]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[12]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[14]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[16]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[2]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[4]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[6]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[8]\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.calib_done_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.calib_error_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.calib_error_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.calib_error_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.count[0]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.count[1]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.count[2]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.count[2]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.count[2]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.count[2]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.count[2]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[11]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[15]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[17]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[5]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[6]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_stage_sel0[17]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_stage_sel0[17]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_load[16]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_load[16]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_load[16]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_load[16]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_load[16]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[0]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[0]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[1]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[1]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[1]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[1]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[1]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[1]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[2]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[2]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[2]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[2]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[2]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[3]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[3]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[3]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[3]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[3]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_11\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_12\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_13\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_14\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_15\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_16\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_17\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_18\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_19\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_20\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_21\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_22\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_23\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_11\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_12\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val_reg[2]_srl3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val_reg[1]_srl2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_11\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_12\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_13\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_14\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_15\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val_reg[0]\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val[0]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val[0]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val[0]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val[0]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val[0]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val[0]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.flip_type_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.flip_type_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[3]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_flip_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_flip_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p1_val_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p1_val_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p1_val_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p1_val_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p1_val_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p1_val_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p1_val_reg_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_12\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_13\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_16\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_reg_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.max_value_0[4]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.max_value_1[4]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.max_value_1[4]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_flip_0_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_flip_0_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_flip_1_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_flip_1_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_value_0[4]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_value_1[4]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_value_1[4]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_value_1[4]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_value_1[4]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_value_1[4]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val_reg[2]_srl3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val_reg[1]_srl2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val_reg[0]\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p3_val[0]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p3_val[0]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p3_val[0]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p3_val[0]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p3_val[0]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p3_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.pat_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.pat_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.pat_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.pat_count[2]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.pat_count[2]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.pat_count[2]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[0]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[10]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[10]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[1]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[1]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[1]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[2]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[2]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[3]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[3]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[3]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[3]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[4]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[5]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[6]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[6]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[6]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[6]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[7]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[8]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[8]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[9]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[9]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[1]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_9\ : STD_LOGIC;
  signal \n_0_sio_mast_calib_fsm.slave_ack_i_2\ : STD_LOGIC;
  signal \n_0_sio_mast_calib_fsm.slave_ack_i_3\ : STD_LOGIC;
  signal \n_0_sio_mast_calib_fsm.slave_ack_i_4\ : STD_LOGIC;
  signal \n_0_sio_mast_calib_fsm.slave_nack_i_2\ : STD_LOGIC;
  signal \n_0_sio_mast_calib_fsm.slave_nack_i_3\ : STD_LOGIC;
  signal \n_0_sio_mast_calib_fsm.slave_nack_i_4\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.dout_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.f0_val_reg[2]_srl3_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.f1_val_reg[1]_srl2_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.f2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.f3_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.grp_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.grp_p1_val_reg_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.grp_p3_val_reg_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.p0_val_reg[2]_srl3_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.p1_val_reg[1]_srl2_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.p2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.p3_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.dout_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.f0_val_reg[2]_srl3_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.f1_val_reg[1]_srl2_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.f2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.f3_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.grp_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.grp_p1_val_reg_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.grp_p3_val_reg_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.p0_val_reg[2]_srl3_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.p1_val_reg[1]_srl2_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.p2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.p3_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.dout_p0_val_reg_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.dout_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f0_val_reg[2]_srl3_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f0_val_reg[2]_srl3_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f1_val_reg[1]_srl2_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f1_val_reg[1]_srl2_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f2_val_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f3_val_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f3_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.grp_p0_val_reg_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.grp_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.grp_p1_val_reg_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.grp_p1_val_reg_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.grp_p3_val_reg_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.grp_p3_val_reg_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p0_val_reg[2]_srl3_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p0_val_reg[2]_srl3_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p1_val_reg[1]_srl2_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p1_val_reg[1]_srl2_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p2_val_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p3_val_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p3_val_reg[0]_i_2\ : STD_LOGIC;
  signal next_calib_done : STD_LOGIC;
  signal next_grp_flip : STD_LOGIC;
  signal next_min_value_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p0_val0 : STD_LOGIC;
  signal p1_val0 : STD_LOGIC;
  signal p2_val0 : STD_LOGIC;
  signal p3_val : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_2_in5_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal pat_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal selected_data : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal step_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal unalign_data : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_deskew_enable_gen.dout_p0_val_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.dout_p0_val_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.dout_p0_val_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f0_val_reg[2]_srl3_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.f0_val_reg[2]_srl3_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f0_val_reg[2]_srl3_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f1_val_reg[1]_srl2_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.f1_val_reg[1]_srl2_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f1_val_reg[1]_srl2_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f2_val_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.f2_val_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f2_val_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f3_val_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.f3_val_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f3_val_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p0_val_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.grp_p0_val_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p0_val_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p1_val_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.grp_p1_val_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p1_val_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p3_val_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.grp_p3_val_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p3_val_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p0_val_reg[2]_srl3_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.p0_val_reg[2]_srl3_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p0_val_reg[2]_srl3_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p1_val_reg[1]_srl2_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.p1_val_reg[1]_srl2_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p1_val_reg[1]_srl2_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p2_val_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.p2_val_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p2_val_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p3_val_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.p3_val_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p3_val_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deskew_enable_gen.calib_done_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \deskew_enable_gen.calib_error_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \deskew_enable_gen.calib_error_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \deskew_enable_gen.calib_error_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \deskew_enable_gen.count[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \deskew_enable_gen.count[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[11]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[11]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[12]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[12]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[13]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[13]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[14]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[14]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[15]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[15]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[16]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[16]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[17]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[17]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[2]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[3]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[5]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[5]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[6]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[6]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[11]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[12]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[13]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[14]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[15]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[16]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[17]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[5]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[7]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[8]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage1[9]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage_sel0[17]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_load[12]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_load[14]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_load[16]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_load[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_load[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_load[6]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[0]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[0]_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[1]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[2]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[3]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[3]_i_4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[3]_i_5\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_11\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_12\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_13\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_14\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_15\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_18\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_19\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_6\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_8\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_9\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \deskew_enable_gen.dout_p0_val_i_10\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \deskew_enable_gen.dout_p0_val_i_11\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \deskew_enable_gen.dout_p0_val_i_12\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \deskew_enable_gen.dout_p0_val_i_9\ : label is "soft_lutpair122";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \deskew_enable_gen.f0_val_reg[2]_srl3\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg ";
  attribute srl_name : string;
  attribute srl_name of \deskew_enable_gen.f0_val_reg[2]_srl3\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[2]_srl3 ";
  attribute srl_bus_name of \deskew_enable_gen.f1_val_reg[1]_srl2\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f1_val_reg ";
  attribute srl_name of \deskew_enable_gen.f1_val_reg[1]_srl2\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f1_val_reg[1]_srl2 ";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f2_val[0]_i_11\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f2_val[0]_i_12\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f2_val[0]_i_13\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f2_val[0]_i_14\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f2_val[0]_i_16\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f2_val[0]_i_17\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f2_val[0]_i_9\ : label is "soft_lutpair130";
  attribute KEEP : string;
  attribute KEEP of \deskew_enable_gen.f3_val_reg[0]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.f3_val_reg[1]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.f3_val_reg[2]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.f3_val_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \deskew_enable_gen.flip_type_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[4]_i_4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[4]_i_5\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[4]_i_6\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \deskew_enable_gen.max_value_1[4]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \deskew_enable_gen.min_flip_0_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \deskew_enable_gen.min_flip_1_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \deskew_enable_gen.min_value_1[0]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \deskew_enable_gen.min_value_1[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \deskew_enable_gen.min_value_1[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \deskew_enable_gen.min_value_1[3]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \deskew_enable_gen.min_value_1[4]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \deskew_enable_gen.min_value_1[4]_i_4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \deskew_enable_gen.min_value_1[4]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \deskew_enable_gen.min_value_1[4]_i_6\ : label is "soft_lutpair159";
  attribute srl_bus_name of \deskew_enable_gen.p0_val_reg[2]_srl3\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg ";
  attribute srl_name of \deskew_enable_gen.p0_val_reg[2]_srl3\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[2]_srl3 ";
  attribute srl_bus_name of \deskew_enable_gen.p1_val_reg[1]_srl2\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p1_val_reg ";
  attribute srl_name of \deskew_enable_gen.p1_val_reg[1]_srl2\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p1_val_reg[1]_srl2 ";
  attribute KEEP of \deskew_enable_gen.p3_val_reg[0]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.p3_val_reg[1]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.p3_val_reg[2]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.p3_val_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \deskew_enable_gen.pat_count[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \deskew_enable_gen.pat_count[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_6\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_7\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_8\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[1]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[3]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[3]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[5]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[6]_i_4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[7]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[8]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[9]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \deskew_enable_gen.step_count[0]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \deskew_enable_gen.step_count[2]_i_6\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \state[4]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \state[7]_i_2\ : label is "soft_lutpair153";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4(4 downto 0) <= \^o4\(4 downto 0);
  O6(17 downto 0) <= \^o6\(17 downto 0);
  calib_done <= \^calib_done\;
  calib_error <= \^calib_error\;
\ddr_data_gen.data_dly_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(0),
      Q => \n_0_ddr_data_gen.data_dly_reg[0]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(10),
      Q => \n_0_ddr_data_gen.data_dly_reg[10]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(11),
      Q => unalign_data(10),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(12),
      Q => \n_0_ddr_data_gen.data_dly_reg[12]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(13),
      Q => unalign_data(12),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(14),
      Q => \n_0_ddr_data_gen.data_dly_reg[14]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(15),
      Q => unalign_data(14),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(16),
      Q => \n_0_ddr_data_gen.data_dly_reg[16]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(17),
      Q => unalign_data(16),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(1),
      Q => unalign_data(0),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(2),
      Q => \n_0_ddr_data_gen.data_dly_reg[2]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(3),
      Q => unalign_data(2),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(4),
      Q => \n_0_ddr_data_gen.data_dly_reg[4]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(5),
      Q => unalign_data(4),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(6),
      Q => \n_0_ddr_data_gen.data_dly_reg[6]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(7),
      Q => unalign_data(6),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(8),
      Q => \n_0_ddr_data_gen.data_dly_reg[8]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3(9),
      Q => unalign_data(8),
      R => '0'
    );
\deskew_enable_gen.calib_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
    port map (
      I0 => step_count(1),
      I1 => step_count(2),
      I2 => step_count(0),
      I3 => next_calib_done,
      I4 => \^calib_done\,
      O => \n_0_deskew_enable_gen.calib_done_i_1\
    );
\deskew_enable_gen.calib_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.calib_done_i_1\,
      Q => \^calib_done\,
      R => I1
    );
\deskew_enable_gen.calib_error_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
    port map (
      I0 => step_count(0),
      I1 => step_count(1),
      I2 => step_count(2),
      I3 => next_calib_done,
      I4 => \^calib_error\,
      O => \n_0_deskew_enable_gen.calib_error_i_1\
    );
\deskew_enable_gen.calib_error_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.calib_error_i_3\,
      I1 => state(8),
      I2 => state(9),
      I3 => state(11),
      I4 => state(10),
      I5 => \n_0_deskew_enable_gen.calib_error_i_4\,
      O => next_calib_done
    );
\deskew_enable_gen.calib_error_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => state(7),
      I1 => state(5),
      I2 => state(6),
      I3 => state(4),
      O => \n_0_deskew_enable_gen.calib_error_i_3\
    );
\deskew_enable_gen.calib_error_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      O => \n_0_deskew_enable_gen.calib_error_i_4\
    );
\deskew_enable_gen.calib_error_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.calib_error_i_1\,
      Q => \^calib_error\,
      R => I1
    );
\deskew_enable_gen.count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.count[2]_i_2\,
      I1 => \n_0_deskew_enable_gen.count[2]_i_3\,
      I2 => count(0),
      O => \n_0_deskew_enable_gen.count[0]_i_1\
    );
\deskew_enable_gen.count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F20"
    )
    port map (
      I0 => count(0),
      I1 => \n_0_deskew_enable_gen.count[2]_i_2\,
      I2 => \n_0_deskew_enable_gen.count[2]_i_3\,
      I3 => count(1),
      O => \n_0_deskew_enable_gen.count[1]_i_1\
    );
\deskew_enable_gen.count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0800"
    )
    port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \n_0_deskew_enable_gen.count[2]_i_2\,
      I3 => \n_0_deskew_enable_gen.count[2]_i_3\,
      I4 => count(2),
      O => \n_0_deskew_enable_gen.count[2]_i_1\
    );
\deskew_enable_gen.count[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051111111"
    )
    port map (
      I0 => state(3),
      I1 => \n_0_deskew_enable_gen.state[2]_i_2\,
      I2 => count(0),
      I3 => count(1),
      I4 => count(2),
      I5 => state(1),
      O => \n_0_deskew_enable_gen.count[2]_i_2\
    );
\deskew_enable_gen.count[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.count[2]_i_4\,
      I1 => \n_0_deskew_enable_gen.count[2]_i_5\,
      I2 => state(6),
      I3 => state(5),
      I4 => state(8),
      I5 => state(7),
      O => \n_0_deskew_enable_gen.count[2]_i_3\
    );
\deskew_enable_gen.count[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => state(9),
      I5 => state(4),
      O => \n_0_deskew_enable_gen.count[2]_i_4\
    );
\deskew_enable_gen.count[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => state(10),
      I1 => state(11),
      O => \n_0_deskew_enable_gen.count[2]_i_5\
    );
\deskew_enable_gen.count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.count[0]_i_1\,
      Q => count(0),
      R => I1
    );
\deskew_enable_gen.count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.count[1]_i_1\,
      Q => count(1),
      R => I1
    );
\deskew_enable_gen.count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.count[2]_i_1\,
      Q => count(2),
      R => I1
    );
\deskew_enable_gen.data_flip_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
    port map (
      I0 => data_flip_sel(0),
      I1 => grp_count(2),
      I2 => grp_count(1),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I4 => grp_count(0),
      I5 => grp_flip,
      O => data_flip_sel0(0)
    );
\deskew_enable_gen.data_flip_sel[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
    port map (
      I0 => data_flip_sel(10),
      I1 => grp_count(2),
      I2 => grp_count(1),
      I3 => grp_count(0),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I5 => grp_flip,
      O => data_flip_sel0(10)
    );
\deskew_enable_gen.data_flip_sel[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => grp_count(4),
      I1 => grp_count(3),
      O => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\
    );
\deskew_enable_gen.data_flip_sel[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => data_flip_sel(11),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[11]_i_2\,
      I2 => grp_flip,
      O => data_flip_sel0(11)
    );
\deskew_enable_gen.data_flip_sel[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(0),
      I2 => grp_count(1),
      I3 => grp_count(4),
      I4 => grp_count(3),
      O => \n_0_deskew_enable_gen.data_flip_sel[11]_i_2\
    );
\deskew_enable_gen.data_flip_sel[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAAAA"
    )
    port map (
      I0 => data_flip_sel(12),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => grp_flip,
      O => data_flip_sel0(12)
    );
\deskew_enable_gen.data_flip_sel[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => grp_count(4),
      I1 => grp_count(3),
      I2 => grp_count(0),
      O => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\
    );
\deskew_enable_gen.data_flip_sel[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
    port map (
      I0 => data_flip_sel(13),
      I1 => grp_count(1),
      I2 => grp_count(2),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I4 => grp_flip,
      O => data_flip_sel0(13)
    );
\deskew_enable_gen.data_flip_sel[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => grp_count(4),
      I1 => grp_count(3),
      I2 => grp_count(0),
      O => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\
    );
\deskew_enable_gen.data_flip_sel[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => data_flip_sel(14),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I2 => grp_flip,
      O => data_flip_sel0(14)
    );
\deskew_enable_gen.data_flip_sel[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
    port map (
      I0 => grp_count(4),
      I1 => grp_count(3),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => grp_count(0),
      O => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\
    );
\deskew_enable_gen.data_flip_sel[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => data_flip_sel(15),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[15]_i_2\,
      I2 => grp_flip,
      O => data_flip_sel0(15)
    );
\deskew_enable_gen.data_flip_sel[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(1),
      I2 => grp_count(3),
      I3 => grp_count(4),
      I4 => grp_count(2),
      O => \n_0_deskew_enable_gen.data_flip_sel[15]_i_2\
    );
\deskew_enable_gen.data_flip_sel[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => data_flip_sel(16),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\,
      I2 => grp_flip,
      O => data_flip_sel0(16)
    );
\deskew_enable_gen.data_flip_sel[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFEFF"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(2),
      I4 => grp_count(1),
      O => \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\
    );
\deskew_enable_gen.data_flip_sel[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => data_flip_sel(17),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[17]_i_2\,
      I2 => grp_flip,
      O => data_flip_sel0(17)
    );
\deskew_enable_gen.data_flip_sel[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFF7"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => grp_count(3),
      I3 => grp_count(4),
      I4 => grp_count(2),
      O => \n_0_deskew_enable_gen.data_flip_sel[17]_i_2\
    );
\deskew_enable_gen.data_flip_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
    port map (
      I0 => data_flip_sel(1),
      I1 => grp_count(2),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_flip,
      O => data_flip_sel0(1)
    );
\deskew_enable_gen.data_flip_sel[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => data_flip_sel(2),
      I1 => \^o3\,
      I2 => grp_flip,
      O => data_flip_sel0(2)
    );
\deskew_enable_gen.data_flip_sel[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(0),
      I4 => grp_count(1),
      O => \^o3\
    );
\deskew_enable_gen.data_flip_sel[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
    port map (
      I0 => data_flip_sel(3),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\,
      I2 => grp_count(0),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I4 => grp_flip,
      O => data_flip_sel0(3)
    );
\deskew_enable_gen.data_flip_sel[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(2),
      O => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\
    );
\deskew_enable_gen.data_flip_sel[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
    port map (
      I0 => data_flip_sel(4),
      I1 => grp_count(2),
      I2 => grp_count(1),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I4 => grp_flip,
      O => data_flip_sel0(4)
    );
\deskew_enable_gen.data_flip_sel[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => data_flip_sel(5),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[5]_i_2\,
      I2 => grp_flip,
      O => data_flip_sel0(5)
    );
\deskew_enable_gen.data_flip_sel[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(1),
      I4 => grp_count(0),
      O => \n_0_deskew_enable_gen.data_flip_sel[5]_i_2\
    );
\deskew_enable_gen.data_flip_sel[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => data_flip_sel(6),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[6]_i_2\,
      I2 => grp_flip,
      O => data_flip_sel0(6)
    );
\deskew_enable_gen.data_flip_sel[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => grp_count(4),
      I1 => grp_count(3),
      I2 => grp_count(0),
      I3 => grp_count(2),
      I4 => grp_count(1),
      O => \n_0_deskew_enable_gen.data_flip_sel[6]_i_2\
    );
\deskew_enable_gen.data_flip_sel[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
    port map (
      I0 => data_flip_sel(7),
      I1 => grp_count(2),
      I2 => grp_count(0),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I4 => grp_count(1),
      I5 => grp_flip,
      O => data_flip_sel0(7)
    );
\deskew_enable_gen.data_flip_sel[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
    port map (
      I0 => data_flip_sel(8),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I2 => grp_count(2),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => grp_flip,
      O => data_flip_sel0(8)
    );
\deskew_enable_gen.data_flip_sel[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
    port map (
      I0 => data_flip_sel(9),
      I1 => grp_count(2),
      I2 => grp_count(1),
      I3 => grp_count(0),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I5 => grp_flip,
      O => data_flip_sel0(9)
    );
\deskew_enable_gen.data_flip_sel_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(0),
      Q => data_flip_sel(0),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(10),
      Q => data_flip_sel(10),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(11),
      Q => data_flip_sel(11),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(12),
      Q => data_flip_sel(12),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(13),
      Q => data_flip_sel(13),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(14),
      Q => data_flip_sel(14),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(15),
      Q => data_flip_sel(15),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(16),
      Q => data_flip_sel(16),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(17),
      Q => data_flip_sel(17),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(1),
      Q => data_flip_sel(1),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(2),
      Q => data_flip_sel(2),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(3),
      Q => data_flip_sel(3),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(4),
      Q => data_flip_sel(4),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(5),
      Q => data_flip_sel(5),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(6),
      Q => data_flip_sel(6),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(7),
      Q => data_flip_sel(7),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(8),
      Q => data_flip_sel(8),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(9),
      Q => data_flip_sel(9),
      R => I1
    );
\deskew_enable_gen.data_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(0),
      I1 => data_stage0(0),
      I2 => data_stage_sel1(0),
      I3 => data_stage1(0),
      I4 => data_stage_sel0(0),
      O => selected_data(0)
    );
\deskew_enable_gen.data_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(10),
      I1 => data_stage0(10),
      I2 => data_stage_sel1(10),
      I3 => data_stage1(10),
      I4 => data_stage_sel0(10),
      O => selected_data(10)
    );
\deskew_enable_gen.data_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(11),
      I1 => data_stage0(11),
      I2 => data_stage_sel1(11),
      I3 => data_stage1(11),
      I4 => data_stage_sel0(11),
      O => selected_data(11)
    );
\deskew_enable_gen.data_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(12),
      I1 => data_stage0(12),
      I2 => data_stage_sel1(12),
      I3 => data_stage1(12),
      I4 => data_stage_sel0(12),
      O => selected_data(12)
    );
\deskew_enable_gen.data_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(13),
      I1 => data_stage0(13),
      I2 => data_stage_sel1(13),
      I3 => data_stage1(13),
      I4 => data_stage_sel0(13),
      O => selected_data(13)
    );
\deskew_enable_gen.data_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(14),
      I1 => data_stage0(14),
      I2 => data_stage_sel1(14),
      I3 => data_stage1(14),
      I4 => data_stage_sel0(14),
      O => selected_data(14)
    );
\deskew_enable_gen.data_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCB800B8"
    )
    port map (
      I0 => data_stage0(15),
      I1 => data_stage_sel1(15),
      I2 => data_stage1(15),
      I3 => data_stage_sel0(15),
      I4 => data_stage2(15),
      O => selected_data(15)
    );
\deskew_enable_gen.data_out[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(16),
      I1 => data_stage0(16),
      I2 => data_stage_sel1(16),
      I3 => data_stage1(16),
      I4 => data_stage_sel0(16),
      O => selected_data(16)
    );
\deskew_enable_gen.data_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(17),
      I1 => data_stage0(17),
      I2 => data_stage_sel1(17),
      I3 => data_stage1(17),
      I4 => data_stage_sel0(17),
      O => selected_data(17)
    );
\deskew_enable_gen.data_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(1),
      I1 => data_stage0(1),
      I2 => data_stage_sel1(1),
      I3 => data_stage1(1),
      I4 => data_stage_sel0(1),
      O => selected_data(1)
    );
\deskew_enable_gen.data_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(2),
      I1 => data_stage0(2),
      I2 => data_stage_sel1(2),
      I3 => data_stage1(2),
      I4 => data_stage_sel0(2),
      O => selected_data(2)
    );
\deskew_enable_gen.data_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCB800B8"
    )
    port map (
      I0 => data_stage0(3),
      I1 => data_stage_sel1(3),
      I2 => data_stage1(3),
      I3 => data_stage_sel0(3),
      I4 => data_stage2(3),
      O => selected_data(3)
    );
\deskew_enable_gen.data_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(4),
      I1 => data_stage0(4),
      I2 => data_stage_sel1(4),
      I3 => data_stage1(4),
      I4 => data_stage_sel0(4),
      O => selected_data(4)
    );
\deskew_enable_gen.data_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(5),
      I1 => data_stage0(5),
      I2 => data_stage_sel1(5),
      I3 => data_stage1(5),
      I4 => data_stage_sel0(5),
      O => selected_data(5)
    );
\deskew_enable_gen.data_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(6),
      I1 => data_stage0(6),
      I2 => data_stage_sel1(6),
      I3 => data_stage1(6),
      I4 => data_stage_sel0(6),
      O => selected_data(6)
    );
\deskew_enable_gen.data_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(7),
      I1 => data_stage0(7),
      I2 => data_stage_sel1(7),
      I3 => data_stage1(7),
      I4 => data_stage_sel0(7),
      O => selected_data(7)
    );
\deskew_enable_gen.data_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(8),
      I1 => data_stage0(8),
      I2 => data_stage_sel1(8),
      I3 => data_stage1(8),
      I4 => data_stage_sel0(8),
      O => selected_data(8)
    );
\deskew_enable_gen.data_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(9),
      I1 => data_stage0(9),
      I2 => data_stage_sel1(9),
      I3 => data_stage1(9),
      I4 => data_stage_sel0(9),
      O => selected_data(9)
    );
\deskew_enable_gen.data_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(0),
      Q => \^o6\(0),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(10),
      Q => \^o6\(10),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(11),
      Q => \^o6\(11),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(12),
      Q => \^o6\(12),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(13),
      Q => \^o6\(13),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(14),
      Q => \^o6\(14),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(15),
      Q => \^o6\(15),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(16),
      Q => \^o6\(16),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(17),
      Q => \^o6\(17),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(1),
      Q => \^o6\(1),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(2),
      Q => \^o6\(2),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(3),
      Q => \^o6\(3),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(4),
      Q => \^o6\(4),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(5),
      Q => \^o6\(5),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(6),
      Q => \^o6\(6),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(7),
      Q => \^o6\(7),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(8),
      Q => \^o6\(8),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(9),
      Q => \^o6\(9),
      R => '0'
    );
\deskew_enable_gen.data_stage1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(0),
      I1 => data_flip_sel(0),
      I2 => \n_0_ddr_data_gen.data_dly_reg[0]\,
      O => data_stage0(0)
    );
\deskew_enable_gen.data_stage1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(10),
      I1 => data_flip_sel(10),
      I2 => \n_0_ddr_data_gen.data_dly_reg[10]\,
      O => data_stage0(10)
    );
\deskew_enable_gen.data_stage1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(10),
      I1 => data_flip_sel(11),
      I2 => unalign_data(10),
      O => data_stage0(11)
    );
\deskew_enable_gen.data_stage1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(12),
      I1 => data_flip_sel(12),
      I2 => \n_0_ddr_data_gen.data_dly_reg[12]\,
      O => data_stage0(12)
    );
\deskew_enable_gen.data_stage1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(12),
      I1 => data_flip_sel(13),
      I2 => unalign_data(12),
      O => data_stage0(13)
    );
\deskew_enable_gen.data_stage1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(14),
      I1 => data_flip_sel(14),
      I2 => \n_0_ddr_data_gen.data_dly_reg[14]\,
      O => data_stage0(14)
    );
\deskew_enable_gen.data_stage1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(14),
      I1 => data_flip_sel(15),
      I2 => unalign_data(14),
      O => data_stage0(15)
    );
\deskew_enable_gen.data_stage1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(16),
      I1 => data_flip_sel(16),
      I2 => \n_0_ddr_data_gen.data_dly_reg[16]\,
      O => data_stage0(16)
    );
\deskew_enable_gen.data_stage1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(16),
      I1 => data_flip_sel(17),
      I2 => unalign_data(16),
      O => data_stage0(17)
    );
\deskew_enable_gen.data_stage1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(0),
      I1 => data_flip_sel(1),
      I2 => unalign_data(0),
      O => data_stage0(1)
    );
\deskew_enable_gen.data_stage1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(2),
      I1 => data_flip_sel(2),
      I2 => \n_0_ddr_data_gen.data_dly_reg[2]\,
      O => data_stage0(2)
    );
\deskew_enable_gen.data_stage1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(2),
      I1 => data_flip_sel(3),
      I2 => unalign_data(2),
      O => data_stage0(3)
    );
\deskew_enable_gen.data_stage1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(4),
      I1 => data_flip_sel(4),
      I2 => \n_0_ddr_data_gen.data_dly_reg[4]\,
      O => data_stage0(4)
    );
\deskew_enable_gen.data_stage1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(4),
      I1 => data_flip_sel(5),
      I2 => unalign_data(4),
      O => data_stage0(5)
    );
\deskew_enable_gen.data_stage1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(6),
      I1 => data_flip_sel(6),
      I2 => \n_0_ddr_data_gen.data_dly_reg[6]\,
      O => data_stage0(6)
    );
\deskew_enable_gen.data_stage1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(6),
      I1 => data_flip_sel(7),
      I2 => unalign_data(6),
      O => data_stage0(7)
    );
\deskew_enable_gen.data_stage1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(8),
      I1 => data_flip_sel(8),
      I2 => \n_0_ddr_data_gen.data_dly_reg[8]\,
      O => data_stage0(8)
    );
\deskew_enable_gen.data_stage1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(8),
      I1 => data_flip_sel(9),
      I2 => unalign_data(8),
      O => data_stage0(9)
    );
\deskew_enable_gen.data_stage1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(0),
      Q => data_stage1(0),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(10),
      Q => data_stage1(10),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(11),
      Q => data_stage1(11),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(12),
      Q => data_stage1(12),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(13),
      Q => data_stage1(13),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(14),
      Q => data_stage1(14),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(15),
      Q => data_stage1(15),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(16),
      Q => data_stage1(16),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(17),
      Q => data_stage1(17),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(1),
      Q => data_stage1(1),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(2),
      Q => data_stage1(2),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(3),
      Q => data_stage1(3),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(4),
      Q => data_stage1(4),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(5),
      Q => data_stage1(5),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(6),
      Q => data_stage1(6),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(7),
      Q => data_stage1(7),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(8),
      Q => data_stage1(8),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(9),
      Q => data_stage1(9),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(0),
      Q => data_stage2(0),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(10),
      Q => data_stage2(10),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(11),
      Q => data_stage2(11),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(12),
      Q => data_stage2(12),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(13),
      Q => data_stage2(13),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(14),
      Q => data_stage2(14),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(15),
      Q => data_stage2(15),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(16),
      Q => data_stage2(16),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(17),
      Q => data_stage2(17),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(1),
      Q => data_stage2(1),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(2),
      Q => data_stage2(2),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(3),
      Q => data_stage2(3),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(4),
      Q => data_stage2(4),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(5),
      Q => data_stage2(5),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(6),
      Q => data_stage2(6),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(7),
      Q => data_stage2(7),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(8),
      Q => data_stage2(8),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(9),
      Q => data_stage2(9),
      R => '0'
    );
\deskew_enable_gen.data_stage_sel0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => grp_count(0),
      I5 => data_stage_sel0(0),
      O => data_stage_sel00(0)
    );
\deskew_enable_gen.data_stage_sel0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABA8A8"
    )
    port map (
      I0 => data_stage_sel0(10),
      I1 => grp_count(4),
      I2 => grp_count(3),
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => data_stage_sel00(10)
    );
\deskew_enable_gen.data_stage_sel0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8ABA8"
    )
    port map (
      I0 => data_stage_sel0(11),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => grp_count(2),
      O => data_stage_sel00(11)
    );
\deskew_enable_gen.data_stage_sel0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => grp_count(3),
      I3 => grp_count(4),
      I4 => grp_count(2),
      I5 => data_stage_sel0(12),
      O => data_stage_sel00(12)
    );
\deskew_enable_gen.data_stage_sel0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8AAA8AAA8"
    )
    port map (
      I0 => data_stage_sel0(13),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel00(13)
    );
\deskew_enable_gen.data_stage_sel0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAACA0"
    )
    port map (
      I0 => data_stage_sel0(14),
      I1 => grp_count(0),
      I2 => grp_count(2),
      I3 => grp_count(1),
      I4 => grp_count(3),
      I5 => grp_count(4),
      O => data_stage_sel00(14)
    );
\deskew_enable_gen.data_stage_sel0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8AAA8AAA8"
    )
    port map (
      I0 => data_stage_sel0(15),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel00(15)
    );
\deskew_enable_gen.data_stage_sel0[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAACAAAAAAB0"
    )
    port map (
      I0 => data_stage_sel0(16),
      I1 => grp_count(1),
      I2 => grp_count(2),
      I3 => grp_count(4),
      I4 => grp_count(3),
      I5 => grp_count(0),
      O => data_stage_sel00(16)
    );
\deskew_enable_gen.data_stage_sel0[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_3\,
      I1 => grp_p1_val,
      I2 => grp_p0_val,
      I3 => grp_p3_val,
      I4 => dout_p0_val,
      O => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\
    );
\deskew_enable_gen.data_stage_sel0[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8AAA8AAAC"
    )
    port map (
      I0 => data_stage_sel0(17),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(0),
      I5 => grp_count(1),
      O => data_stage_sel00(17)
    );
\deskew_enable_gen.data_stage_sel0[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.min_value_1[4]_i_6\,
      I1 => state(11),
      I2 => state(9),
      I3 => state(10),
      I4 => state(0),
      I5 => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_4\,
      O => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_3\
    );
\deskew_enable_gen.data_stage_sel0[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => state(6),
      I1 => state(5),
      I2 => state(8),
      I3 => state(7),
      O => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_4\
    );
\deskew_enable_gen.data_stage_sel0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => grp_count(0),
      I5 => data_stage_sel0(1),
      O => data_stage_sel00(1)
    );
\deskew_enable_gen.data_stage_sel0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
    port map (
      I0 => data_stage_sel0(2),
      I1 => grp_count(1),
      I2 => grp_count(0),
      I3 => grp_count(4),
      I4 => grp_count(3),
      I5 => grp_count(2),
      O => data_stage_sel00(2)
    );
\deskew_enable_gen.data_stage_sel0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
    port map (
      I0 => data_stage_sel0(3),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => grp_count(2),
      O => data_stage_sel00(3)
    );
\deskew_enable_gen.data_stage_sel0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
    port map (
      I0 => data_stage_sel0(4),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel00(4)
    );
\deskew_enable_gen.data_stage_sel0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(2),
      I4 => grp_count(1),
      I5 => data_stage_sel0(5),
      O => data_stage_sel00(5)
    );
\deskew_enable_gen.data_stage_sel0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABA8"
    )
    port map (
      I0 => data_stage_sel0(6),
      I1 => grp_count(1),
      I2 => grp_count(2),
      I3 => grp_count(0),
      I4 => grp_count(3),
      I5 => grp_count(4),
      O => data_stage_sel00(6)
    );
\deskew_enable_gen.data_stage_sel0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(2),
      I4 => grp_count(1),
      I5 => data_stage_sel0(7),
      O => data_stage_sel00(7)
    );
\deskew_enable_gen.data_stage_sel0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00000100"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(4),
      I2 => grp_count(3),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => data_stage_sel0(8),
      O => data_stage_sel00(8)
    );
\deskew_enable_gen.data_stage_sel0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00000100"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(4),
      I2 => grp_count(3),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => data_stage_sel0(9),
      O => data_stage_sel00(9)
    );
\deskew_enable_gen.data_stage_sel0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(0),
      Q => data_stage_sel0(0),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(10),
      Q => data_stage_sel0(10),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(11),
      Q => data_stage_sel0(11),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(12),
      Q => data_stage_sel0(12),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(13),
      Q => data_stage_sel0(13),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(14),
      Q => data_stage_sel0(14),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(15),
      Q => data_stage_sel0(15),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(16),
      Q => data_stage_sel0(16),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(17),
      Q => data_stage_sel0(17),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(1),
      Q => data_stage_sel0(1),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(2),
      Q => data_stage_sel0(2),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(3),
      Q => data_stage_sel0(3),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(4),
      Q => data_stage_sel0(4),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(5),
      Q => data_stage_sel0(5),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(6),
      Q => data_stage_sel0(6),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(7),
      Q => data_stage_sel0(7),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(8),
      Q => data_stage_sel0(8),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(9),
      Q => data_stage_sel0(9),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => grp_count(0),
      I5 => data_stage_sel1(0),
      O => data_stage_sel10(0)
    );
\deskew_enable_gen.data_stage_sel1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABA8A8"
    )
    port map (
      I0 => data_stage_sel1(10),
      I1 => grp_count(4),
      I2 => grp_count(3),
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => data_stage_sel10(10)
    );
\deskew_enable_gen.data_stage_sel1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8ABA8"
    )
    port map (
      I0 => data_stage_sel1(11),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => grp_count(2),
      O => data_stage_sel10(11)
    );
\deskew_enable_gen.data_stage_sel1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => grp_count(3),
      I3 => grp_count(4),
      I4 => grp_count(2),
      I5 => data_stage_sel1(12),
      O => data_stage_sel10(12)
    );
\deskew_enable_gen.data_stage_sel1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8AAA8AAA8"
    )
    port map (
      I0 => data_stage_sel1(13),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel10(13)
    );
\deskew_enable_gen.data_stage_sel1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAACA0"
    )
    port map (
      I0 => data_stage_sel1(14),
      I1 => grp_count(0),
      I2 => grp_count(2),
      I3 => grp_count(1),
      I4 => grp_count(3),
      I5 => grp_count(4),
      O => data_stage_sel10(14)
    );
\deskew_enable_gen.data_stage_sel1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8AAA8AAA8"
    )
    port map (
      I0 => data_stage_sel1(15),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel10(15)
    );
\deskew_enable_gen.data_stage_sel1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAACAAAAAAB0"
    )
    port map (
      I0 => data_stage_sel1(16),
      I1 => grp_count(1),
      I2 => grp_count(2),
      I3 => grp_count(4),
      I4 => grp_count(3),
      I5 => grp_count(0),
      O => data_stage_sel10(16)
    );
\deskew_enable_gen.data_stage_sel1[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000880"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_3\,
      I1 => dout_p0_val,
      I2 => grp_p3_val,
      I3 => grp_p1_val,
      I4 => grp_p0_val,
      O => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\
    );
\deskew_enable_gen.data_stage_sel1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8AAA8AAAC"
    )
    port map (
      I0 => data_stage_sel1(17),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(0),
      I5 => grp_count(1),
      O => data_stage_sel10(17)
    );
\deskew_enable_gen.data_stage_sel1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => grp_count(0),
      I5 => data_stage_sel1(1),
      O => data_stage_sel10(1)
    );
\deskew_enable_gen.data_stage_sel1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
    port map (
      I0 => data_stage_sel1(2),
      I1 => grp_count(1),
      I2 => grp_count(0),
      I3 => grp_count(4),
      I4 => grp_count(3),
      I5 => grp_count(2),
      O => data_stage_sel10(2)
    );
\deskew_enable_gen.data_stage_sel1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
    port map (
      I0 => data_stage_sel1(3),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => grp_count(2),
      O => data_stage_sel10(3)
    );
\deskew_enable_gen.data_stage_sel1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
    port map (
      I0 => data_stage_sel1(4),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel10(4)
    );
\deskew_enable_gen.data_stage_sel1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(2),
      I4 => grp_count(1),
      I5 => data_stage_sel1(5),
      O => data_stage_sel10(5)
    );
\deskew_enable_gen.data_stage_sel1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABA8"
    )
    port map (
      I0 => data_stage_sel1(6),
      I1 => grp_count(1),
      I2 => grp_count(2),
      I3 => grp_count(0),
      I4 => grp_count(3),
      I5 => grp_count(4),
      O => data_stage_sel10(6)
    );
\deskew_enable_gen.data_stage_sel1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(2),
      I4 => grp_count(1),
      I5 => data_stage_sel1(7),
      O => data_stage_sel10(7)
    );
\deskew_enable_gen.data_stage_sel1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00000100"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(4),
      I2 => grp_count(3),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => data_stage_sel1(8),
      O => data_stage_sel10(8)
    );
\deskew_enable_gen.data_stage_sel1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00000100"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(4),
      I2 => grp_count(3),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => data_stage_sel1(9),
      O => data_stage_sel10(9)
    );
\deskew_enable_gen.data_stage_sel1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(0),
      Q => data_stage_sel1(0),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(10),
      Q => data_stage_sel1(10),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(11),
      Q => data_stage_sel1(11),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(12),
      Q => data_stage_sel1(12),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(13),
      Q => data_stage_sel1(13),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(14),
      Q => data_stage_sel1(14),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(15),
      Q => data_stage_sel1(15),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(16),
      Q => data_stage_sel1(16),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(17),
      Q => data_stage_sel1(17),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(1),
      Q => data_stage_sel1(1),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(2),
      Q => data_stage_sel1(2),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(3),
      Q => data_stage_sel1(3),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(4),
      Q => data_stage_sel1(4),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(5),
      Q => data_stage_sel1(5),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(6),
      Q => data_stage_sel1(6),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(7),
      Q => data_stage_sel1(7),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(8),
      Q => data_stage_sel1(8),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(9),
      Q => data_stage_sel1(9),
      R => I1
    );
\deskew_enable_gen.delay_load[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => grp_count(0),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => delay_load0(0)
    );
\deskew_enable_gen.delay_load[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => delay_load0(10)
    );
\deskew_enable_gen.delay_load[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => grp_count(2),
      I3 => grp_count(1),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      O => delay_load0(12)
    );
\deskew_enable_gen.delay_load[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      O => delay_load0(14)
    );
\deskew_enable_gen.delay_load[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\,
      O => delay_load0(16)
    );
\deskew_enable_gen.delay_load[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_load[16]_i_3\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_4\,
      I2 => \n_0_deskew_enable_gen.delay_load[16]_i_5\,
      I3 => \n_0_deskew_enable_gen.delay_load[16]_i_6\,
      O => \n_0_deskew_enable_gen.delay_load[16]_i_2\
    );
\deskew_enable_gen.delay_load[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \n_0_deskew_enable_gen.delay_load[16]_i_3\
    );
\deskew_enable_gen.delay_load[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \n_0_deskew_enable_gen.delay_load[16]_i_4\
    );
\deskew_enable_gen.delay_load[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => state(6),
      I1 => state(7),
      I2 => state(8),
      I3 => state(9),
      I4 => state(10),
      I5 => state(11),
      O => \n_0_deskew_enable_gen.delay_load[16]_i_5\
    );
\deskew_enable_gen.delay_load[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => state(6),
      I1 => state(7),
      I2 => state(8),
      I3 => state(9),
      I4 => state(10),
      I5 => state(11),
      O => \n_0_deskew_enable_gen.delay_load[16]_i_6\
    );
\deskew_enable_gen.delay_load[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => \^o3\,
      O => delay_load0(2)
    );
\deskew_enable_gen.delay_load[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I3 => grp_count(1),
      I4 => grp_count(2),
      O => delay_load0(4)
    );
\deskew_enable_gen.delay_load[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[6]_i_2\,
      O => delay_load0(6)
    );
\deskew_enable_gen.delay_load[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => grp_count(2),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      O => delay_load0(8)
    );
\deskew_enable_gen.delay_load_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(0),
      Q => O8(0),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(10),
      Q => O8(5),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(12),
      Q => O8(6),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(14),
      Q => O8(7),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(16),
      Q => O8(8),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(2),
      Q => O8(1),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(4),
      Q => O8(2),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(6),
      Q => O8(3),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(8),
      Q => O8(4),
      R => I1
    );
\deskew_enable_gen.delay_tap[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
    port map (
      I0 => \^o4\(0),
      I1 => state(7),
      I2 => \n_0_deskew_enable_gen.delay_tap[0]_i_2\,
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_7\,
      I4 => \n_0_deskew_enable_gen.delay_tap[0]_i_3\,
      I5 => state(8),
      O => \n_0_deskew_enable_gen.delay_tap[0]_i_1\
    );
\deskew_enable_gen.delay_tap[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => max_value_1(1),
      I1 => min_value_1(1),
      I2 => max_value_1(0),
      I3 => min_value_1(0),
      O => \n_0_deskew_enable_gen.delay_tap[0]_i_2\
    );
\deskew_enable_gen.delay_tap[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => max_value_0(1),
      I1 => min_value_0(1),
      I2 => max_value_0(0),
      I3 => min_value_0(0),
      O => \n_0_deskew_enable_gen.delay_tap[0]_i_3\
    );
\deskew_enable_gen.delay_tap[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBAAEBFFAAAAAAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_tap[1]_i_3\,
      I2 => \n_0_deskew_enable_gen.delay_tap[1]_i_4\,
      I3 => \n_0_deskew_enable_gen.delay_tap[1]_i_5\,
      I4 => \n_0_deskew_enable_gen.delay_tap[1]_i_6\,
      I5 => state(8),
      O => \n_0_deskew_enable_gen.delay_tap[1]_i_1\
    );
\deskew_enable_gen.delay_tap[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => \^o4\(1),
      I1 => \^o4\(0),
      I2 => state(7),
      O => \n_0_deskew_enable_gen.delay_tap[1]_i_2\
    );
\deskew_enable_gen.delay_tap[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => min_value_0(2),
      I1 => max_value_0(2),
      O => \n_0_deskew_enable_gen.delay_tap[1]_i_3\
    );
\deskew_enable_gen.delay_tap[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
    port map (
      I0 => min_value_0(1),
      I1 => max_value_0(1),
      I2 => min_value_0(0),
      I3 => max_value_0(0),
      O => \n_0_deskew_enable_gen.delay_tap[1]_i_4\
    );
\deskew_enable_gen.delay_tap[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEFAAAAFFFFAEEF"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_13\,
      I1 => \n_0_deskew_enable_gen.delay_tap[4]_i_10\,
      I2 => \n_0_deskew_enable_gen.delay_tap[4]_i_11\,
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_12\,
      I4 => \n_0_deskew_enable_gen.delay_tap[4]_i_14\,
      I5 => \n_0_deskew_enable_gen.delay_tap[4]_i_15\,
      O => \n_0_deskew_enable_gen.delay_tap[1]_i_5\
    );
\deskew_enable_gen.delay_tap[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699969999999"
    )
    port map (
      I0 => max_value_1(2),
      I1 => min_value_1(2),
      I2 => max_value_1(0),
      I3 => min_value_1(0),
      I4 => max_value_1(1),
      I5 => min_value_1(1),
      O => \n_0_deskew_enable_gen.delay_tap[1]_i_6\
    );
\deskew_enable_gen.delay_tap[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBAAEBFFAAAAAAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[2]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_tap[2]_i_3\,
      I2 => \n_0_deskew_enable_gen.delay_tap[2]_i_4\,
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_7\,
      I4 => \n_0_deskew_enable_gen.delay_tap[2]_i_5\,
      I5 => state(8),
      O => \n_0_deskew_enable_gen.delay_tap[2]_i_1\
    );
\deskew_enable_gen.delay_tap[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => state(7),
      I1 => \^o4\(0),
      I2 => \^o4\(1),
      I3 => \^o4\(2),
      O => \n_0_deskew_enable_gen.delay_tap[2]_i_2\
    );
\deskew_enable_gen.delay_tap[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => min_value_1(3),
      I1 => max_value_1(3),
      O => \n_0_deskew_enable_gen.delay_tap[2]_i_3\
    );
\deskew_enable_gen.delay_tap[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAEAA8808080"
    )
    port map (
      I0 => min_value_1(2),
      I1 => min_value_1(1),
      I2 => max_value_1(1),
      I3 => min_value_1(0),
      I4 => max_value_1(0),
      I5 => max_value_1(2),
      O => \n_0_deskew_enable_gen.delay_tap[2]_i_4\
    );
\deskew_enable_gen.delay_tap[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => max_value_0(3),
      I1 => min_value_0(3),
      I2 => \n_0_deskew_enable_gen.delay_tap[4]_i_16\,
      O => \n_0_deskew_enable_gen.delay_tap[2]_i_5\
    );
\deskew_enable_gen.delay_tap[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAABEFFAAAAAAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[3]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_tap[3]_i_3\,
      I2 => \n_0_deskew_enable_gen.delay_tap[3]_i_4\,
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_7\,
      I4 => \n_0_deskew_enable_gen.delay_tap[3]_i_5\,
      I5 => state(8),
      O => \n_0_deskew_enable_gen.delay_tap[3]_i_1\
    );
\deskew_enable_gen.delay_tap[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
    port map (
      I0 => state(7),
      I1 => \^o4\(1),
      I2 => \^o4\(0),
      I3 => \^o4\(2),
      I4 => \^o4\(3),
      O => \n_0_deskew_enable_gen.delay_tap[3]_i_2\
    );
\deskew_enable_gen.delay_tap[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => min_value_1(4),
      I1 => max_value_1(4),
      O => \n_0_deskew_enable_gen.delay_tap[3]_i_3\
    );
\deskew_enable_gen.delay_tap[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      I0 => min_value_1(3),
      I1 => \n_0_deskew_enable_gen.delay_tap[2]_i_4\,
      I2 => max_value_1(3),
      O => \n_0_deskew_enable_gen.delay_tap[3]_i_4\
    );
\deskew_enable_gen.delay_tap[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
    port map (
      I0 => max_value_0(4),
      I1 => min_value_0(4),
      I2 => max_value_0(3),
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_16\,
      I4 => min_value_0(3),
      O => \n_0_deskew_enable_gen.delay_tap[3]_i_5\
    );
\deskew_enable_gen.delay_tap[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001011706"
    )
    port map (
      I0 => state(8),
      I1 => state(9),
      I2 => state(7),
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_3\,
      I4 => state(0),
      I5 => \n_0_deskew_enable_gen.delay_tap[4]_i_4\,
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_1\
    );
\deskew_enable_gen.delay_tap[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD4D400"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_17\,
      I1 => \n_0_deskew_enable_gen.delay_tap[4]_i_18\,
      I2 => \n_0_deskew_enable_gen.delay_tap[4]_i_19\,
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_20\,
      I4 => \n_0_deskew_enable_gen.delay_tap[4]_i_21\,
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_10\
    );
\deskew_enable_gen.delay_tap[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_22\,
      I1 => max_value_0(3),
      I2 => min_value_0(3),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_11\
    );
\deskew_enable_gen.delay_tap[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_23\,
      I1 => max_value_1(3),
      I2 => min_value_1(3),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_12\
    );
\deskew_enable_gen.delay_tap[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => step_count(2),
      I1 => step_count(0),
      I2 => step_count(1),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_13\
    );
\deskew_enable_gen.delay_tap[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
    port map (
      I0 => min_value_0(3),
      I1 => max_value_0(3),
      I2 => \n_0_deskew_enable_gen.delay_tap[4]_i_22\,
      I3 => max_value_0(4),
      I4 => min_value_0(4),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_14\
    );
\deskew_enable_gen.delay_tap[4]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_23\,
      I1 => max_value_1(3),
      I2 => min_value_1(3),
      I3 => max_value_1(4),
      I4 => min_value_1(4),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_15\
    );
\deskew_enable_gen.delay_tap[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAEAA8808080"
    )
    port map (
      I0 => min_value_0(2),
      I1 => min_value_0(1),
      I2 => max_value_0(1),
      I3 => min_value_0(0),
      I4 => max_value_0(0),
      I5 => max_value_0(2),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_16\
    );
\deskew_enable_gen.delay_tap[4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
    port map (
      I0 => max_value_1(0),
      I1 => min_value_1(0),
      I2 => max_value_0(0),
      I3 => min_value_0(0),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_17\
    );
\deskew_enable_gen.delay_tap[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
    port map (
      I0 => max_value_0(0),
      I1 => min_value_0(0),
      I2 => max_value_0(1),
      I3 => min_value_0(1),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_18\
    );
\deskew_enable_gen.delay_tap[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
    port map (
      I0 => max_value_1(0),
      I1 => min_value_1(0),
      I2 => max_value_1(1),
      I3 => min_value_1(1),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_19\
    );
\deskew_enable_gen.delay_tap[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_5\,
      I1 => \n_0_deskew_enable_gen.delay_tap[4]_i_6\,
      I2 => \n_0_deskew_enable_gen.delay_tap[4]_i_7\,
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_8\,
      I4 => state(8),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_2\
    );
\deskew_enable_gen.delay_tap[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22D4DDD4DD2B22"
    )
    port map (
      I0 => min_value_0(1),
      I1 => max_value_0(1),
      I2 => max_value_0(0),
      I3 => min_value_0(0),
      I4 => max_value_0(2),
      I5 => min_value_0(2),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_20\
    );
\deskew_enable_gen.delay_tap[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD2B222B22D4DD"
    )
    port map (
      I0 => min_value_1(1),
      I1 => max_value_1(1),
      I2 => max_value_1(0),
      I3 => min_value_1(0),
      I4 => max_value_1(2),
      I5 => min_value_1(2),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_21\
    );
\deskew_enable_gen.delay_tap[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2BBBB222222B2"
    )
    port map (
      I0 => min_value_0(2),
      I1 => max_value_0(2),
      I2 => min_value_0(0),
      I3 => max_value_0(0),
      I4 => max_value_0(1),
      I5 => min_value_0(1),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_22\
    );
\deskew_enable_gen.delay_tap[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FD0000FFFFD0FD"
    )
    port map (
      I0 => min_value_1(0),
      I1 => max_value_1(0),
      I2 => max_value_1(1),
      I3 => min_value_1(1),
      I4 => max_value_1(2),
      I5 => min_value_1(2),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_23\
    );
\deskew_enable_gen.delay_tap[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[8]_i_2\,
      I1 => state(7),
      I2 => step_count(2),
      I3 => step_count(1),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_3\
    );
\deskew_enable_gen.delay_tap[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_9\,
      I1 => state(4),
      I2 => state(6),
      I3 => state(5),
      I4 => state(11),
      I5 => state(10),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_4\
    );
\deskew_enable_gen.delay_tap[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
    port map (
      I0 => state(7),
      I1 => \^o4\(2),
      I2 => \^o4\(0),
      I3 => \^o4\(1),
      I4 => \^o4\(3),
      I5 => \^o4\(4),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_5\
    );
\deskew_enable_gen.delay_tap[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0115577F"
    )
    port map (
      I0 => min_value_1(4),
      I1 => min_value_1(3),
      I2 => \n_0_deskew_enable_gen.delay_tap[2]_i_4\,
      I3 => max_value_1(3),
      I4 => max_value_1(4),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_6\
    );
\deskew_enable_gen.delay_tap[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D400FF000000D4"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_10\,
      I1 => \n_0_deskew_enable_gen.delay_tap[4]_i_11\,
      I2 => \n_0_deskew_enable_gen.delay_tap[4]_i_12\,
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_13\,
      I4 => \n_0_deskew_enable_gen.delay_tap[4]_i_14\,
      I5 => \n_0_deskew_enable_gen.delay_tap[4]_i_15\,
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_7\
    );
\deskew_enable_gen.delay_tap[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0115577F"
    )
    port map (
      I0 => min_value_0(4),
      I1 => min_value_0(3),
      I2 => \n_0_deskew_enable_gen.delay_tap[4]_i_16\,
      I3 => max_value_0(3),
      I4 => max_value_0(4),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_8\
    );
\deskew_enable_gen.delay_tap[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(3),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_9\
    );
\deskew_enable_gen.delay_tap_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.delay_tap[4]_i_1\,
      D => \n_0_deskew_enable_gen.delay_tap[0]_i_1\,
      Q => \^o4\(0),
      R => I1
    );
\deskew_enable_gen.delay_tap_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.delay_tap[4]_i_1\,
      D => \n_0_deskew_enable_gen.delay_tap[1]_i_1\,
      Q => \^o4\(1),
      R => I1
    );
\deskew_enable_gen.delay_tap_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.delay_tap[4]_i_1\,
      D => \n_0_deskew_enable_gen.delay_tap[2]_i_1\,
      Q => \^o4\(2),
      R => I1
    );
\deskew_enable_gen.delay_tap_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.delay_tap[4]_i_1\,
      D => \n_0_deskew_enable_gen.delay_tap[3]_i_1\,
      Q => \^o4\(3),
      R => I1
    );
\deskew_enable_gen.delay_tap_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.delay_tap[4]_i_1\,
      D => \n_0_deskew_enable_gen.delay_tap[4]_i_2\,
      Q => \^o4\(4),
      R => I1
    );
\deskew_enable_gen.dout_p0_val_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(2),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_10\
    );
\deskew_enable_gen.dout_p0_val_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(4),
      I2 => grp_count(3),
      I3 => grp_count(1),
      I4 => grp_count(0),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_11\
    );
\deskew_enable_gen.dout_p0_val_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(2),
      I3 => grp_count(1),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_12\
    );
\deskew_enable_gen.dout_p0_val_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F333F3300002A22"
    )
    port map (
      I0 => selected_data(16),
      I1 => selected_data(15),
      I2 => grp_count(2),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I4 => selected_data(17),
      I5 => \n_0_deskew_enable_gen.dout_p0_val_i_9\,
      O => \n_0_deskew_enable_gen.dout_p0_val_i_3\
    );
\deskew_enable_gen.dout_p0_val_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040404040FF"
    )
    port map (
      I0 => selected_data(13),
      I1 => selected_data(12),
      I2 => selected_data(14),
      I3 => grp_count(3),
      I4 => grp_count(4),
      I5 => grp_count(2),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_4\
    );
\deskew_enable_gen.dout_p0_val_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF00002FFF2222"
    )
    port map (
      I0 => selected_data(10),
      I1 => selected_data(9),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => \n_0_deskew_enable_gen.dout_p0_val_i_10\,
      I5 => selected_data(11),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_5\
    );
\deskew_enable_gen.dout_p0_val_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0EEE0"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.dout_p0_val_i_11\,
      I1 => selected_data(8),
      I2 => \n_0_deskew_enable_gen.dout_p0_val_i_12\,
      I3 => selected_data(6),
      I4 => selected_data(7),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_6\
    );
\deskew_enable_gen.dout_p0_val_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F0000003F222222"
    )
    port map (
      I0 => selected_data(4),
      I1 => selected_data(3),
      I2 => grp_count(0),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\,
      I4 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I5 => selected_data(5),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_7\
    );
\deskew_enable_gen.dout_p0_val_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => selected_data(1),
      I1 => selected_data(0),
      I2 => selected_data(2),
      I3 => \n_0_deskew_enable_gen.grp_count[4]_i_5\,
      O => \n_0_deskew_enable_gen.dout_p0_val_i_8\
    );
\deskew_enable_gen.dout_p0_val_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001F"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(1),
      I2 => grp_count(2),
      I3 => grp_count(4),
      I4 => grp_count(3),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_9\
    );
\deskew_enable_gen.dout_p0_val_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => dout_p0_val0,
      Q => dout_p0_val,
      R => '0'
    );
\deskew_enable_gen.dout_p0_val_reg_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.dout_p0_val_reg_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.dout_p0_val_reg_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => dout_p0_val0,
      CO(0) => \n_3_deskew_enable_gen.dout_p0_val_reg_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.dout_p0_val_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.dout_p0_val_i_3\,
      S(0) => \n_0_deskew_enable_gen.dout_p0_val_i_4\
    );
\deskew_enable_gen.dout_p0_val_reg_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.dout_p0_val_reg_i_2\,
      CO(2) => \n_1_deskew_enable_gen.dout_p0_val_reg_i_2\,
      CO(1) => \n_2_deskew_enable_gen.dout_p0_val_reg_i_2\,
      CO(0) => \n_3_deskew_enable_gen.dout_p0_val_reg_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.dout_p0_val_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.dout_p0_val_i_5\,
      S(2) => \n_0_deskew_enable_gen.dout_p0_val_i_6\,
      S(1) => \n_0_deskew_enable_gen.dout_p0_val_i_7\,
      S(0) => \n_0_deskew_enable_gen.dout_p0_val_i_8\
    );
\deskew_enable_gen.f0_val_reg[2]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_ph_out,
      D => f0_val0,
      Q => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3\
    );
\deskew_enable_gen.f0_val_reg[2]_srl3_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.f0_val_reg[2]_srl3_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => f0_val0,
      CO(0) => \n_3_deskew_enable_gen.f0_val_reg[2]_srl3_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f0_val_reg[2]_srl3_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_3\,
      S(0) => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_4\
    );
\deskew_enable_gen.f0_val_reg[2]_srl3_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_2\,
      CO(2) => \n_1_deskew_enable_gen.f0_val_reg[2]_srl3_i_2\,
      CO(1) => \n_2_deskew_enable_gen.f0_val_reg[2]_srl3_i_2\,
      CO(0) => \n_3_deskew_enable_gen.f0_val_reg[2]_srl3_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f0_val_reg[2]_srl3_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_5\,
      S(2) => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_6\,
      S(1) => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_7\,
      S(0) => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_8\
    );
\deskew_enable_gen.f0_val_reg[2]_srl3_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51515100"
    )
    port map (
      I0 => masked_udata(15),
      I1 => I3(16),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[17]_i_2\,
      I3 => \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\,
      I4 => unalign_data(16),
      O => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_3\
    );
\deskew_enable_gen.f0_val_reg[2]_srl3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515551555150000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_10\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => I3(12),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_9\,
      I4 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I5 => unalign_data(14),
      O => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_4\
    );
\deskew_enable_gen.f0_val_reg[2]_srl3_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07070700"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_11\,
      I1 => I3(8),
      I2 => masked_udata(11),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_12\,
      I4 => unalign_data(10),
      O => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_5\
    );
\deskew_enable_gen.f0_val_reg[2]_srl3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEE0EEE00000EEE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[6]_i_2\,
      I1 => unalign_data(6),
      I2 => I3(6),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_13\,
      I4 => \n_0_deskew_enable_gen.f2_val[0]_i_14\,
      I5 => unalign_data(8),
      O => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_6\
    );
\deskew_enable_gen.f0_val_reg[2]_srl3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500151515151515"
    )
    port map (
      I0 => masked_udata(3),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[5]_i_2\,
      I2 => I3(4),
      I3 => unalign_data(4),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\,
      I5 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      O => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_7\
    );
\deskew_enable_gen.f0_val_reg[2]_srl3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDD0DDD0DDD0000"
    )
    port map (
      I0 => \^o1\,
      I1 => unalign_data(0),
      I2 => \^o2\,
      I3 => I3(0),
      I4 => \^o3\,
      I5 => unalign_data(2),
      O => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3_i_8\
    );
\deskew_enable_gen.f0_val_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.f0_val_reg[2]_srl3\,
      Q => p_3_in,
      R => '0'
    );
\deskew_enable_gen.f1_val_reg[1]_srl2\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_ph_out,
      D => f1_val0,
      Q => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2\
    );
\deskew_enable_gen.f1_val_reg[1]_srl2_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.f1_val_reg[1]_srl2_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => f1_val0,
      CO(0) => \n_3_deskew_enable_gen.f1_val_reg[1]_srl2_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f1_val_reg[1]_srl2_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_3\,
      S(0) => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_4\
    );
\deskew_enable_gen.f1_val_reg[1]_srl2_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_2\,
      CO(2) => \n_1_deskew_enable_gen.f1_val_reg[1]_srl2_i_2\,
      CO(1) => \n_2_deskew_enable_gen.f1_val_reg[1]_srl2_i_2\,
      CO(0) => \n_3_deskew_enable_gen.f1_val_reg[1]_srl2_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f1_val_reg[1]_srl2_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_5\,
      S(2) => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_6\,
      S(1) => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_7\,
      S(0) => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_8\
    );
\deskew_enable_gen.f1_val_reg[1]_srl2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDD0"
    )
    port map (
      I0 => unalign_data(16),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\,
      I2 => I3(16),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[17]_i_2\,
      I4 => masked_udata(15),
      O => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_3\
    );
\deskew_enable_gen.f1_val_reg[1]_srl2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I1 => grp_count(1),
      I2 => grp_count(2),
      I3 => unalign_data(12),
      I4 => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_9\,
      O => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_4\
    );
\deskew_enable_gen.f1_val_reg[1]_srl2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0D00"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_11\,
      I1 => I3(8),
      I2 => masked_udata(11),
      I3 => unalign_data(10),
      I4 => \n_0_deskew_enable_gen.f2_val[0]_i_12\,
      O => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_5\
    );
\deskew_enable_gen.f1_val_reg[1]_srl2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000EEE0EEE0EEE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[6]_i_2\,
      I1 => unalign_data(6),
      I2 => I3(6),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_13\,
      I4 => unalign_data(8),
      I5 => \n_0_deskew_enable_gen.f2_val[0]_i_14\,
      O => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_6\
    );
\deskew_enable_gen.f1_val_reg[1]_srl2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F007F7F"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\,
      I2 => unalign_data(4),
      I3 => I3(4),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[5]_i_2\,
      I5 => masked_udata(3),
      O => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_7\
    );
\deskew_enable_gen.f1_val_reg[1]_srl2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770777070000"
    )
    port map (
      I0 => \^o1\,
      I1 => unalign_data(0),
      I2 => \^o2\,
      I3 => I3(0),
      I4 => unalign_data(2),
      I5 => \^o3\,
      O => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_8\
    );
\deskew_enable_gen.f1_val_reg[1]_srl2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111F111111111"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I1 => unalign_data(14),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => I3(12),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      O => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2_i_9\
    );
\deskew_enable_gen.f1_val_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.f1_val_reg[1]_srl2\,
      Q => p_2_in5_in,
      R => '0'
    );
\deskew_enable_gen.f2_val[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => unalign_data(12),
      I4 => grp_count(2),
      I5 => grp_count(1),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_10\
    );
\deskew_enable_gen.f2_val[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(1),
      I2 => grp_count(0),
      I3 => grp_count(3),
      I4 => grp_count(4),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_11\
    );
\deskew_enable_gen.f2_val[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(1),
      I2 => grp_count(0),
      I3 => grp_count(3),
      I4 => grp_count(4),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_12\
    );
\deskew_enable_gen.f2_val[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(0),
      I2 => grp_count(3),
      I3 => grp_count(4),
      I4 => grp_count(1),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_13\
    );
\deskew_enable_gen.f2_val[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(2),
      I3 => grp_count(1),
      I4 => grp_count(0),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_14\
    );
\deskew_enable_gen.f2_val[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(2),
      I2 => grp_count(1),
      I3 => grp_count(3),
      I4 => grp_count(4),
      I5 => I3(2),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_15\
    );
\deskew_enable_gen.f2_val[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(4),
      I2 => grp_count(3),
      I3 => grp_count(0),
      I4 => grp_count(1),
      O => \^o2\
    );
\deskew_enable_gen.f2_val[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(1),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(0),
      O => \^o1\
    );
\deskew_enable_gen.f2_val[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0EEE0E0000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[15]_i_2\,
      I1 => I3(14),
      I2 => I3(16),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[17]_i_2\,
      I4 => unalign_data(16),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\,
      O => \n_0_deskew_enable_gen.f2_val[0]_i_3\
    );
\deskew_enable_gen.f2_val[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7F700F7"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I1 => I3(12),
      I2 => \n_0_deskew_enable_gen.f2_val[0]_i_9\,
      I3 => unalign_data(14),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I5 => \n_0_deskew_enable_gen.f2_val[0]_i_10\,
      O => \n_0_deskew_enable_gen.f2_val[0]_i_4\
    );
\deskew_enable_gen.f2_val[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEE0EEE00000EEE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[11]_i_2\,
      I1 => I3(10),
      I2 => \n_0_deskew_enable_gen.f2_val[0]_i_11\,
      I3 => I3(8),
      I4 => unalign_data(10),
      I5 => \n_0_deskew_enable_gen.f2_val[0]_i_12\,
      O => \n_0_deskew_enable_gen.f2_val[0]_i_5\
    );
\deskew_enable_gen.f2_val[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_13\,
      I1 => I3(6),
      I2 => unalign_data(6),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[6]_i_2\,
      I4 => \n_0_deskew_enable_gen.f2_val[0]_i_14\,
      I5 => unalign_data(8),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_6\
    );
\deskew_enable_gen.f2_val[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DF00DF00DF00"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I1 => unalign_data(4),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\,
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_15\,
      I4 => \n_0_deskew_enable_gen.data_flip_sel[5]_i_2\,
      I5 => I3(4),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_7\
    );
\deskew_enable_gen.f2_val[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707000077077707"
    )
    port map (
      I0 => \^o2\,
      I1 => I3(0),
      I2 => unalign_data(2),
      I3 => \^o3\,
      I4 => unalign_data(0),
      I5 => \^o1\,
      O => \n_0_deskew_enable_gen.f2_val[0]_i_8\
    );
\deskew_enable_gen.f2_val[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(1),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_9\
    );
\deskew_enable_gen.f2_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => f2_val0,
      Q => \n_0_deskew_enable_gen.f2_val_reg[0]\,
      R => '0'
    );
\deskew_enable_gen.f2_val_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.f2_val_reg[0]_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.f2_val_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => f2_val0,
      CO(0) => \n_3_deskew_enable_gen.f2_val_reg[0]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f2_val_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.f2_val[0]_i_3\,
      S(0) => \n_0_deskew_enable_gen.f2_val[0]_i_4\
    );
\deskew_enable_gen.f2_val_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.f2_val_reg[0]_i_2\,
      CO(2) => \n_1_deskew_enable_gen.f2_val_reg[0]_i_2\,
      CO(1) => \n_2_deskew_enable_gen.f2_val_reg[0]_i_2\,
      CO(0) => \n_3_deskew_enable_gen.f2_val_reg[0]_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f2_val_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.f2_val[0]_i_5\,
      S(2) => \n_0_deskew_enable_gen.f2_val[0]_i_6\,
      S(1) => \n_0_deskew_enable_gen.f2_val[0]_i_7\,
      S(0) => \n_0_deskew_enable_gen.f2_val[0]_i_8\
    );
\deskew_enable_gen.f2_val_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.f2_val_reg[0]\,
      Q => p_0_in4_in,
      R => '0'
    );
\deskew_enable_gen.f3_val[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => I3(10),
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => masked_udata(11)
    );
\deskew_enable_gen.f3_val[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => I3(2),
      I3 => grp_count(0),
      I4 => grp_count(2),
      I5 => grp_count(1),
      O => masked_udata(3)
    );
\deskew_enable_gen.f3_val[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE0"
    )
    port map (
      I0 => unalign_data(16),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\,
      I2 => I3(16),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[17]_i_2\,
      I4 => masked_udata(15),
      O => \n_0_deskew_enable_gen.f3_val[0]_i_3\
    );
\deskew_enable_gen.f3_val[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551555155510000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_10\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => I3(12),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_9\,
      I4 => unalign_data(14),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      O => \n_0_deskew_enable_gen.f3_val[0]_i_4\
    );
\deskew_enable_gen.f3_val[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0D00"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_11\,
      I1 => I3(8),
      I2 => masked_udata(11),
      I3 => unalign_data(10),
      I4 => \n_0_deskew_enable_gen.f2_val[0]_i_12\,
      O => \n_0_deskew_enable_gen.f3_val[0]_i_5\
    );
\deskew_enable_gen.f3_val[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEE0EEE00000EEE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[6]_i_2\,
      I1 => unalign_data(6),
      I2 => I3(6),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_13\,
      I4 => \n_0_deskew_enable_gen.f2_val[0]_i_14\,
      I5 => unalign_data(8),
      O => \n_0_deskew_enable_gen.f3_val[0]_i_6\
    );
\deskew_enable_gen.f3_val[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DF00DFDF"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I1 => unalign_data(4),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\,
      I3 => I3(4),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[5]_i_2\,
      I5 => masked_udata(3),
      O => \n_0_deskew_enable_gen.f3_val[0]_i_7\
    );
\deskew_enable_gen.f3_val[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0BBB0B0000"
    )
    port map (
      I0 => unalign_data(0),
      I1 => \^o1\,
      I2 => \^o2\,
      I3 => I3(0),
      I4 => unalign_data(2),
      I5 => \^o3\,
      O => \n_0_deskew_enable_gen.f3_val[0]_i_8\
    );
\deskew_enable_gen.f3_val[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => I3(14),
      I1 => grp_count(0),
      I2 => grp_count(1),
      I3 => grp_count(3),
      I4 => grp_count(4),
      I5 => grp_count(2),
      O => masked_udata(15)
    );
\deskew_enable_gen.f3_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.f3_val_reg0\,
      Q => f3_val(0),
      R => '0'
    );
\deskew_enable_gen.f3_val_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.f3_val_reg[0]_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.f3_val_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \deskew_enable_gen.f3_val_reg0\,
      CO(0) => \n_3_deskew_enable_gen.f3_val_reg[0]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f3_val_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.f3_val[0]_i_3\,
      S(0) => \n_0_deskew_enable_gen.f3_val[0]_i_4\
    );
\deskew_enable_gen.f3_val_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.f3_val_reg[0]_i_2\,
      CO(2) => \n_1_deskew_enable_gen.f3_val_reg[0]_i_2\,
      CO(1) => \n_2_deskew_enable_gen.f3_val_reg[0]_i_2\,
      CO(0) => \n_3_deskew_enable_gen.f3_val_reg[0]_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f3_val_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.f3_val[0]_i_5\,
      S(2) => \n_0_deskew_enable_gen.f3_val[0]_i_6\,
      S(1) => \n_0_deskew_enable_gen.f3_val[0]_i_7\,
      S(0) => \n_0_deskew_enable_gen.f3_val[0]_i_8\
    );
\deskew_enable_gen.f3_val_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => f3_val(0),
      Q => f3_val(1),
      R => '0'
    );
\deskew_enable_gen.f3_val_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => f3_val(1),
      Q => f3_val(2),
      R => '0'
    );
\deskew_enable_gen.f3_val_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => f3_val(2),
      Q => f3_val(3),
      R => '0'
    );
\deskew_enable_gen.flip_type_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[6]_i_3\,
      I1 => \n_0_deskew_enable_gen.state[6]_i_2\,
      I2 => \n_0_deskew_enable_gen.flip_type_i_2\,
      I3 => \n_0_deskew_enable_gen.state[11]_i_4\,
      I4 => flip_type,
      O => \n_0_deskew_enable_gen.flip_type_i_1\
    );
\deskew_enable_gen.flip_type_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      O => \n_0_deskew_enable_gen.flip_type_i_2\
    );
\deskew_enable_gen.flip_type_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.flip_type_i_1\,
      Q => flip_type,
      R => I1
    );
\deskew_enable_gen.grp_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => state(7),
      I1 => grp_count(0),
      O => \n_0_deskew_enable_gen.grp_count[0]_i_1\
    );
\deskew_enable_gen.grp_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => state(10),
      O => \n_0_deskew_enable_gen.grp_count[1]_i_1\
    );
\deskew_enable_gen.grp_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => state(10),
      I1 => grp_count(0),
      I2 => grp_count(1),
      I3 => grp_count(2),
      O => \n_0_deskew_enable_gen.grp_count[2]_i_1\
    );
\deskew_enable_gen.grp_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => grp_count(2),
      I3 => grp_count(3),
      I4 => state(10),
      O => \n_0_deskew_enable_gen.grp_count[3]_i_1\
    );
\deskew_enable_gen.grp_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_count[4]_i_3\,
      I1 => \n_0_deskew_enable_gen.grp_count[4]_i_4\,
      I2 => \n_0_deskew_enable_gen.grp_count[4]_i_5\,
      I3 => \n_0_deskew_enable_gen.grp_count[4]_i_6\,
      I4 => state(7),
      O => \n_0_deskew_enable_gen.grp_count[4]_i_1\
    );
\deskew_enable_gen.grp_count[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => state(6),
      I1 => state(7),
      I2 => state(8),
      I3 => state(9),
      I4 => state(10),
      I5 => state(11),
      O => \n_0_deskew_enable_gen.grp_count[4]_i_10\
    );
\deskew_enable_gen.grp_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
    port map (
      I0 => state(10),
      I1 => grp_count(3),
      I2 => grp_count(2),
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(4),
      O => \n_0_deskew_enable_gen.grp_count[4]_i_2\
    );
\deskew_enable_gen.grp_count[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_count[4]_i_7\,
      I1 => \n_0_deskew_enable_gen.grp_count[4]_i_8\,
      I2 => \n_0_deskew_enable_gen.grp_count[4]_i_9\,
      I3 => \n_0_deskew_enable_gen.grp_count[4]_i_10\,
      O => \n_0_deskew_enable_gen.grp_count[4]_i_3\
    );
\deskew_enable_gen.grp_count[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080880"
    )
    port map (
      I0 => dout_p0_val,
      I1 => state(10),
      I2 => grp_p0_val,
      I3 => grp_p1_val,
      I4 => grp_p3_val,
      O => \n_0_deskew_enable_gen.grp_count[4]_i_4\
    );
\deskew_enable_gen.grp_count[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => grp_count(0),
      O => \n_0_deskew_enable_gen.grp_count[4]_i_5\
    );
\deskew_enable_gen.grp_count[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => step_count(1),
      I1 => step_count(2),
      I2 => step_count(0),
      O => \n_0_deskew_enable_gen.grp_count[4]_i_6\
    );
\deskew_enable_gen.grp_count[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \n_0_deskew_enable_gen.grp_count[4]_i_7\
    );
\deskew_enable_gen.grp_count[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \n_0_deskew_enable_gen.grp_count[4]_i_8\
    );
\deskew_enable_gen.grp_count[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => state(6),
      I1 => state(7),
      I2 => state(8),
      I3 => state(9),
      I4 => state(10),
      I5 => state(11),
      O => \n_0_deskew_enable_gen.grp_count[4]_i_9\
    );
\deskew_enable_gen.grp_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.grp_count[4]_i_1\,
      D => \n_0_deskew_enable_gen.grp_count[0]_i_1\,
      Q => grp_count(0),
      R => I1
    );
\deskew_enable_gen.grp_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.grp_count[4]_i_1\,
      D => \n_0_deskew_enable_gen.grp_count[1]_i_1\,
      Q => grp_count(1),
      R => I1
    );
\deskew_enable_gen.grp_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.grp_count[4]_i_1\,
      D => \n_0_deskew_enable_gen.grp_count[2]_i_1\,
      Q => grp_count(2),
      R => I1
    );
\deskew_enable_gen.grp_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.grp_count[4]_i_1\,
      D => \n_0_deskew_enable_gen.grp_count[3]_i_1\,
      Q => grp_count(3),
      R => I1
    );
\deskew_enable_gen.grp_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.grp_count[4]_i_1\,
      D => \n_0_deskew_enable_gen.grp_count[4]_i_2\,
      Q => grp_count(4),
      R => I1
    );
\deskew_enable_gen.grp_flip_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
    port map (
      I0 => min_flip_1,
      I1 => \n_0_deskew_enable_gen.delay_tap[1]_i_5\,
      I2 => min_flip_0,
      I3 => state(9),
      I4 => state(11),
      I5 => \n_0_deskew_enable_gen.grp_flip_i_2\,
      O => next_grp_flip
    );
\deskew_enable_gen.grp_flip_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => state(8),
      I1 => state(10),
      I2 => state(0),
      I3 => state(7),
      I4 => \n_0_deskew_enable_gen.grp_flip_i_3\,
      O => \n_0_deskew_enable_gen.grp_flip_i_2\
    );
\deskew_enable_gen.grp_flip_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => state(5),
      I1 => state(6),
      I2 => state(4),
      I3 => state(3),
      I4 => state(1),
      I5 => state(2),
      O => \n_0_deskew_enable_gen.grp_flip_i_3\
    );
\deskew_enable_gen.grp_flip_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => next_grp_flip,
      Q => grp_flip,
      R => I1
    );
\deskew_enable_gen.grp_p0_val_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51515100"
    )
    port map (
      I0 => masked_dout(15),
      I1 => selected_data(17),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[17]_i_2\,
      I3 => selected_data(16),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\,
      O => \n_0_deskew_enable_gen.grp_p0_val_i_3\
    );
\deskew_enable_gen.grp_p0_val_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAA2AAA00AA2A"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p0_val_i_9\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => selected_data(13),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_9\,
      I4 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I5 => selected_data(12),
      O => \n_0_deskew_enable_gen.grp_p0_val_i_4\
    );
\deskew_enable_gen.grp_p0_val_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
    port map (
      I0 => selected_data(9),
      I1 => \n_0_deskew_enable_gen.f2_val[0]_i_11\,
      I2 => masked_dout(11),
      I3 => \n_0_deskew_enable_gen.grp_p3_val_i_12\,
      O => \n_0_deskew_enable_gen.grp_p0_val_i_5\
    );
\deskew_enable_gen.grp_p0_val_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222202222"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_13\,
      I1 => masked_dout(7),
      I2 => grp_count(0),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_9\,
      I4 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I5 => selected_data(8),
      O => \n_0_deskew_enable_gen.grp_p0_val_i_6\
    );
\deskew_enable_gen.grp_p0_val_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000DF00DF00DF"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\,
      I1 => selected_data(4),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I3 => masked_dout(3),
      I4 => selected_data(5),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[5]_i_2\,
      O => \n_0_deskew_enable_gen.grp_p0_val_i_7\
    );
\deskew_enable_gen.grp_p0_val_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEE0EEE00000EEE"
    )
    port map (
      I0 => selected_data(2),
      I1 => \^o3\,
      I2 => \^o2\,
      I3 => selected_data(1),
      I4 => \^o1\,
      I5 => selected_data(0),
      O => \n_0_deskew_enable_gen.grp_p0_val_i_8\
    );
\deskew_enable_gen.grp_p0_val_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(2),
      I2 => grp_count(1),
      I3 => grp_count(3),
      I4 => grp_count(4),
      I5 => selected_data(14),
      O => \n_0_deskew_enable_gen.grp_p0_val_i_9\
    );
\deskew_enable_gen.grp_p0_val_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => grp_p0_val0,
      Q => grp_p0_val,
      R => '0'
    );
\deskew_enable_gen.grp_p0_val_reg_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.grp_p0_val_reg_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.grp_p0_val_reg_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => grp_p0_val0,
      CO(0) => \n_3_deskew_enable_gen.grp_p0_val_reg_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p0_val_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.grp_p0_val_i_3\,
      S(0) => \n_0_deskew_enable_gen.grp_p0_val_i_4\
    );
\deskew_enable_gen.grp_p0_val_reg_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.grp_p0_val_reg_i_2\,
      CO(2) => \n_1_deskew_enable_gen.grp_p0_val_reg_i_2\,
      CO(1) => \n_2_deskew_enable_gen.grp_p0_val_reg_i_2\,
      CO(0) => \n_3_deskew_enable_gen.grp_p0_val_reg_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p0_val_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.grp_p0_val_i_5\,
      S(2) => \n_0_deskew_enable_gen.grp_p0_val_i_6\,
      S(1) => \n_0_deskew_enable_gen.grp_p0_val_i_7\,
      S(0) => \n_0_deskew_enable_gen.grp_p0_val_i_8\
    );
\deskew_enable_gen.grp_p1_val_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0E000E"
    )
    port map (
      I0 => selected_data(17),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[17]_i_2\,
      I2 => masked_dout(15),
      I3 => selected_data(16),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\,
      O => \n_0_deskew_enable_gen.grp_p1_val_i_3\
    );
\deskew_enable_gen.grp_p1_val_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_10\,
      I1 => selected_data(12),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I3 => grp_count(1),
      I4 => grp_count(2),
      O => \n_0_deskew_enable_gen.grp_p1_val_i_4\
    );
\deskew_enable_gen.grp_p1_val_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_11\,
      I1 => selected_data(9),
      I2 => masked_dout(11),
      I3 => \n_0_deskew_enable_gen.grp_p3_val_i_12\,
      O => \n_0_deskew_enable_gen.grp_p1_val_i_5\
    );
\deskew_enable_gen.grp_p1_val_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220222222222"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_13\,
      I1 => masked_dout(7),
      I2 => selected_data(8),
      I3 => grp_count(0),
      I4 => \n_0_deskew_enable_gen.f2_val[0]_i_9\,
      I5 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      O => \n_0_deskew_enable_gen.grp_p1_val_i_6\
    );
\deskew_enable_gen.grp_p1_val_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555000015551555"
    )
    port map (
      I0 => masked_dout(3),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I2 => selected_data(4),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\,
      I4 => selected_data(5),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[5]_i_2\,
      O => \n_0_deskew_enable_gen.grp_p1_val_i_7\
    );
\deskew_enable_gen.grp_p1_val_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAAAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_16\,
      I1 => grp_count(2),
      I2 => grp_count(1),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I4 => grp_count(0),
      I5 => selected_data(0),
      O => \n_0_deskew_enable_gen.grp_p1_val_i_8\
    );
\deskew_enable_gen.grp_p1_val_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => grp_p1_val0,
      Q => grp_p1_val,
      R => '0'
    );
\deskew_enable_gen.grp_p1_val_reg_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.grp_p1_val_reg_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.grp_p1_val_reg_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => grp_p1_val0,
      CO(0) => \n_3_deskew_enable_gen.grp_p1_val_reg_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p1_val_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.grp_p1_val_i_3\,
      S(0) => \n_0_deskew_enable_gen.grp_p1_val_i_4\
    );
\deskew_enable_gen.grp_p1_val_reg_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.grp_p1_val_reg_i_2\,
      CO(2) => \n_1_deskew_enable_gen.grp_p1_val_reg_i_2\,
      CO(1) => \n_2_deskew_enable_gen.grp_p1_val_reg_i_2\,
      CO(0) => \n_3_deskew_enable_gen.grp_p1_val_reg_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p1_val_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.grp_p1_val_i_5\,
      S(2) => \n_0_deskew_enable_gen.grp_p1_val_i_6\,
      S(1) => \n_0_deskew_enable_gen.grp_p1_val_i_7\,
      S(0) => \n_0_deskew_enable_gen.grp_p1_val_i_8\
    );
\deskew_enable_gen.grp_p3_val_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEE0EEEEEEEEE"
    )
    port map (
      I0 => selected_data(14),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => selected_data(13),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      O => \n_0_deskew_enable_gen.grp_p3_val_i_10\
    );
\deskew_enable_gen.grp_p3_val_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => selected_data(11),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(2),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => masked_dout(11)
    );
\deskew_enable_gen.grp_p3_val_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => grp_count(4),
      I1 => grp_count(3),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => grp_count(2),
      I5 => selected_data(10),
      O => \n_0_deskew_enable_gen.grp_p3_val_i_12\
    );
\deskew_enable_gen.grp_p3_val_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(2),
      I2 => grp_count(0),
      I3 => grp_count(3),
      I4 => grp_count(4),
      I5 => selected_data(6),
      O => \n_0_deskew_enable_gen.grp_p3_val_i_13\
    );
\deskew_enable_gen.grp_p3_val_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(4),
      I2 => grp_count(3),
      I3 => grp_count(0),
      I4 => grp_count(2),
      I5 => selected_data(7),
      O => masked_dout(7)
    );
\deskew_enable_gen.grp_p3_val_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => selected_data(3),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(1),
      I4 => grp_count(2),
      I5 => grp_count(0),
      O => masked_dout(3)
    );
\deskew_enable_gen.grp_p3_val_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
    port map (
      I0 => selected_data(2),
      I1 => \^o3\,
      I2 => selected_data(1),
      I3 => \^o2\,
      O => \n_0_deskew_enable_gen.grp_p3_val_i_16\
    );
\deskew_enable_gen.grp_p3_val_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0E0E00"
    )
    port map (
      I0 => selected_data(17),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[17]_i_2\,
      I2 => masked_dout(15),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\,
      I4 => selected_data(16),
      O => \n_0_deskew_enable_gen.grp_p3_val_i_3\
    );
\deskew_enable_gen.grp_p3_val_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA2AAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_10\,
      I1 => grp_count(1),
      I2 => grp_count(2),
      I3 => selected_data(12),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      O => \n_0_deskew_enable_gen.grp_p3_val_i_4\
    );
\deskew_enable_gen.grp_p3_val_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_11\,
      I1 => selected_data(9),
      I2 => masked_dout(11),
      I3 => \n_0_deskew_enable_gen.grp_p3_val_i_12\,
      O => \n_0_deskew_enable_gen.grp_p3_val_i_5\
    );
\deskew_enable_gen.grp_p3_val_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222202222"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_13\,
      I1 => masked_dout(7),
      I2 => grp_count(0),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_9\,
      I4 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I5 => selected_data(8),
      O => \n_0_deskew_enable_gen.grp_p3_val_i_6\
    );
\deskew_enable_gen.grp_p3_val_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF00DF000000DF"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\,
      I1 => selected_data(4),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I3 => masked_dout(3),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[5]_i_2\,
      I5 => selected_data(5),
      O => \n_0_deskew_enable_gen.grp_p3_val_i_7\
    );
\deskew_enable_gen.grp_p3_val_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_16\,
      I1 => selected_data(0),
      I2 => grp_count(2),
      I3 => grp_count(1),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I5 => grp_count(0),
      O => \n_0_deskew_enable_gen.grp_p3_val_i_8\
    );
\deskew_enable_gen.grp_p3_val_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
    port map (
      I0 => selected_data(15),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => masked_dout(15)
    );
\deskew_enable_gen.grp_p3_val_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => grp_p3_val0,
      Q => grp_p3_val,
      R => '0'
    );
\deskew_enable_gen.grp_p3_val_reg_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.grp_p3_val_reg_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.grp_p3_val_reg_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => grp_p3_val0,
      CO(0) => \n_3_deskew_enable_gen.grp_p3_val_reg_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p3_val_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.grp_p3_val_i_3\,
      S(0) => \n_0_deskew_enable_gen.grp_p3_val_i_4\
    );
\deskew_enable_gen.grp_p3_val_reg_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.grp_p3_val_reg_i_2\,
      CO(2) => \n_1_deskew_enable_gen.grp_p3_val_reg_i_2\,
      CO(1) => \n_2_deskew_enable_gen.grp_p3_val_reg_i_2\,
      CO(0) => \n_3_deskew_enable_gen.grp_p3_val_reg_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p3_val_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.grp_p3_val_i_5\,
      S(2) => \n_0_deskew_enable_gen.grp_p3_val_i_6\,
      S(1) => \n_0_deskew_enable_gen.grp_p3_val_i_7\,
      S(0) => \n_0_deskew_enable_gen.grp_p3_val_i_8\
    );
\deskew_enable_gen.max_value_0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08280808"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.min_value_1[4]_i_3\,
      I1 => state(9),
      I2 => state(5),
      I3 => step_count(2),
      I4 => \n_0_deskew_enable_gen.min_value_1[4]_i_5\,
      O => \n_0_deskew_enable_gen.max_value_0[4]_i_1\
    );
\deskew_enable_gen.max_value_0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_0[4]_i_1\,
      D => next_min_value_0(0),
      Q => max_value_0(0),
      R => I1
    );
\deskew_enable_gen.max_value_0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_0[4]_i_1\,
      D => next_min_value_0(1),
      Q => max_value_0(1),
      R => I1
    );
\deskew_enable_gen.max_value_0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_0[4]_i_1\,
      D => next_min_value_0(2),
      Q => max_value_0(2),
      R => I1
    );
\deskew_enable_gen.max_value_0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_0[4]_i_1\,
      D => next_min_value_0(3),
      Q => max_value_0(3),
      R => I1
    );
\deskew_enable_gen.max_value_0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_0[4]_i_1\,
      D => next_min_value_0(4),
      Q => max_value_0(4),
      R => I1
    );
\deskew_enable_gen.max_value_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000AA0200"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.min_value_1[4]_i_3\,
      I1 => \n_0_deskew_enable_gen.min_value_1[4]_i_5\,
      I2 => step_count(2),
      I3 => state(5),
      I4 => state(9),
      I5 => \n_0_deskew_enable_gen.max_value_1[4]_i_2\,
      O => \n_0_deskew_enable_gen.max_value_1[4]_i_1\
    );
\deskew_enable_gen.max_value_1[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
    port map (
      I0 => step_count(0),
      I1 => step_count(1),
      I2 => min_flip_1,
      I3 => flip_type,
      O => \n_0_deskew_enable_gen.max_value_1[4]_i_2\
    );
\deskew_enable_gen.max_value_1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_1[4]_i_1\,
      D => next_min_value_0(0),
      Q => max_value_1(0),
      R => I1
    );
\deskew_enable_gen.max_value_1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_1[4]_i_1\,
      D => next_min_value_0(1),
      Q => max_value_1(1),
      R => I1
    );
\deskew_enable_gen.max_value_1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_1[4]_i_1\,
      D => next_min_value_0(2),
      Q => max_value_1(2),
      R => I1
    );
\deskew_enable_gen.max_value_1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_1[4]_i_1\,
      D => next_min_value_0(3),
      Q => max_value_1(3),
      R => I1
    );
\deskew_enable_gen.max_value_1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_1[4]_i_1\,
      D => next_min_value_0(4),
      Q => max_value_1(4),
      R => I1
    );
\deskew_enable_gen.min_flip_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => flip_type,
      I1 => step_count(1),
      I2 => step_count(0),
      I3 => \n_0_deskew_enable_gen.min_flip_0_i_2\,
      I4 => \n_0_deskew_enable_gen.min_value_1[4]_i_3\,
      I5 => min_flip_0,
      O => \n_0_deskew_enable_gen.min_flip_0_i_1\
    );
\deskew_enable_gen.min_flip_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => step_count(2),
      I1 => state(5),
      I2 => state(9),
      O => \n_0_deskew_enable_gen.min_flip_0_i_2\
    );
\deskew_enable_gen.min_flip_0_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.min_flip_0_i_1\,
      Q => min_flip_0,
      R => I1
    );
\deskew_enable_gen.min_flip_1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => flip_type,
      I1 => \n_0_deskew_enable_gen.min_value_1[4]_i_3\,
      I2 => \n_0_deskew_enable_gen.min_flip_1_i_2\,
      I3 => min_flip_1,
      O => \n_0_deskew_enable_gen.min_flip_1_i_1\
    );
\deskew_enable_gen.min_flip_1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB55FFFF"
    )
    port map (
      I0 => step_count(1),
      I1 => flip_type,
      I2 => min_flip_0,
      I3 => step_count(0),
      I4 => \n_0_deskew_enable_gen.min_flip_0_i_2\,
      O => \n_0_deskew_enable_gen.min_flip_1_i_2\
    );
\deskew_enable_gen.min_flip_1_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.min_flip_1_i_1\,
      Q => min_flip_1,
      R => I1
    );
\deskew_enable_gen.min_value_0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080828"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.min_value_1[4]_i_3\,
      I1 => state(9),
      I2 => state(5),
      I3 => step_count(2),
      I4 => step_count(0),
      I5 => step_count(1),
      O => \n_0_deskew_enable_gen.min_value_0[4]_i_1\
    );
\deskew_enable_gen.min_value_0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_0[4]_i_1\,
      D => next_min_value_0(0),
      Q => min_value_0(0),
      R => I1
    );
\deskew_enable_gen.min_value_0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_0[4]_i_1\,
      D => next_min_value_0(1),
      Q => min_value_0(1),
      R => I1
    );
\deskew_enable_gen.min_value_0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_0[4]_i_1\,
      D => next_min_value_0(2),
      Q => min_value_0(2),
      R => I1
    );
\deskew_enable_gen.min_value_0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_0[4]_i_1\,
      D => next_min_value_0(3),
      Q => min_value_0(3),
      R => I1
    );
\deskew_enable_gen.min_value_0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_0[4]_i_1\,
      D => next_min_value_0(4),
      Q => min_value_0(4),
      R => I1
    );
\deskew_enable_gen.min_value_1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o4\(0),
      I1 => state(9),
      O => next_min_value_0(0)
    );
\deskew_enable_gen.min_value_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o4\(1),
      I1 => state(9),
      O => next_min_value_0(1)
    );
\deskew_enable_gen.min_value_1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o4\(2),
      I1 => state(9),
      O => next_min_value_0(2)
    );
\deskew_enable_gen.min_value_1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o4\(3),
      I1 => state(9),
      O => next_min_value_0(3)
    );
\deskew_enable_gen.min_value_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080828"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.min_value_1[4]_i_3\,
      I1 => state(9),
      I2 => state(5),
      I3 => \n_0_deskew_enable_gen.min_value_1[4]_i_4\,
      I4 => \n_0_deskew_enable_gen.min_value_1[4]_i_5\,
      I5 => step_count(2),
      O => \n_0_deskew_enable_gen.min_value_1[4]_i_1\
    );
\deskew_enable_gen.min_value_1[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o4\(4),
      I1 => state(9),
      O => next_min_value_0(4)
    );
\deskew_enable_gen.min_value_1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.min_value_1[4]_i_6\,
      I1 => state(0),
      I2 => state(8),
      I3 => \n_0_deskew_enable_gen.count[2]_i_5\,
      I4 => state(6),
      I5 => state(7),
      O => \n_0_deskew_enable_gen.min_value_1[4]_i_3\
    );
\deskew_enable_gen.min_value_1[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => step_count(1),
      I1 => step_count(0),
      O => \n_0_deskew_enable_gen.min_value_1[4]_i_4\
    );
\deskew_enable_gen.min_value_1[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4155"
    )
    port map (
      I0 => step_count(1),
      I1 => flip_type,
      I2 => min_flip_0,
      I3 => step_count(0),
      O => \n_0_deskew_enable_gen.min_value_1[4]_i_5\
    );
\deskew_enable_gen.min_value_1[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(2),
      I3 => state(4),
      O => \n_0_deskew_enable_gen.min_value_1[4]_i_6\
    );
\deskew_enable_gen.min_value_1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_1[4]_i_1\,
      D => next_min_value_0(0),
      Q => min_value_1(0),
      R => I1
    );
\deskew_enable_gen.min_value_1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_1[4]_i_1\,
      D => next_min_value_0(1),
      Q => min_value_1(1),
      R => I1
    );
\deskew_enable_gen.min_value_1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_1[4]_i_1\,
      D => next_min_value_0(2),
      Q => min_value_1(2),
      R => I1
    );
\deskew_enable_gen.min_value_1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_1[4]_i_1\,
      D => next_min_value_0(3),
      Q => min_value_1(3),
      R => I1
    );
\deskew_enable_gen.min_value_1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_1[4]_i_1\,
      D => next_min_value_0(4),
      Q => min_value_1(4),
      R => I1
    );
\deskew_enable_gen.p0_val_reg[2]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_ph_out,
      D => p0_val0,
      Q => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3\
    );
\deskew_enable_gen.p0_val_reg[2]_srl3_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.p0_val_reg[2]_srl3_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p0_val0,
      CO(0) => \n_3_deskew_enable_gen.p0_val_reg[2]_srl3_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p0_val_reg[2]_srl3_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_3\,
      S(0) => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_4\
    );
\deskew_enable_gen.p0_val_reg[2]_srl3_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_2\,
      CO(2) => \n_1_deskew_enable_gen.p0_val_reg[2]_srl3_i_2\,
      CO(1) => \n_2_deskew_enable_gen.p0_val_reg[2]_srl3_i_2\,
      CO(0) => \n_3_deskew_enable_gen.p0_val_reg[2]_srl3_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p0_val_reg[2]_srl3_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_5\,
      S(2) => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_6\,
      S(1) => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_7\,
      S(0) => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_8\
    );
\deskew_enable_gen.p0_val_reg[2]_srl3_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51515100"
    )
    port map (
      I0 => masked_data(15),
      I1 => I3(17),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[17]_i_2\,
      I3 => \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\,
      I4 => I3(16),
      O => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_3\
    );
\deskew_enable_gen.p0_val_reg[2]_srl3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515551555150000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.p2_val[0]_i_9\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => I3(13),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_9\,
      I4 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I5 => I3(14),
      O => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_4\
    );
\deskew_enable_gen.p0_val_reg[2]_srl3_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07070700"
    )
    port map (
      I0 => I3(9),
      I1 => \n_0_deskew_enable_gen.f2_val[0]_i_11\,
      I2 => masked_data(11),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_12\,
      I4 => I3(10),
      O => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_5\
    );
\deskew_enable_gen.p0_val_reg[2]_srl3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEE0EEE00000EEE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[6]_i_2\,
      I1 => I3(6),
      I2 => I3(7),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_13\,
      I4 => \n_0_deskew_enable_gen.f2_val[0]_i_14\,
      I5 => I3(8),
      O => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_6\
    );
\deskew_enable_gen.p0_val_reg[2]_srl3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500151515151515"
    )
    port map (
      I0 => masked_data(3),
      I1 => I3(5),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[5]_i_2\,
      I3 => I3(4),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\,
      I5 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      O => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_7\
    );
\deskew_enable_gen.p0_val_reg[2]_srl3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDD0DDD0DDD0000"
    )
    port map (
      I0 => \^o1\,
      I1 => I3(0),
      I2 => I3(1),
      I3 => \^o2\,
      I4 => \^o3\,
      I5 => I3(2),
      O => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3_i_8\
    );
\deskew_enable_gen.p0_val_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.p0_val_reg[2]_srl3\,
      Q => p_3_in9_in,
      R => '0'
    );
\deskew_enable_gen.p1_val_reg[1]_srl2\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_ph_out,
      D => p1_val0,
      Q => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2\
    );
\deskew_enable_gen.p1_val_reg[1]_srl2_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.p1_val_reg[1]_srl2_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p1_val0,
      CO(0) => \n_3_deskew_enable_gen.p1_val_reg[1]_srl2_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p1_val_reg[1]_srl2_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_3\,
      S(0) => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_4\
    );
\deskew_enable_gen.p1_val_reg[1]_srl2_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_2\,
      CO(2) => \n_1_deskew_enable_gen.p1_val_reg[1]_srl2_i_2\,
      CO(1) => \n_2_deskew_enable_gen.p1_val_reg[1]_srl2_i_2\,
      CO(0) => \n_3_deskew_enable_gen.p1_val_reg[1]_srl2_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p1_val_reg[1]_srl2_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_5\,
      S(2) => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_6\,
      S(1) => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_7\,
      S(0) => I5(0)
    );
\deskew_enable_gen.p1_val_reg[1]_srl2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDD0"
    )
    port map (
      I0 => I3(16),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\,
      I2 => I3(17),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[17]_i_2\,
      I4 => masked_data(15),
      O => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_3\
    );
\deskew_enable_gen.p1_val_reg[1]_srl2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF7F"
    )
    port map (
      I0 => I3(12),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_9\,
      O => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_4\
    );
\deskew_enable_gen.p1_val_reg[1]_srl2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0D00"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_11\,
      I1 => I3(9),
      I2 => masked_data(11),
      I3 => I3(10),
      I4 => \n_0_deskew_enable_gen.f2_val[0]_i_12\,
      O => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_5\
    );
\deskew_enable_gen.p1_val_reg[1]_srl2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000EEE0EEE0EEE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[6]_i_2\,
      I1 => I3(6),
      I2 => I3(7),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_13\,
      I4 => \n_0_deskew_enable_gen.f2_val[0]_i_14\,
      I5 => I3(8),
      O => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_6\
    );
\deskew_enable_gen.p1_val_reg[1]_srl2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F007F7F"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\,
      I2 => I3(4),
      I3 => I3(5),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[5]_i_2\,
      I5 => masked_data(3),
      O => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_7\
    );
\deskew_enable_gen.p1_val_reg[1]_srl2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111F111111111"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I1 => I3(14),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => I3(13),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      O => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2_i_9\
    );
\deskew_enable_gen.p1_val_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.p1_val_reg[1]_srl2\,
      Q => p_2_in8_in,
      R => '0'
    );
\deskew_enable_gen.p2_val[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(2),
      I2 => grp_count(1),
      I3 => grp_count(3),
      I4 => grp_count(4),
      I5 => I3(3),
      O => \n_0_deskew_enable_gen.p2_val[0]_i_10\
    );
\deskew_enable_gen.p2_val[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0EEE0E0000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[15]_i_2\,
      I1 => I3(15),
      I2 => I3(17),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[17]_i_2\,
      I4 => I3(16),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\,
      O => \n_0_deskew_enable_gen.p2_val[0]_i_3\
    );
\deskew_enable_gen.p2_val[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7F700F7"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I1 => I3(13),
      I2 => \n_0_deskew_enable_gen.f2_val[0]_i_9\,
      I3 => I3(14),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I5 => \n_0_deskew_enable_gen.p2_val[0]_i_9\,
      O => \n_0_deskew_enable_gen.p2_val[0]_i_4\
    );
\deskew_enable_gen.p2_val[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEE0EEE00000EEE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[11]_i_2\,
      I1 => I3(11),
      I2 => I3(9),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_11\,
      I4 => I3(10),
      I5 => \n_0_deskew_enable_gen.f2_val[0]_i_12\,
      O => \n_0_deskew_enable_gen.p2_val[0]_i_5\
    );
\deskew_enable_gen.p2_val[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_13\,
      I1 => I3(7),
      I2 => I3(6),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[6]_i_2\,
      I4 => \n_0_deskew_enable_gen.f2_val[0]_i_14\,
      I5 => I3(8),
      O => \n_0_deskew_enable_gen.p2_val[0]_i_6\
    );
\deskew_enable_gen.p2_val[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DF00DF00DF00"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I1 => I3(4),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\,
      I3 => \n_0_deskew_enable_gen.p2_val[0]_i_10\,
      I4 => I3(5),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[5]_i_2\,
      O => \n_0_deskew_enable_gen.p2_val[0]_i_7\
    );
\deskew_enable_gen.p2_val[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => I3(12),
      I4 => grp_count(2),
      I5 => grp_count(1),
      O => \n_0_deskew_enable_gen.p2_val[0]_i_9\
    );
\deskew_enable_gen.p2_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => p2_val0,
      Q => \n_0_deskew_enable_gen.p2_val_reg[0]\,
      R => '0'
    );
\deskew_enable_gen.p2_val_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.p2_val_reg[0]_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.p2_val_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p2_val0,
      CO(0) => \n_3_deskew_enable_gen.p2_val_reg[0]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p2_val_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.p2_val[0]_i_3\,
      S(0) => \n_0_deskew_enable_gen.p2_val[0]_i_4\
    );
\deskew_enable_gen.p2_val_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.p2_val_reg[0]_i_2\,
      CO(2) => \n_1_deskew_enable_gen.p2_val_reg[0]_i_2\,
      CO(1) => \n_2_deskew_enable_gen.p2_val_reg[0]_i_2\,
      CO(0) => \n_3_deskew_enable_gen.p2_val_reg[0]_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p2_val_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.p2_val[0]_i_5\,
      S(2) => \n_0_deskew_enable_gen.p2_val[0]_i_6\,
      S(1) => \n_0_deskew_enable_gen.p2_val[0]_i_7\,
      S(0) => S(0)
    );
\deskew_enable_gen.p2_val_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.p2_val_reg[0]\,
      Q => p_0_in7_in,
      R => '0'
    );
\deskew_enable_gen.p3_val[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => I3(11),
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => masked_data(11)
    );
\deskew_enable_gen.p3_val[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => I3(3),
      I3 => grp_count(0),
      I4 => grp_count(2),
      I5 => grp_count(1),
      O => masked_data(3)
    );
\deskew_enable_gen.p3_val[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE0"
    )
    port map (
      I0 => I3(16),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[16]_i_2\,
      I2 => I3(17),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[17]_i_2\,
      I4 => masked_data(15),
      O => \n_0_deskew_enable_gen.p3_val[0]_i_3\
    );
\deskew_enable_gen.p3_val[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551555155510000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.p2_val[0]_i_9\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => I3(13),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_9\,
      I4 => I3(14),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      O => \n_0_deskew_enable_gen.p3_val[0]_i_4\
    );
\deskew_enable_gen.p3_val[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0D00"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_11\,
      I1 => I3(9),
      I2 => masked_data(11),
      I3 => I3(10),
      I4 => \n_0_deskew_enable_gen.f2_val[0]_i_12\,
      O => \n_0_deskew_enable_gen.p3_val[0]_i_5\
    );
\deskew_enable_gen.p3_val[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEE0EEE00000EEE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[6]_i_2\,
      I1 => I3(6),
      I2 => I3(7),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_13\,
      I4 => \n_0_deskew_enable_gen.f2_val[0]_i_14\,
      I5 => I3(8),
      O => \n_0_deskew_enable_gen.p3_val[0]_i_6\
    );
\deskew_enable_gen.p3_val[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DF00DFDF"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I1 => I3(4),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\,
      I3 => I3(5),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[5]_i_2\,
      I5 => masked_data(3),
      O => \n_0_deskew_enable_gen.p3_val[0]_i_7\
    );
\deskew_enable_gen.p3_val[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => I3(15),
      I1 => grp_count(0),
      I2 => grp_count(1),
      I3 => grp_count(3),
      I4 => grp_count(4),
      I5 => grp_count(2),
      O => masked_data(15)
    );
\deskew_enable_gen.p3_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.p3_val_reg0\,
      Q => p3_val(0),
      R => '0'
    );
\deskew_enable_gen.p3_val_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.p3_val_reg[0]_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.p3_val_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \deskew_enable_gen.p3_val_reg0\,
      CO(0) => \n_3_deskew_enable_gen.p3_val_reg[0]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p3_val_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.p3_val[0]_i_3\,
      S(0) => \n_0_deskew_enable_gen.p3_val[0]_i_4\
    );
\deskew_enable_gen.p3_val_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.p3_val_reg[0]_i_2\,
      CO(2) => \n_1_deskew_enable_gen.p3_val_reg[0]_i_2\,
      CO(1) => \n_2_deskew_enable_gen.p3_val_reg[0]_i_2\,
      CO(0) => \n_3_deskew_enable_gen.p3_val_reg[0]_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p3_val_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.p3_val[0]_i_5\,
      S(2) => \n_0_deskew_enable_gen.p3_val[0]_i_6\,
      S(1) => \n_0_deskew_enable_gen.p3_val[0]_i_7\,
      S(0) => I6(0)
    );
\deskew_enable_gen.p3_val_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => p3_val(0),
      Q => p3_val(1),
      R => '0'
    );
\deskew_enable_gen.p3_val_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => p3_val(1),
      Q => p3_val(2),
      R => '0'
    );
\deskew_enable_gen.p3_val_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => p3_val(2),
      Q => p3_val(3),
      R => '0'
    );
\deskew_enable_gen.pat_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.pat_count[2]_i_2\,
      I1 => \n_0_deskew_enable_gen.pat_count[2]_i_3\,
      I2 => pat_count(0),
      O => \n_0_deskew_enable_gen.pat_count[0]_i_1\
    );
\deskew_enable_gen.pat_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.pat_count[2]_i_2\,
      I1 => pat_count(0),
      I2 => \n_0_deskew_enable_gen.pat_count[2]_i_3\,
      I3 => pat_count(1),
      O => \n_0_deskew_enable_gen.pat_count[1]_i_1\
    );
\deskew_enable_gen.pat_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.pat_count[2]_i_2\,
      I1 => pat_count(0),
      I2 => pat_count(1),
      I3 => \n_0_deskew_enable_gen.pat_count[2]_i_3\,
      I4 => pat_count(2),
      O => \n_0_deskew_enable_gen.pat_count[2]_i_1\
    );
\deskew_enable_gen.pat_count[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[6]_i_2\,
      I1 => flip_type,
      I2 => \n_0_deskew_enable_gen.state[6]_i_3\,
      I3 => state(4),
      O => \n_0_deskew_enable_gen.pat_count[2]_i_2\
    );
\deskew_enable_gen.pat_count[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
    port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(4),
      I3 => state(9),
      I4 => state(2),
      I5 => \n_0_deskew_enable_gen.pat_count[2]_i_4\,
      O => \n_0_deskew_enable_gen.pat_count[2]_i_3\
    );
\deskew_enable_gen.pat_count[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
    port map (
      I0 => state(7),
      I1 => state(6),
      I2 => \n_0_deskew_enable_gen.count[2]_i_5\,
      I3 => state(8),
      I4 => state(3),
      I5 => state(5),
      O => \n_0_deskew_enable_gen.pat_count[2]_i_4\
    );
\deskew_enable_gen.pat_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.pat_count[0]_i_1\,
      Q => pat_count(0),
      R => I1
    );
\deskew_enable_gen.pat_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.pat_count[1]_i_1\,
      Q => pat_count(1),
      R => I1
    );
\deskew_enable_gen.pat_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.pat_count[2]_i_1\,
      Q => pat_count(2),
      R => I1
    );
\deskew_enable_gen.state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => state(0),
      I1 => calib_start,
      O => \n_0_deskew_enable_gen.state[0]_i_1\
    );
\deskew_enable_gen.state[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[10]_i_2\,
      I1 => state(10),
      I2 => state(7),
      I3 => \n_0_deskew_enable_gen.grp_count[4]_i_6\,
      I4 => \n_0_deskew_enable_gen.grp_count[4]_i_5\,
      O => \n_0_deskew_enable_gen.state[10]_i_1\
    );
\deskew_enable_gen.state[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1700"
    )
    port map (
      I0 => grp_p3_val,
      I1 => grp_p1_val,
      I2 => grp_p0_val,
      I3 => dout_p0_val,
      O => \n_0_deskew_enable_gen.state[10]_i_2\
    );
\deskew_enable_gen.state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C000C0CC5"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[11]_i_3\,
      I1 => \n_0_deskew_enable_gen.state[11]_i_4\,
      I2 => state(3),
      I3 => state(1),
      I4 => state(2),
      I5 => state(0),
      O => \n_0_deskew_enable_gen.state[11]_i_1\
    );
\deskew_enable_gen.state[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[11]_i_5\,
      I1 => state(11),
      I2 => state(7),
      I3 => \n_0_deskew_enable_gen.min_value_1[4]_i_4\,
      I4 => step_count(2),
      I5 => \n_0_deskew_enable_gen.state[11]_i_6\,
      O => \n_0_deskew_enable_gen.state[11]_i_2\
    );
\deskew_enable_gen.state[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFCC2"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[11]_i_7\,
      I1 => state(4),
      I2 => state(6),
      I3 => state(5),
      I4 => \n_0_deskew_enable_gen.state[11]_i_8\,
      I5 => state(7),
      O => \n_0_deskew_enable_gen.state[11]_i_3\
    );
\deskew_enable_gen.state[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[11]_i_8\,
      I1 => state(4),
      I2 => state(6),
      I3 => state(5),
      I4 => state(7),
      O => \n_0_deskew_enable_gen.state[11]_i_4\
    );
\deskew_enable_gen.state[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => state(9),
      O => \n_0_deskew_enable_gen.state[11]_i_5\
    );
\deskew_enable_gen.state[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
    port map (
      I0 => grp_p3_val,
      I1 => grp_p1_val,
      I2 => grp_p0_val,
      I3 => dout_p0_val,
      I4 => state(10),
      O => \n_0_deskew_enable_gen.state[11]_i_6\
    );
\deskew_enable_gen.state[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE9"
    )
    port map (
      I0 => state(7),
      I1 => state(10),
      I2 => state(11),
      I3 => state(9),
      I4 => state(8),
      O => \n_0_deskew_enable_gen.state[11]_i_7\
    );
\deskew_enable_gen.state[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => state(8),
      I1 => state(9),
      I2 => state(11),
      I3 => state(10),
      O => \n_0_deskew_enable_gen.state[11]_i_8\
    );
\deskew_enable_gen.state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => count(2),
      I2 => count(1),
      I3 => count(0),
      I4 => state(1),
      O => \n_0_deskew_enable_gen.state[1]_i_1\
    );
\deskew_enable_gen.state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFFFFEEE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_3\,
      I1 => state(8),
      I2 => state(0),
      I3 => calib_start,
      I4 => state(9),
      I5 => \n_0_deskew_enable_gen.state[1]_i_3\,
      O => \n_0_deskew_enable_gen.state[1]_i_2\
    );
\deskew_enable_gen.state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(1),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(2),
      O => \n_0_deskew_enable_gen.state[1]_i_3\
    );
\deskew_enable_gen.state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
    port map (
      I0 => state(1),
      I1 => count(2),
      I2 => count(1),
      I3 => count(0),
      I4 => \n_0_deskew_enable_gen.state[2]_i_2\,
      O => \n_0_deskew_enable_gen.state[2]_i_1\
    );
\deskew_enable_gen.state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555500000000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[6]_i_2\,
      I1 => p_3_in,
      I2 => f3_val(0),
      I3 => p_2_in5_in,
      I4 => p_0_in4_in,
      I5 => state(2),
      O => \n_0_deskew_enable_gen.state[2]_i_2\
    );
\deskew_enable_gen.state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[3]_i_2\,
      I1 => state(3),
      I2 => \n_0_deskew_enable_gen.state[3]_i_3\,
      I3 => state(2),
      I4 => \n_0_deskew_enable_gen.state[3]_i_4\,
      O => \n_0_deskew_enable_gen.state[3]_i_1\
    );
\deskew_enable_gen.state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.pat_count[2]_i_2\,
      I1 => pat_count(2),
      I2 => pat_count(0),
      I3 => pat_count(1),
      O => \n_0_deskew_enable_gen.state[3]_i_2\
    );
\deskew_enable_gen.state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => count(1),
      I1 => count(2),
      I2 => count(0),
      O => \n_0_deskew_enable_gen.state[3]_i_3\
    );
\deskew_enable_gen.state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
    port map (
      I0 => p_0_in4_in,
      I1 => p_2_in5_in,
      I2 => f3_val(0),
      I3 => p_3_in,
      I4 => \n_0_deskew_enable_gen.state[6]_i_2\,
      O => \n_0_deskew_enable_gen.state[3]_i_4\
    );
\deskew_enable_gen.state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => count(0),
      I1 => count(2),
      I2 => count(1),
      I3 => state(3),
      O => \n_0_deskew_enable_gen.state[4]_i_1\
    );
\deskew_enable_gen.state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat_count(2),
      I1 => pat_count(0),
      I2 => pat_count(1),
      I3 => \n_0_deskew_enable_gen.pat_count[2]_i_2\,
      O => \n_0_deskew_enable_gen.state[5]_i_1\
    );
\deskew_enable_gen.state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048F048C048C048C"
    )
    port map (
      I0 => flip_type,
      I1 => state(4),
      I2 => \n_0_deskew_enable_gen.state[6]_i_2\,
      I3 => \n_0_deskew_enable_gen.state[6]_i_3\,
      I4 => state(2),
      I5 => \n_0_deskew_enable_gen.state[6]_i_4\,
      O => \n_0_deskew_enable_gen.state[6]_i_1\
    );
\deskew_enable_gen.state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => p_3_in9_in,
      I1 => p3_val(0),
      I2 => p_2_in8_in,
      I3 => p_0_in7_in,
      O => \n_0_deskew_enable_gen.state[6]_i_2\
    );
\deskew_enable_gen.state[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => p_3_in,
      I1 => f3_val(0),
      I2 => p_2_in5_in,
      I3 => p_0_in4_in,
      O => \n_0_deskew_enable_gen.state[6]_i_3\
    );
\deskew_enable_gen.state[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => count(2),
      I1 => count(1),
      I2 => count(0),
      O => \n_0_deskew_enable_gen.state[6]_i_4\
    );
\deskew_enable_gen.state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => state(5),
      I1 => state(6),
      O => \n_0_deskew_enable_gen.state[7]_i_1\
    );
\deskew_enable_gen.state[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[8]_i_2\,
      I1 => state(7),
      I2 => step_count(2),
      I3 => step_count(1),
      O => \n_0_deskew_enable_gen.state[8]_i_1\
    );
\deskew_enable_gen.state[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o4\(3),
      I1 => \^o4\(1),
      I2 => \^o4\(0),
      I3 => \^o4\(2),
      I4 => \^o4\(4),
      O => \n_0_deskew_enable_gen.state[8]_i_2\
    );
\deskew_enable_gen.state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBEAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[9]_i_2\,
      I1 => grp_p3_val,
      I2 => grp_p1_val,
      I3 => grp_p0_val,
      I4 => state(10),
      I5 => dout_p0_val,
      O => \n_0_deskew_enable_gen.state[9]_i_1\
    );
\deskew_enable_gen.state[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_count[4]_i_5\,
      I1 => step_count(1),
      I2 => step_count(2),
      I3 => step_count(0),
      I4 => state(7),
      O => \n_0_deskew_enable_gen.state[9]_i_2\
    );
\deskew_enable_gen.state_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[0]_i_1\,
      Q => state(0),
      S => I1
    );
\deskew_enable_gen.state_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[10]_i_1\,
      Q => state(10),
      R => I1
    );
\deskew_enable_gen.state_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[11]_i_2\,
      Q => state(11),
      R => I1
    );
\deskew_enable_gen.state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[1]_i_1\,
      Q => state(1),
      R => I1
    );
\deskew_enable_gen.state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[2]_i_1\,
      Q => state(2),
      R => I1
    );
\deskew_enable_gen.state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[3]_i_1\,
      Q => state(3),
      R => I1
    );
\deskew_enable_gen.state_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[4]_i_1\,
      Q => state(4),
      R => I1
    );
\deskew_enable_gen.state_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[5]_i_1\,
      Q => state(5),
      R => I1
    );
\deskew_enable_gen.state_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[6]_i_1\,
      Q => state(6),
      R => I1
    );
\deskew_enable_gen.state_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[7]_i_1\,
      Q => state(7),
      R => I1
    );
\deskew_enable_gen.state_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[8]_i_1\,
      Q => state(8),
      R => I1
    );
\deskew_enable_gen.state_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[9]_i_1\,
      Q => state(9),
      R => I1
    );
\deskew_enable_gen.step_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.step_count[0]_i_2\,
      I1 => state(6),
      I2 => \n_0_deskew_enable_gen.grp_count[4]_i_6\,
      I3 => state(10),
      I4 => \n_0_deskew_enable_gen.step_count[2]_i_4\,
      I5 => step_count(0),
      O => \n_0_deskew_enable_gen.step_count[0]_i_1\
    );
\deskew_enable_gen.step_count[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82AAAAAA"
    )
    port map (
      I0 => state(5),
      I1 => flip_type,
      I2 => min_flip_1,
      I3 => step_count(1),
      I4 => step_count(0),
      O => \n_0_deskew_enable_gen.step_count[0]_i_2\
    );
\deskew_enable_gen.step_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFFFF040000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.min_value_1[4]_i_5\,
      I1 => state(5),
      I2 => \n_0_deskew_enable_gen.max_value_1[4]_i_2\,
      I3 => \n_0_deskew_enable_gen.step_count[1]_i_2\,
      I4 => \n_0_deskew_enable_gen.step_count[2]_i_4\,
      I5 => step_count(1),
      O => \n_0_deskew_enable_gen.step_count[1]_i_1\
    );
\deskew_enable_gen.step_count[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEFEFEEE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[11]_i_5\,
      I1 => state(10),
      I2 => state(6),
      I3 => step_count(0),
      I4 => step_count(1),
      I5 => state(8),
      O => \n_0_deskew_enable_gen.step_count[1]_i_2\
    );
\deskew_enable_gen.step_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.step_count[2]_i_2\,
      I1 => \n_0_deskew_enable_gen.step_count[2]_i_3\,
      I2 => state(5),
      I3 => \n_0_deskew_enable_gen.max_value_1[4]_i_2\,
      I4 => \n_0_deskew_enable_gen.step_count[2]_i_4\,
      I5 => step_count(2),
      O => \n_0_deskew_enable_gen.step_count[2]_i_1\
    );
\deskew_enable_gen.step_count[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => state(6),
      I1 => state(7),
      I2 => state(8),
      I3 => state(9),
      I4 => state(10),
      I5 => state(11),
      O => \n_0_deskew_enable_gen.step_count[2]_i_10\
    );
\deskew_enable_gen.step_count[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
    port map (
      I0 => state(10),
      I1 => state(9),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I5 => grp_count(2),
      O => \n_0_deskew_enable_gen.step_count[2]_i_2\
    );
\deskew_enable_gen.step_count[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEEAAAA"
    )
    port map (
      I0 => state(8),
      I1 => step_count(2),
      I2 => step_count(0),
      I3 => step_count(1),
      I4 => state(6),
      O => \n_0_deskew_enable_gen.step_count[2]_i_3\
    );
\deskew_enable_gen.step_count[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA20"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.step_count[2]_i_5\,
      I1 => step_count(2),
      I2 => state(5),
      I3 => \n_0_deskew_enable_gen.step_count[2]_i_6\,
      I4 => state(6),
      I5 => \n_0_deskew_enable_gen.state[11]_i_6\,
      O => \n_0_deskew_enable_gen.step_count[2]_i_4\
    );
\deskew_enable_gen.step_count[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.step_count[2]_i_7\,
      I1 => \n_0_deskew_enable_gen.step_count[2]_i_8\,
      I2 => \n_0_deskew_enable_gen.step_count[2]_i_9\,
      I3 => \n_0_deskew_enable_gen.step_count[2]_i_10\,
      O => \n_0_deskew_enable_gen.step_count[2]_i_5\
    );
\deskew_enable_gen.step_count[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => state(9),
      I1 => state(8),
      O => \n_0_deskew_enable_gen.step_count[2]_i_6\
    );
\deskew_enable_gen.step_count[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \n_0_deskew_enable_gen.step_count[2]_i_7\
    );
\deskew_enable_gen.step_count[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \n_0_deskew_enable_gen.step_count[2]_i_8\
    );
\deskew_enable_gen.step_count[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => state(6),
      I1 => state(7),
      I2 => state(8),
      I3 => state(9),
      I4 => state(10),
      I5 => state(11),
      O => \n_0_deskew_enable_gen.step_count[2]_i_9\
    );
\deskew_enable_gen.step_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.step_count[0]_i_1\,
      Q => step_count(0),
      R => I1
    );
\deskew_enable_gen.step_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.step_count[1]_i_1\,
      Q => step_count(1),
      R => I1
    );
\deskew_enable_gen.step_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.step_count[2]_i_1\,
      Q => step_count(2),
      R => I1
    );
\sio_mast_calib_fsm.slave_ack_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_sio_mast_calib_fsm.slave_ack_i_2\,
      I1 => \n_0_sio_mast_calib_fsm.slave_ack_i_3\,
      I2 => \n_0_sio_mast_calib_fsm.slave_ack_i_4\,
      O => O5
    );
\sio_mast_calib_fsm.slave_ack_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o6\(1),
      I1 => \^o6\(0),
      I2 => \^o6\(4),
      I3 => \^o6\(5),
      I4 => \^o6\(2),
      I5 => \^o6\(3),
      O => \n_0_sio_mast_calib_fsm.slave_ack_i_2\
    );
\sio_mast_calib_fsm.slave_ack_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o6\(13),
      I1 => \^o6\(12),
      I2 => \^o6\(16),
      I3 => \^o6\(17),
      I4 => \^o6\(14),
      I5 => \^o6\(15),
      O => \n_0_sio_mast_calib_fsm.slave_ack_i_3\
    );
\sio_mast_calib_fsm.slave_ack_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o6\(7),
      I1 => \^o6\(6),
      I2 => \^o6\(10),
      I3 => \^o6\(11),
      I4 => \^o6\(8),
      I5 => \^o6\(9),
      O => \n_0_sio_mast_calib_fsm.slave_ack_i_4\
    );
\sio_mast_calib_fsm.slave_nack_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_sio_mast_calib_fsm.slave_nack_i_2\,
      I1 => \n_0_sio_mast_calib_fsm.slave_nack_i_3\,
      I2 => \n_0_sio_mast_calib_fsm.slave_nack_i_4\,
      O => O7
    );
\sio_mast_calib_fsm.slave_nack_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => \^o6\(1),
      I1 => \^o6\(0),
      I2 => \^o6\(4),
      I3 => \^o6\(5),
      I4 => \^o6\(2),
      I5 => \^o6\(3),
      O => \n_0_sio_mast_calib_fsm.slave_nack_i_2\
    );
\sio_mast_calib_fsm.slave_nack_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => \^o6\(13),
      I1 => \^o6\(12),
      I2 => \^o6\(16),
      I3 => \^o6\(17),
      I4 => \^o6\(14),
      I5 => \^o6\(15),
      O => \n_0_sio_mast_calib_fsm.slave_nack_i_3\
    );
\sio_mast_calib_fsm.slave_nack_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
    port map (
      I0 => \^o6\(7),
      I1 => \^o6\(6),
      I2 => \^o6\(10),
      I3 => \^o6\(11),
      I4 => \^o6\(8),
      I5 => \^o6\(9),
      O => \n_0_sio_mast_calib_fsm.slave_nack_i_4\
    );
\state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => Q(0),
      I1 => \^calib_done\,
      I2 => \^calib_error\,
      O => I4(0)
    );
\state[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => \^calib_done\,
      I1 => \^calib_error\,
      I2 => Q(0),
      I3 => I2,
      O => I4(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_reset_sync is
  port (
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_reset_sync : entity is "axi_chip2chip_v4_2_reset_sync";
end axi_chip2chip_0_axi_chip2chip_v4_2_reset_sync;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_reset_sync is
  signal \n_0_sync_reset_flop_reg[0]\ : STD_LOGIC;
  signal \n_0_sync_reset_flop_reg[1]\ : STD_LOGIC;
  signal \n_0_sync_reset_flop_reg[2]\ : STD_LOGIC;
  signal \n_0_sync_reset_flop_reg[3]\ : STD_LOGIC;
  signal \n_0_sync_reset_flop_reg[4]\ : STD_LOGIC;
  signal \n_0_sync_reset_flop_reg[5]\ : STD_LOGIC;
  signal \n_0_sync_reset_flop_reg[6]\ : STD_LOGIC;
  signal \n_0_sync_reset_flop_reg[7]\ : STD_LOGIC;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[7]\ : label is "no";
begin
\sync_reset_flop_reg[0]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      PRE => I2,
      Q => \n_0_sync_reset_flop_reg[0]\
    );
\sync_reset_flop_reg[1]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_sync_reset_flop_reg[0]\,
      PRE => I2,
      Q => \n_0_sync_reset_flop_reg[1]\
    );
\sync_reset_flop_reg[2]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_sync_reset_flop_reg[1]\,
      PRE => I2,
      Q => \n_0_sync_reset_flop_reg[2]\
    );
\sync_reset_flop_reg[3]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_sync_reset_flop_reg[2]\,
      PRE => I2,
      Q => \n_0_sync_reset_flop_reg[3]\
    );
\sync_reset_flop_reg[4]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_sync_reset_flop_reg[3]\,
      PRE => I2,
      Q => \n_0_sync_reset_flop_reg[4]\
    );
\sync_reset_flop_reg[5]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_sync_reset_flop_reg[4]\,
      PRE => I2,
      Q => \n_0_sync_reset_flop_reg[5]\
    );
\sync_reset_flop_reg[6]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_sync_reset_flop_reg[5]\,
      PRE => I2,
      Q => \n_0_sync_reset_flop_reg[6]\
    );
\sync_reset_flop_reg[7]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_sync_reset_flop_reg[6]\,
      PRE => I2,
      Q => \n_0_sync_reset_flop_reg[7]\
    );
sync_reset_out_reg: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => \n_0_sync_reset_flop_reg[7]\,
      PRE => I2,
      Q => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_reset_sync_0 is
  port (
    O1 : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_reset_sync_0 : entity is "axi_chip2chip_v4_2_reset_sync";
end axi_chip2chip_0_axi_chip2chip_v4_2_reset_sync_0;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_reset_sync_0 is
  signal sync_reset_flop : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[7]\ : label is "no";
begin
\sync_reset_flop_reg[0]\: unisim.vcomponents.FDPE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => I1,
      Q => sync_reset_flop(0)
    );
\sync_reset_flop_reg[1]\: unisim.vcomponents.FDPE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(0),
      PRE => I1,
      Q => sync_reset_flop(1)
    );
\sync_reset_flop_reg[2]\: unisim.vcomponents.FDPE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(1),
      PRE => I1,
      Q => sync_reset_flop(2)
    );
\sync_reset_flop_reg[3]\: unisim.vcomponents.FDPE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(2),
      PRE => I1,
      Q => sync_reset_flop(3)
    );
\sync_reset_flop_reg[4]\: unisim.vcomponents.FDPE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(3),
      PRE => I1,
      Q => sync_reset_flop(4)
    );
\sync_reset_flop_reg[5]\: unisim.vcomponents.FDPE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(4),
      PRE => I1,
      Q => sync_reset_flop(5)
    );
\sync_reset_flop_reg[6]\: unisim.vcomponents.FDPE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(5),
      PRE => I1,
      Q => sync_reset_flop(6)
    );
\sync_reset_flop_reg[7]\: unisim.vcomponents.FDPE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(6),
      PRE => I1,
      Q => sync_reset_flop(7)
    );
sync_reset_out_reg: unisim.vcomponents.FDPE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(7),
      PRE => I1,
      Q => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_sio_output is
  port (
    axi_c2c_selio_tx_clk_out : out STD_LOGIC;
    axi_c2c_selio_tx_data_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    reset_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_sio_output : entity is "axi_chip2chip_v4_2_sio_output";
end axi_chip2chip_0_axi_chip2chip_v4_2_sio_output;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_sio_output is
  signal clk_out_oddr : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_oddr.oddr_clk_out_inst_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_oddr.oddr_clk_out_inst_S_UNCONNECTED\ : STD_LOGIC;
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type : string;
  attribute box_type of \ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \gen_oddr.oddr_clk_out_inst\ : label is "TRUE";
  attribute box_type of \gen_oddr.oddr_clk_out_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \single_end_clk_out_gen.clk_obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_clk_out_gen.clk_obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[0].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[0].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[1].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[1].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[2].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[2].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[3].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[3].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[4].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[4].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[5].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[5].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[6].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[6].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[7].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[7].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[8].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[8].obuf_inst\ : label is "PRIMITIVE";
begin
\ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D1 => data_in(0),
      D2 => data_in(1),
      Q => p_16_in,
      R => reset_in,
      S => \NLW_ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D1 => data_in(2),
      D2 => data_in(3),
      Q => p_14_in,
      R => reset_in,
      S => \NLW_ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D1 => data_in(4),
      D2 => data_in(5),
      Q => p_12_in,
      R => reset_in,
      S => \NLW_ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D1 => data_in(6),
      D2 => data_in(7),
      Q => p_10_in,
      R => reset_in,
      S => \NLW_ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D1 => data_in(8),
      D2 => data_in(9),
      Q => p_8_in,
      R => reset_in,
      S => \NLW_ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D1 => data_in(10),
      D2 => data_in(11),
      Q => p_6_in,
      R => reset_in,
      S => \NLW_ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D1 => data_in(12),
      D2 => data_in(13),
      Q => p_4_in,
      R => reset_in,
      S => \NLW_ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D1 => data_in(14),
      D2 => data_in(15),
      Q => p_2_in,
      R => reset_in,
      S => \NLW_ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D1 => data_in(16),
      D2 => data_in(17),
      Q => p_0_in,
      R => reset_in,
      S => \NLW_ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\gen_oddr.oddr_clk_out_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D1 => '1',
      D2 => '0',
      Q => clk_out_oddr,
      R => \NLW_gen_oddr.oddr_clk_out_inst_R_UNCONNECTED\,
      S => \NLW_gen_oddr.oddr_clk_out_inst_S_UNCONNECTED\
    );
\single_end_clk_out_gen.clk_obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => clk_out_oddr,
      O => axi_c2c_selio_tx_clk_out
    );
\single_end_out_gen.single_ended_buf_gen[0].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_16_in,
      O => axi_c2c_selio_tx_data_out(0)
    );
\single_end_out_gen.single_ended_buf_gen[1].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_14_in,
      O => axi_c2c_selio_tx_data_out(1)
    );
\single_end_out_gen.single_ended_buf_gen[2].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_12_in,
      O => axi_c2c_selio_tx_data_out(2)
    );
\single_end_out_gen.single_ended_buf_gen[3].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_10_in,
      O => axi_c2c_selio_tx_data_out(3)
    );
\single_end_out_gen.single_ended_buf_gen[4].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_8_in,
      O => axi_c2c_selio_tx_data_out(4)
    );
\single_end_out_gen.single_ended_buf_gen[5].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_6_in,
      O => axi_c2c_selio_tx_data_out(5)
    );
\single_end_out_gen.single_ended_buf_gen[6].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_4_in,
      O => axi_c2c_selio_tx_data_out(6)
    );
\single_end_out_gen.single_ended_buf_gen[7].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_2_in,
      O => axi_c2c_selio_tx_data_out(7)
    );
\single_end_out_gen.single_ended_buf_gen[8].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_0_in,
      O => axi_c2c_selio_tx_data_out(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell is
  port (
    O1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_user_reset : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell : entity is "axi_chip2chip_v4_2_sync_cell";
end axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell is
  signal \^o1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal intr_event : STD_LOGIC;
  signal \n_0_calib_intr_gen.intr_flop_i_3\ : STD_LOGIC;
  signal sync_flop_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sync_flop_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[3]\ : label is std.standard.true;
begin
  O1(3 downto 0) <= \^o1\(3 downto 0);
\calib_intr_gen.intr_flop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030202"
    )
    port map (
      I0 => intr_event,
      I1 => tx_user_reset,
      I2 => I4,
      I3 => I1,
      I4 => I2,
      O => O2
    );
\calib_intr_gen.intr_flop_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
    port map (
      I0 => Q(1),
      I1 => \^o1\(1),
      I2 => Q(2),
      I3 => \^o1\(2),
      I4 => \n_0_calib_intr_gen.intr_flop_i_3\,
      O => intr_event
    );
\calib_intr_gen.intr_flop_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => \^o1\(0),
      I1 => Q(0),
      I2 => \^o1\(3),
      I3 => Q(3),
      O => \n_0_calib_intr_gen.intr_flop_i_3\
    );
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_m2s_intr_in(0),
      Q => sync_flop_0(0),
      R => '0'
    );
\sync_flop_0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_m2s_intr_in(1),
      Q => sync_flop_0(1),
      R => '0'
    );
\sync_flop_0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_m2s_intr_in(2),
      Q => sync_flop_0(2),
      R => '0'
    );
\sync_flop_0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_m2s_intr_in(3),
      Q => sync_flop_0(3),
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_0(0),
      Q => sync_flop_1(0),
      R => '0'
    );
\sync_flop_1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_0(1),
      Q => sync_flop_1(1),
      R => '0'
    );
\sync_flop_1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_0(2),
      Q => sync_flop_1(2),
      R => '0'
    );
\sync_flop_1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_0(3),
      Q => sync_flop_1(3),
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_1(0),
      Q => \^o1\(0),
      R => '0'
    );
\sync_flop_2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_1(1),
      Q => \^o1\(1),
      R => '0'
    );
\sync_flop_2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_1(2),
      Q => \^o1\(2),
      R => '0'
    );
\sync_flop_2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_1(3),
      Q => \^o1\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell_41 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell_41 : entity is "axi_chip2chip_v4_2_sync_cell";
end axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell_41;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell_41 is
  signal \n_0_sync_flop_0_reg[0]\ : STD_LOGIC;
  signal \n_0_sync_flop_0_reg[1]\ : STD_LOGIC;
  signal \n_0_sync_flop_0_reg[2]\ : STD_LOGIC;
  signal \n_0_sync_flop_0_reg[3]\ : STD_LOGIC;
  signal \n_0_sync_flop_1_reg[0]\ : STD_LOGIC;
  signal \n_0_sync_flop_1_reg[1]\ : STD_LOGIC;
  signal \n_0_sync_flop_1_reg[2]\ : STD_LOGIC;
  signal \n_0_sync_flop_1_reg[3]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[3]\ : label is std.standard.true;
begin
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => I1(0),
      Q => \n_0_sync_flop_0_reg[0]\,
      R => '0'
    );
\sync_flop_0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => I1(1),
      Q => \n_0_sync_flop_0_reg[1]\,
      R => '0'
    );
\sync_flop_0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => I1(2),
      Q => \n_0_sync_flop_0_reg[2]\,
      R => '0'
    );
\sync_flop_0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => I1(3),
      Q => \n_0_sync_flop_0_reg[3]\,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => \n_0_sync_flop_0_reg[0]\,
      Q => \n_0_sync_flop_1_reg[0]\,
      R => '0'
    );
\sync_flop_1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => \n_0_sync_flop_0_reg[1]\,
      Q => \n_0_sync_flop_1_reg[1]\,
      R => '0'
    );
\sync_flop_1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => \n_0_sync_flop_0_reg[2]\,
      Q => \n_0_sync_flop_1_reg[2]\,
      R => '0'
    );
\sync_flop_1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => \n_0_sync_flop_0_reg[3]\,
      Q => \n_0_sync_flop_1_reg[3]\,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => \n_0_sync_flop_1_reg[0]\,
      Q => Q(0),
      R => '0'
    );
\sync_flop_2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => \n_0_sync_flop_1_reg[1]\,
      Q => Q(1),
      R => '0'
    );
\sync_flop_2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => \n_0_sync_flop_1_reg[2]\,
      Q => Q(2),
      R => '0'
    );
\sync_flop_2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => \n_0_sync_flop_1_reg[3]\,
      Q => Q(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell__parameterized0\ is
  port (
    O6 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell__parameterized0\ : entity is "axi_chip2chip_v4_2_sync_cell";
end \axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell__parameterized0\ is
  signal sync_flop_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sync_flop_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[2]\ : label is std.standard.true;
begin
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => D(0),
      Q => sync_flop_0(0),
      R => '0'
    );
\sync_flop_0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => D(1),
      Q => sync_flop_0(1),
      R => '0'
    );
\sync_flop_0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => D(2),
      Q => sync_flop_0(2),
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_0(0),
      Q => sync_flop_1(0),
      R => '0'
    );
\sync_flop_1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_0(1),
      Q => sync_flop_1(1),
      R => '0'
    );
\sync_flop_1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_0(2),
      Q => sync_flop_1(2),
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_1(0),
      Q => O6(0),
      R => '0'
    );
\sync_flop_2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_1(1),
      Q => O6(1),
      R => '0'
    );
\sync_flop_2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_1(2),
      Q => O6(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_tdm is
  port (
    tx_ch0_ready : out STD_LOGIC;
    aw_ch_data_ready : out STD_LOGIC;
    ar_ch_data_ready : out STD_LOGIC;
    wd_ch_data_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    tx_user_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    empty_fwft_i : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    send_ch0 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_ch0_valid : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_tdm : entity is "axi_chip2chip_v4_2_tdm";
end axi_chip2chip_0_axi_chip2chip_v4_2_tdm;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_tdm is
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ar_ch_data_ready\ : STD_LOGIC;
  signal \^aw_ch_data_ready\ : STD_LOGIC;
  signal \n_0_tdm_data_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_tdm_data_out[4]_i_2\ : STD_LOGIC;
  signal \n_0_tdm_data_out[4]_i_3\ : STD_LOGIC;
  signal next_slot_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slot_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tx_ch0_ready\ : STD_LOGIC;
  signal \^wd_ch_data_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mux_by_4.data_count[3]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \slot_count[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \slot_count[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tdm_data_out[4]_i_3\ : label is "soft_lutpair88";
begin
  O4 <= \^o4\;
  O5(3 downto 0) <= \^o5\(3 downto 0);
  ar_ch_data_ready <= \^ar_ch_data_ready\;
  aw_ch_data_ready <= \^aw_ch_data_ready\;
  tx_ch0_ready <= \^tx_ch0_ready\;
  wd_ch_data_ready <= \^wd_ch_data_ready\;
int_ch0_ready_reg: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => D(0),
      Q => \^tx_ch0_ready\,
      R => tx_user_reset
    );
int_ch1_ready_reg: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => D(1),
      Q => \^aw_ch_data_ready\,
      R => tx_user_reset
    );
int_ch2_ready_reg: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => D(2),
      Q => \^ar_ch_data_ready\,
      R => tx_user_reset
    );
int_ch3_ready_reg: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => D(3),
      Q => \^wd_ch_data_ready\,
      R => tx_user_reset
    );
\mux_by_4.data_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^aw_ch_data_ready\,
      I1 => empty_fwft_i,
      O => E(0)
    );
\mux_by_4.data_count[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^ar_ch_data_ready\,
      I1 => I1,
      O => O1(0)
    );
\mux_by_4.data_count[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^wd_ch_data_ready\,
      I1 => I2,
      O => O2(0)
    );
\slot_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1A"
    )
    port map (
      I0 => slot_count(0),
      I1 => send_ch0,
      I2 => I3(0),
      O => next_slot_count(0)
    );
\slot_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F20"
    )
    port map (
      I0 => slot_count(0),
      I1 => send_ch0,
      I2 => I3(0),
      I3 => slot_count(1),
      O => next_slot_count(1)
    );
\slot_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0800"
    )
    port map (
      I0 => slot_count(0),
      I1 => slot_count(1),
      I2 => send_ch0,
      I3 => I3(0),
      I4 => slot_count(2),
      O => next_slot_count(2)
    );
\slot_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFF00800000"
    )
    port map (
      I0 => slot_count(1),
      I1 => slot_count(0),
      I2 => slot_count(2),
      I3 => send_ch0,
      I4 => I3(0),
      I5 => slot_count(3),
      O => next_slot_count(3)
    );
\slot_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => next_slot_count(0),
      Q => slot_count(0),
      R => tx_user_reset
    );
\slot_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => next_slot_count(1),
      Q => slot_count(1),
      R => tx_user_reset
    );
\slot_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => next_slot_count(2),
      Q => slot_count(2),
      R => tx_user_reset
    );
\slot_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => next_slot_count(3),
      Q => slot_count(3),
      R => tx_user_reset
    );
\slot_select[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000006000A"
    )
    port map (
      I0 => slot_count(1),
      I1 => slot_count(0),
      I2 => slot_count(2),
      I3 => send_ch0,
      I4 => I3(0),
      I5 => slot_count(3),
      O => p_1_in
    );
\slot_select[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF00EFFF"
    )
    port map (
      I0 => Q(0),
      I1 => I2,
      I2 => I3(0),
      I3 => \^o4\,
      I4 => next_slot_count(1),
      I5 => send_ch0,
      O => O3
    );
\slot_select[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"372E3F2A3F2A3F2A"
    )
    port map (
      I0 => slot_count(3),
      I1 => I3(0),
      I2 => send_ch0,
      I3 => slot_count(2),
      I4 => slot_count(0),
      I5 => slot_count(1),
      O => \^o4\
    );
\slot_select_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => D(0),
      Q => \^o5\(0),
      R => tx_user_reset
    );
\slot_select_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => D(1),
      Q => \^o5\(1),
      R => tx_user_reset
    );
\slot_select_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => D(2),
      Q => \^o5\(2),
      R => tx_user_reset
    );
\slot_select_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => D(3),
      Q => \^o5\(3),
      R => tx_user_reset
    );
\tdm_data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF08"
    )
    port map (
      I0 => \^o5\(1),
      I1 => \^aw_ch_data_ready\,
      I2 => empty_fwft_i,
      I3 => \n_0_tdm_data_out[4]_i_2\,
      I4 => I4(0),
      I5 => \n_0_tdm_data_out[4]_i_3\,
      O => \n_0_tdm_data_out[4]_i_1\
    );
\tdm_data_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF808080808080"
    )
    port map (
      I0 => \^tx_ch0_ready\,
      I1 => \^o5\(0),
      I2 => tx_ch0_valid,
      I3 => I2,
      I4 => \^wd_ch_data_ready\,
      I5 => \^o5\(3),
      O => \n_0_tdm_data_out[4]_i_2\
    );
\tdm_data_out[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o5\(2),
      I1 => \^ar_ch_data_ready\,
      I2 => I1,
      O => \n_0_tdm_data_out[4]_i_3\
    );
\tdm_data_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(0),
      Q => O6(0),
      R => tx_user_reset
    );
\tdm_data_out_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(9),
      Q => O6(10),
      R => tx_user_reset
    );
\tdm_data_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(10),
      Q => O6(11),
      R => tx_user_reset
    );
\tdm_data_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(11),
      Q => O6(12),
      R => tx_user_reset
    );
\tdm_data_out_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(12),
      Q => O6(13),
      R => tx_user_reset
    );
\tdm_data_out_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(13),
      Q => O6(14),
      R => tx_user_reset
    );
\tdm_data_out_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(14),
      Q => O6(15),
      R => tx_user_reset
    );
\tdm_data_out_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(15),
      Q => O6(16),
      R => tx_user_reset
    );
\tdm_data_out_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(16),
      Q => O6(17),
      R => tx_user_reset
    );
\tdm_data_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(1),
      Q => O6(1),
      R => tx_user_reset
    );
\tdm_data_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(2),
      Q => O6(2),
      R => tx_user_reset
    );
\tdm_data_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(3),
      Q => O6(3),
      R => tx_user_reset
    );
\tdm_data_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_tdm_data_out[4]_i_1\,
      Q => O6(4),
      R => tx_user_reset
    );
\tdm_data_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(4),
      Q => O6(5),
      R => tx_user_reset
    );
\tdm_data_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(5),
      Q => O6(6),
      R => tx_user_reset
    );
\tdm_data_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(6),
      Q => O6(7),
      R => tx_user_reset
    );
\tdm_data_out_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(7),
      Q => O6(8),
      R => tx_user_reset
    );
\tdm_data_out_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I5(8),
      Q => O6(9),
      R => tx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_unpacker is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    tx_user_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_unpacker : entity is "axi_chip2chip_v4_2_unpacker";
end axi_chip2chip_0_axi_chip2chip_v4_2_unpacker;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_unpacker is
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_mux_by_4.data_count_reg[0]\ : STD_LOGIC;
  signal \n_0_mux_by_4.data_count_reg[1]\ : STD_LOGIC;
  signal \n_0_mux_by_4.data_count_reg[2]\ : STD_LOGIC;
  signal \n_0_tdm_data_out[10]_i_5\ : STD_LOGIC;
  signal \n_0_tdm_data_out[11]_i_5\ : STD_LOGIC;
  signal \n_0_tdm_data_out[12]_i_5\ : STD_LOGIC;
  signal \n_0_tdm_data_out[13]_i_5\ : STD_LOGIC;
  signal \n_0_tdm_data_out[14]_i_6\ : STD_LOGIC;
  signal \n_0_tdm_data_out[15]_i_6\ : STD_LOGIC;
  signal \n_0_tdm_data_out[16]_i_6\ : STD_LOGIC;
  signal \n_0_tdm_data_out[17]_i_6\ : STD_LOGIC;
  signal \n_0_tdm_data_out[5]_i_5\ : STD_LOGIC;
  signal \n_0_tdm_data_out[6]_i_5\ : STD_LOGIC;
  signal \n_0_tdm_data_out[7]_i_5\ : STD_LOGIC;
  signal \n_0_tdm_data_out[8]_i_5\ : STD_LOGIC;
  signal \n_0_tdm_data_out[9]_i_5\ : STD_LOGIC;
begin
  O2(0) <= \^o2\(0);
\mux_by_4.data_count_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^o2\(0),
      Q => \n_0_mux_by_4.data_count_reg[0]\,
      S => tx_user_reset
    );
\mux_by_4.data_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[0]\,
      Q => \n_0_mux_by_4.data_count_reg[1]\,
      R => tx_user_reset
    );
\mux_by_4.data_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[1]\,
      Q => \n_0_mux_by_4.data_count_reg[2]\,
      R => tx_user_reset
    );
\mux_by_4.data_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[2]\,
      Q => \^o2\(0),
      R => tx_user_reset
    );
\tdm_data_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[10]_i_5\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => O3(5),
      I4 => \^o2\(0),
      I5 => O3(44),
      O => O10
    );
\tdm_data_out[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => O3(18),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => O3(31),
      O => \n_0_tdm_data_out[10]_i_5\
    );
\tdm_data_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[11]_i_5\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => O3(6),
      I4 => \^o2\(0),
      I5 => O3(45),
      O => O9
    );
\tdm_data_out[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => O3(19),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => O3(32),
      O => \n_0_tdm_data_out[11]_i_5\
    );
\tdm_data_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[12]_i_5\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => O3(7),
      I4 => \^o2\(0),
      I5 => O3(46),
      O => O8
    );
\tdm_data_out[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => O3(20),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => O3(33),
      O => \n_0_tdm_data_out[12]_i_5\
    );
\tdm_data_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[13]_i_5\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => O3(8),
      I4 => \^o2\(0),
      I5 => O3(47),
      O => O7
    );
\tdm_data_out[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => O3(21),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => O3(34),
      O => \n_0_tdm_data_out[13]_i_5\
    );
\tdm_data_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[14]_i_6\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => O3(9),
      I4 => \^o2\(0),
      I5 => O3(48),
      O => O6
    );
\tdm_data_out[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => O3(22),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => O3(35),
      O => \n_0_tdm_data_out[14]_i_6\
    );
\tdm_data_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[15]_i_6\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => O3(10),
      I4 => \^o2\(0),
      I5 => O3(49),
      O => O5
    );
\tdm_data_out[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => O3(23),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => O3(36),
      O => \n_0_tdm_data_out[15]_i_6\
    );
\tdm_data_out[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[16]_i_6\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => O3(11),
      I4 => \^o2\(0),
      I5 => O3(50),
      O => O4
    );
\tdm_data_out[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => O3(24),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => O3(37),
      O => \n_0_tdm_data_out[16]_i_6\
    );
\tdm_data_out[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[17]_i_6\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => O3(12),
      I4 => \^o2\(0),
      I5 => O3(51),
      O => O1
    );
\tdm_data_out[17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => O3(25),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => O3(38),
      O => \n_0_tdm_data_out[17]_i_6\
    );
\tdm_data_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[5]_i_5\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => O3(0),
      I4 => \^o2\(0),
      I5 => O3(39),
      O => O15
    );
\tdm_data_out[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => O3(13),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => O3(26),
      O => \n_0_tdm_data_out[5]_i_5\
    );
\tdm_data_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[6]_i_5\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => O3(1),
      I4 => \^o2\(0),
      I5 => O3(40),
      O => O14
    );
\tdm_data_out[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => O3(14),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => O3(27),
      O => \n_0_tdm_data_out[6]_i_5\
    );
\tdm_data_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[7]_i_5\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => O3(2),
      I4 => \^o2\(0),
      I5 => O3(41),
      O => O13
    );
\tdm_data_out[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => O3(15),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => O3(28),
      O => \n_0_tdm_data_out[7]_i_5\
    );
\tdm_data_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[8]_i_5\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => O3(3),
      I4 => \^o2\(0),
      I5 => O3(42),
      O => O12
    );
\tdm_data_out[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => O3(16),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => O3(29),
      O => \n_0_tdm_data_out[8]_i_5\
    );
\tdm_data_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[9]_i_5\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => O3(4),
      I4 => \^o2\(0),
      I5 => O3(43),
      O => O11
    );
\tdm_data_out[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => O3(17),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => O3(30),
      O => \n_0_tdm_data_out[9]_i_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_unpacker_64 is
  port (
    O2 : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    tx_user_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_unpacker_64 : entity is "axi_chip2chip_v4_2_unpacker";
end axi_chip2chip_0_axi_chip2chip_v4_2_unpacker_64;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_unpacker_64 is
  signal \^o1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_mux_by_4.data_count_reg[0]\ : STD_LOGIC;
  signal \n_0_mux_by_4.data_count_reg[1]\ : STD_LOGIC;
  signal \n_0_mux_by_4.data_count_reg[2]\ : STD_LOGIC;
  signal \n_0_tdm_data_out[10]_i_6\ : STD_LOGIC;
  signal \n_0_tdm_data_out[11]_i_6\ : STD_LOGIC;
  signal \n_0_tdm_data_out[12]_i_6\ : STD_LOGIC;
  signal \n_0_tdm_data_out[13]_i_6\ : STD_LOGIC;
  signal \n_0_tdm_data_out[14]_i_7\ : STD_LOGIC;
  signal \n_0_tdm_data_out[15]_i_7\ : STD_LOGIC;
  signal \n_0_tdm_data_out[16]_i_5\ : STD_LOGIC;
  signal \n_0_tdm_data_out[17]_i_5\ : STD_LOGIC;
  signal \n_0_tdm_data_out[5]_i_6\ : STD_LOGIC;
  signal \n_0_tdm_data_out[6]_i_6\ : STD_LOGIC;
  signal \n_0_tdm_data_out[7]_i_6\ : STD_LOGIC;
  signal \n_0_tdm_data_out[8]_i_6\ : STD_LOGIC;
  signal \n_0_tdm_data_out[9]_i_6\ : STD_LOGIC;
begin
  O1(0) <= \^o1\(0);
\mux_by_4.data_count_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^o1\(0),
      Q => \n_0_mux_by_4.data_count_reg[0]\,
      S => tx_user_reset
    );
\mux_by_4.data_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[0]\,
      Q => \n_0_mux_by_4.data_count_reg[1]\,
      R => tx_user_reset
    );
\mux_by_4.data_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[1]\,
      Q => \n_0_mux_by_4.data_count_reg[2]\,
      R => tx_user_reset
    );
\mux_by_4.data_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[2]\,
      Q => \^o1\(0),
      R => tx_user_reset
    );
\tdm_data_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[10]_i_6\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(5),
      I4 => \^o1\(0),
      I5 => I1(44),
      O => O9
    );
\tdm_data_out[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(18),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(31),
      O => \n_0_tdm_data_out[10]_i_6\
    );
\tdm_data_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[11]_i_6\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(6),
      I4 => \^o1\(0),
      I5 => I1(45),
      O => O8
    );
\tdm_data_out[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(19),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(32),
      O => \n_0_tdm_data_out[11]_i_6\
    );
\tdm_data_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[12]_i_6\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(7),
      I4 => \^o1\(0),
      I5 => I1(46),
      O => O7
    );
\tdm_data_out[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(20),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(33),
      O => \n_0_tdm_data_out[12]_i_6\
    );
\tdm_data_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[13]_i_6\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(8),
      I4 => \^o1\(0),
      I5 => I1(47),
      O => O6
    );
\tdm_data_out[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(21),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(34),
      O => \n_0_tdm_data_out[13]_i_6\
    );
\tdm_data_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[14]_i_7\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(9),
      I4 => \^o1\(0),
      I5 => I1(48),
      O => O5
    );
\tdm_data_out[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(22),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(35),
      O => \n_0_tdm_data_out[14]_i_7\
    );
\tdm_data_out[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[15]_i_7\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(10),
      I4 => \^o1\(0),
      I5 => I1(49),
      O => O4
    );
\tdm_data_out[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(23),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(36),
      O => \n_0_tdm_data_out[15]_i_7\
    );
\tdm_data_out[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[16]_i_5\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(11),
      I4 => \^o1\(0),
      I5 => I1(50),
      O => O3
    );
\tdm_data_out[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(24),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(37),
      O => \n_0_tdm_data_out[16]_i_5\
    );
\tdm_data_out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[17]_i_5\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(12),
      I4 => \^o1\(0),
      I5 => I1(51),
      O => O2
    );
\tdm_data_out[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(25),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(38),
      O => \n_0_tdm_data_out[17]_i_5\
    );
\tdm_data_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[5]_i_6\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(0),
      I4 => \^o1\(0),
      I5 => I1(39),
      O => O14
    );
\tdm_data_out[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(13),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(26),
      O => \n_0_tdm_data_out[5]_i_6\
    );
\tdm_data_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[6]_i_6\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(1),
      I4 => \^o1\(0),
      I5 => I1(40),
      O => O13
    );
\tdm_data_out[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(14),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(27),
      O => \n_0_tdm_data_out[6]_i_6\
    );
\tdm_data_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[7]_i_6\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(2),
      I4 => \^o1\(0),
      I5 => I1(41),
      O => O12
    );
\tdm_data_out[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(15),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(28),
      O => \n_0_tdm_data_out[7]_i_6\
    );
\tdm_data_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[8]_i_6\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(3),
      I4 => \^o1\(0),
      I5 => I1(42),
      O => O11
    );
\tdm_data_out[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(16),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(29),
      O => \n_0_tdm_data_out[8]_i_6\
    );
\tdm_data_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => Q(0),
      I1 => \n_0_tdm_data_out[9]_i_6\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(4),
      I4 => \^o1\(0),
      I5 => I1(43),
      O => O10
    );
\tdm_data_out[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(17),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(30),
      O => \n_0_tdm_data_out[9]_i_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_axi_chip2chip_v4_2_unpacker__parameterized0\ is
  port (
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 43 downto 0 );
    tx_user_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_axi_chip2chip_v4_2_unpacker__parameterized0\ : entity is "axi_chip2chip_v4_2_unpacker";
end \axi_chip2chip_0_axi_chip2chip_v4_2_unpacker__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_axi_chip2chip_v4_2_unpacker__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_mux_by_4.data_count_reg[0]\ : STD_LOGIC;
  signal \n_0_mux_by_4.data_count_reg[1]\ : STD_LOGIC;
  signal \n_0_mux_by_4.data_count_reg[2]\ : STD_LOGIC;
  signal \n_0_tdm_data_out[10]_i_7\ : STD_LOGIC;
  signal \n_0_tdm_data_out[11]_i_7\ : STD_LOGIC;
  signal \n_0_tdm_data_out[12]_i_7\ : STD_LOGIC;
  signal \n_0_tdm_data_out[13]_i_7\ : STD_LOGIC;
  signal \n_0_tdm_data_out[14]_i_8\ : STD_LOGIC;
  signal \n_0_tdm_data_out[15]_i_8\ : STD_LOGIC;
  signal \n_0_tdm_data_out[5]_i_7\ : STD_LOGIC;
  signal \n_0_tdm_data_out[6]_i_7\ : STD_LOGIC;
  signal \n_0_tdm_data_out[7]_i_7\ : STD_LOGIC;
  signal \n_0_tdm_data_out[8]_i_7\ : STD_LOGIC;
  signal \n_0_tdm_data_out[9]_i_7\ : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\mux_by_4.data_count_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \n_0_mux_by_4.data_count_reg[0]\,
      S => tx_user_reset
    );
\mux_by_4.data_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[0]\,
      Q => \n_0_mux_by_4.data_count_reg[1]\,
      R => tx_user_reset
    );
\mux_by_4.data_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[1]\,
      Q => \n_0_mux_by_4.data_count_reg[2]\,
      R => tx_user_reset
    );
\mux_by_4.data_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[2]\,
      Q => \^q\(0),
      R => tx_user_reset
    );
\tdm_data_out[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => O5(0),
      I1 => \n_0_tdm_data_out[10]_i_7\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(5),
      I4 => \^q\(0),
      I5 => I1(38),
      O => O8
    );
\tdm_data_out[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(16),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(27),
      O => \n_0_tdm_data_out[10]_i_7\
    );
\tdm_data_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => O5(0),
      I1 => \n_0_tdm_data_out[11]_i_7\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(6),
      I4 => \^q\(0),
      I5 => I1(39),
      O => O7
    );
\tdm_data_out[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(17),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(28),
      O => \n_0_tdm_data_out[11]_i_7\
    );
\tdm_data_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => O5(0),
      I1 => \n_0_tdm_data_out[12]_i_7\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(7),
      I4 => \^q\(0),
      I5 => I1(40),
      O => O6
    );
\tdm_data_out[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(18),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(29),
      O => \n_0_tdm_data_out[12]_i_7\
    );
\tdm_data_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => O5(0),
      I1 => \n_0_tdm_data_out[13]_i_7\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(8),
      I4 => \^q\(0),
      I5 => I1(41),
      O => O4
    );
\tdm_data_out[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(19),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(30),
      O => \n_0_tdm_data_out[13]_i_7\
    );
\tdm_data_out[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => O5(0),
      I1 => \n_0_tdm_data_out[14]_i_8\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(9),
      I4 => \^q\(0),
      I5 => I1(42),
      O => O3
    );
\tdm_data_out[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(20),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(31),
      O => \n_0_tdm_data_out[14]_i_8\
    );
\tdm_data_out[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => O5(0),
      I1 => \n_0_tdm_data_out[15]_i_8\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(10),
      I4 => \^q\(0),
      I5 => I1(43),
      O => O2
    );
\tdm_data_out[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(21),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(32),
      O => \n_0_tdm_data_out[15]_i_8\
    );
\tdm_data_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => O5(0),
      I1 => \n_0_tdm_data_out[5]_i_7\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(0),
      I4 => \^q\(0),
      I5 => I1(33),
      O => O13
    );
\tdm_data_out[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(11),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(22),
      O => \n_0_tdm_data_out[5]_i_7\
    );
\tdm_data_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => O5(0),
      I1 => \n_0_tdm_data_out[6]_i_7\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(1),
      I4 => \^q\(0),
      I5 => I1(34),
      O => O12
    );
\tdm_data_out[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(12),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(23),
      O => \n_0_tdm_data_out[6]_i_7\
    );
\tdm_data_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => O5(0),
      I1 => \n_0_tdm_data_out[7]_i_7\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(2),
      I4 => \^q\(0),
      I5 => I1(35),
      O => O11
    );
\tdm_data_out[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(13),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(24),
      O => \n_0_tdm_data_out[7]_i_7\
    );
\tdm_data_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => O5(0),
      I1 => \n_0_tdm_data_out[8]_i_7\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(3),
      I4 => \^q\(0),
      I5 => I1(36),
      O => O10
    );
\tdm_data_out[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(14),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(25),
      O => \n_0_tdm_data_out[8]_i_7\
    );
\tdm_data_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => O5(0),
      I1 => \n_0_tdm_data_out[9]_i_7\,
      I2 => \n_0_mux_by_4.data_count_reg[0]\,
      I3 => I1(4),
      I4 => \^q\(0),
      I5 => I1(37),
      O => O9
    );
\tdm_data_out[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_mux_by_4.data_count_reg[1]\,
      I1 => I1(15),
      I2 => \n_0_mux_by_4.data_count_reg[2]\,
      I3 => I1(26),
      O => \n_0_tdm_data_out[9]_i_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end axi_chip2chip_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of axi_chip2chip_0_blk_mem_gen_prim_wrapper is
  signal \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => O5(7 downto 0),
      ADDRARDADDR(5) => '1',
      ADDRARDADDR(4) => '1',
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => O4(7 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '1',
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => axi_c2c_phy_clk,
      CLKBWRCLK => s_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29 downto 24) => s_axi_awaddr(7 downto 2),
      DIADI(23) => '0',
      DIADI(22 downto 21) => s_axi_awaddr(1 downto 0),
      DIADI(20 downto 16) => DIADI(17 downto 13),
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13 downto 8) => DIADI(12 downto 7),
      DIADI(7) => '0',
      DIADI(6 downto 0) => DIADI(6 downto 0),
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27 downto 24) => s_axi_awaddr(31 downto 28),
      DIBDI(23) => '0',
      DIBDI(22 downto 16) => s_axi_awaddr(27 downto 21),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13 downto 8) => s_axi_awaddr(20 downto 15),
      DIBDI(7) => '0',
      DIBDI(6 downto 0) => s_axi_awaddr(14 downto 8),
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31) => \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(30) => \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(29 downto 24) => D(25 downto 20),
      DOADO(23) => \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(22 downto 16) => D(19 downto 13),
      DOADO(15) => \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(14) => \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(13 downto 8) => D(12 downto 7),
      DOADO(7) => \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(6 downto 0) => D(6 downto 0),
      DOBDO(31) => \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(30) => \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(29 downto 24) => D(51 downto 46),
      DOBDO(23) => \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(22 downto 16) => D(45 downto 39),
      DOBDO(15) => \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(14) => \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(13 downto 8) => D(38 downto 33),
      DOBDO(7) => \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(6 downto 0) => D(32 downto 26),
      DOPADOP(3) => \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(2) => \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(1) => \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(3) => \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(2) => \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(1) => \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(0) => \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_blk_mem_gen_prim_wrapper_79 is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_blk_mem_gen_prim_wrapper_79 : entity is "blk_mem_gen_prim_wrapper";
end axi_chip2chip_0_blk_mem_gen_prim_wrapper_79;

architecture STRUCTURE of axi_chip2chip_0_blk_mem_gen_prim_wrapper_79 is
  signal \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => O5(7 downto 0),
      ADDRARDADDR(5) => '1',
      ADDRARDADDR(4) => '1',
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => O4(7 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '1',
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => axi_c2c_phy_clk,
      CLKBWRCLK => s_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29 downto 24) => s_axi_araddr(7 downto 2),
      DIADI(23) => '0',
      DIADI(22 downto 21) => s_axi_araddr(1 downto 0),
      DIADI(20 downto 16) => I1(17 downto 13),
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13 downto 8) => I1(12 downto 7),
      DIADI(7) => '0',
      DIADI(6 downto 0) => I1(6 downto 0),
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27 downto 24) => s_axi_araddr(31 downto 28),
      DIBDI(23) => '0',
      DIBDI(22 downto 16) => s_axi_araddr(27 downto 21),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13 downto 8) => s_axi_araddr(20 downto 15),
      DIBDI(7) => '0',
      DIBDI(6 downto 0) => s_axi_araddr(14 downto 8),
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31) => \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(30) => \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(29 downto 24) => D(25 downto 20),
      DOADO(23) => \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(22 downto 16) => D(19 downto 13),
      DOADO(15) => \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(14) => \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(13 downto 8) => D(12 downto 7),
      DOADO(7) => \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(6 downto 0) => D(6 downto 0),
      DOBDO(31) => \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(30) => \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(29 downto 24) => D(51 downto 46),
      DOBDO(23) => \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(22 downto 16) => D(45 downto 39),
      DOBDO(15) => \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(14) => \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(13 downto 8) => D(38 downto 33),
      DOBDO(7) => \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(6 downto 0) => D(32 downto 26),
      DOPADOP(3) => \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(2) => \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(1) => \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(3) => \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(2) => \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(1) => \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(0) => \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 43 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_chip2chip_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => O2(8 downto 0),
      ADDRARDADDR(5) => '1',
      ADDRARDADDR(4) => '1',
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => O3(8 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '1',
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => axi_c2c_phy_clk,
      CLKBWRCLK => s_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28 downto 24) => s_axi_wdata(12 downto 8),
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21 downto 16) => s_axi_wdata(7 downto 2),
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12 downto 11) => s_axi_wdata(1 downto 0),
      DIADI(10 downto 8) => I2(8 downto 6),
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5 downto 0) => I2(5 downto 0),
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25 downto 24) => s_axi_wdata(31 downto 30),
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21 downto 16) => s_axi_wdata(29 downto 24),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12 downto 8) => s_axi_wdata(23 downto 19),
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5 downto 0) => s_axi_wdata(18 downto 13),
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31) => \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(30) => \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(29) => \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(28 downto 24) => D(21 downto 17),
      DOADO(23) => \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(22) => \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(21 downto 16) => D(16 downto 11),
      DOADO(15) => \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(14) => \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(13) => \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(12 downto 8) => D(10 downto 6),
      DOADO(7) => \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(6) => \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(5 downto 0) => D(5 downto 0),
      DOBDO(31) => \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(30) => \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(29) => \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(28 downto 24) => D(43 downto 39),
      DOBDO(23) => \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(22) => \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(21 downto 16) => D(38 downto 33),
      DOBDO(15) => \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(14) => \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(13) => \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(12 downto 8) => D(32 downto 28),
      DOBDO(7) => \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(6) => \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(5 downto 0) => D(27 downto 22),
      DOPADOP(3) => \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(2) => \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(1) => \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(3) => \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(2) => \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(1) => \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(0) => \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_blk_mem_gen_prim_wrapper__parameterized0_25\ is
  port (
    D : out STD_LOGIC_VECTOR ( 40 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pack_data_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_blk_mem_gen_prim_wrapper__parameterized0_25\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_chip2chip_0_blk_mem_gen_prim_wrapper__parameterized0_25\;

architecture STRUCTURE of \axi_chip2chip_0_blk_mem_gen_prim_wrapper__parameterized0_25\ is
  signal doutb : STD_LOGIC_VECTOR ( 43 downto 41 );
  signal \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => O1(8 downto 0),
      ADDRARDADDR(5) => '1',
      ADDRARDADDR(4) => '1',
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => O5(8 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '1',
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_aclk,
      CLKBWRCLK => clk_ph_out,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28 downto 24) => pack_data_out(21 downto 17),
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21 downto 16) => pack_data_out(16 downto 11),
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12 downto 8) => pack_data_out(10 downto 6),
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5 downto 0) => pack_data_out(5 downto 0),
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28 downto 24) => I1(10 downto 6),
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21 downto 16) => I1(5 downto 0),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12 downto 8) => pack_data_out(32 downto 28),
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5 downto 0) => pack_data_out(27 downto 22),
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31) => \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(30) => \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(29) => \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(28 downto 24) => D(21 downto 17),
      DOADO(23) => \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(22) => \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(21 downto 16) => D(16 downto 11),
      DOADO(15) => \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(14) => \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(13) => \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(12 downto 8) => D(10 downto 6),
      DOADO(7) => \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(6) => \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(5 downto 0) => D(5 downto 0),
      DOBDO(31) => \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(30) => \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(29) => \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(28 downto 26) => doutb(43 downto 41),
      DOBDO(25 downto 24) => D(40 downto 39),
      DOBDO(23) => \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(22) => \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(21 downto 16) => D(38 downto 33),
      DOBDO(15) => \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(14) => \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(13) => \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(12 downto 8) => D(32 downto 28),
      DOBDO(7) => \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(6) => \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(5 downto 0) => D(27 downto 22),
      DOPADOP(3) => \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(2) => \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(1) => \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(3) => \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(2) => \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(1) => \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(0) => \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_compare__parameterized0\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_compare__parameterized0\ : entity is "compare";
end \axi_chip2chip_0_compare__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_compare__parameterized0\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_compare__parameterized0_2\ is
  port (
    comp2 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_compare__parameterized0_2\ : entity is "compare";
end \axi_chip2chip_0_compare__parameterized0_2\;

architecture STRUCTURE of \axi_chip2chip_0_compare__parameterized0_2\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_compare__parameterized0_28\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_compare__parameterized0_28\ : entity is "compare";
end \axi_chip2chip_0_compare__parameterized0_28\;

architecture STRUCTURE of \axi_chip2chip_0_compare__parameterized0_28\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_compare__parameterized0_29\ is
  port (
    comp2 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_compare__parameterized0_29\ : entity is "compare";
end \axi_chip2chip_0_compare__parameterized0_29\;

architecture STRUCTURE of \axi_chip2chip_0_compare__parameterized0_29\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_compare__parameterized0_3\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_compare__parameterized0_3\ : entity is "compare";
end \axi_chip2chip_0_compare__parameterized0_3\;

architecture STRUCTURE of \axi_chip2chip_0_compare__parameterized0_3\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_compare__parameterized0_33\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_compare__parameterized0_33\ : entity is "compare";
end \axi_chip2chip_0_compare__parameterized0_33\;

architecture STRUCTURE of \axi_chip2chip_0_compare__parameterized0_33\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_compare__parameterized0_34\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_compare__parameterized0_34\ : entity is "compare";
end \axi_chip2chip_0_compare__parameterized0_34\;

architecture STRUCTURE of \axi_chip2chip_0_compare__parameterized0_34\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_compare__parameterized0_4\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_compare__parameterized0_4\ : entity is "compare";
end \axi_chip2chip_0_compare__parameterized0_4\;

architecture STRUCTURE of \axi_chip2chip_0_compare__parameterized0_4\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_dmem is
  port (
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_ph_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I18 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    I19 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_dmem : entity is "dmem";
end axi_chip2chip_0_dmem;

architecture STRUCTURE of axi_chip2chip_0_dmem is
  signal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
begin
RAM_reg_0_63_0_2: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O1(5 downto 0),
      ADDRB(5 downto 0) => O1(5 downto 0),
      ADDRC(5 downto 0) => O1(5 downto 0),
      ADDRD(5 downto 0) => I1(5 downto 0),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => O3,
      DOB => O4,
      DOC => O5,
      DOD => NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I2
    );
RAM_reg_0_63_3_5: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O1(5 downto 0),
      ADDRB(5 downto 0) => O1(5 downto 0),
      ADDRC(5 downto 0) => O1(5 downto 0),
      ADDRD(5 downto 0) => I1(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => O16,
      DOB => O17,
      DOC => O18,
      DOD => NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I6
    );
RAM_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => I1(2),
      A3 => I1(3),
      A4 => I1(4),
      A5 => I1(5),
      D => Q(6),
      DPO => O28,
      DPRA0 => O1(0),
      DPRA1 => O1(1),
      DPRA2 => O1(2),
      DPRA3 => O1(3),
      DPRA4 => O1(4),
      DPRA5 => O1(5),
      SPO => NLW_RAM_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I10
    );
RAM_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => I1(2),
      A3 => I1(3),
      A4 => I1(4),
      A5 => I1(5),
      D => Q(7),
      DPO => O29,
      DPRA0 => O1(0),
      DPRA1 => O1(1),
      DPRA2 => O1(2),
      DPRA3 => O1(3),
      DPRA4 => O1(4),
      DPRA5 => O1(5),
      SPO => NLW_RAM_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I11
    );
RAM_reg_128_191_0_2: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O1(5 downto 0),
      ADDRB(5 downto 0) => O1(5 downto 0),
      ADDRC(5 downto 0) => O1(5 downto 0),
      ADDRD(5 downto 0) => I1(5 downto 0),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => O10,
      DOB => O11,
      DOC => O12,
      DOD => NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I4
    );
RAM_reg_128_191_3_5: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O1(5 downto 0),
      ADDRB(5 downto 0) => O1(5 downto 0),
      ADDRC(5 downto 0) => O1(5 downto 0),
      ADDRD(5 downto 0) => I1(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => O22,
      DOB => O23,
      DOC => O24,
      DOD => NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I8
    );
RAM_reg_128_191_6_6: unisim.vcomponents.RAM64X1D
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => I1(2),
      A3 => I1(3),
      A4 => I1(4),
      A5 => I1(5),
      D => Q(6),
      DPO => O32,
      DPRA0 => O1(0),
      DPRA1 => O1(1),
      DPRA2 => O1(2),
      DPRA3 => O1(3),
      DPRA4 => O1(4),
      DPRA5 => O1(5),
      SPO => NLW_RAM_reg_128_191_6_6_SPO_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I14
    );
RAM_reg_128_191_7_7: unisim.vcomponents.RAM64X1D
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => I1(2),
      A3 => I1(3),
      A4 => I1(4),
      A5 => I1(5),
      D => Q(7),
      DPO => O33,
      DPRA0 => O1(0),
      DPRA1 => O1(1),
      DPRA2 => O1(2),
      DPRA3 => O1(3),
      DPRA4 => O1(4),
      DPRA5 => O1(5),
      SPO => NLW_RAM_reg_128_191_7_7_SPO_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I15
    );
RAM_reg_192_255_0_2: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O1(5 downto 0),
      ADDRB(5 downto 0) => O1(5 downto 0),
      ADDRC(5 downto 0) => O1(5 downto 0),
      ADDRD(5 downto 0) => I1(5 downto 0),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => O13,
      DOB => O14,
      DOC => O15,
      DOD => NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I5
    );
RAM_reg_192_255_3_5: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O1(5 downto 0),
      ADDRB(5 downto 0) => O1(5 downto 0),
      ADDRC(5 downto 0) => O1(5 downto 0),
      ADDRD(5 downto 0) => I1(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => O25,
      DOB => O26,
      DOC => O27,
      DOD => NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I9
    );
RAM_reg_192_255_6_6: unisim.vcomponents.RAM64X1D
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => I1(2),
      A3 => I1(3),
      A4 => I1(4),
      A5 => I1(5),
      D => Q(6),
      DPO => O34,
      DPRA0 => O1(0),
      DPRA1 => O1(1),
      DPRA2 => O1(2),
      DPRA3 => O1(3),
      DPRA4 => O1(4),
      DPRA5 => O1(5),
      SPO => NLW_RAM_reg_192_255_6_6_SPO_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I16
    );
RAM_reg_192_255_7_7: unisim.vcomponents.RAM64X1D
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => I1(2),
      A3 => I1(3),
      A4 => I1(4),
      A5 => I1(5),
      D => Q(7),
      DPO => O35,
      DPRA0 => O1(0),
      DPRA1 => O1(1),
      DPRA2 => O1(2),
      DPRA3 => O1(3),
      DPRA4 => O1(4),
      DPRA5 => O1(5),
      SPO => NLW_RAM_reg_192_255_7_7_SPO_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I17
    );
RAM_reg_64_127_0_2: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O1(5 downto 0),
      ADDRB(5 downto 0) => O1(5 downto 0),
      ADDRC(5 downto 0) => O1(5 downto 0),
      ADDRD(5 downto 0) => I1(5 downto 0),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => O7,
      DOB => O8,
      DOC => O9,
      DOD => NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I3
    );
RAM_reg_64_127_3_5: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O1(5 downto 0),
      ADDRB(5 downto 0) => O1(5 downto 0),
      ADDRC(5 downto 0) => O1(5 downto 0),
      ADDRD(5 downto 0) => I1(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => O19,
      DOB => O20,
      DOC => O21,
      DOD => NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I7
    );
RAM_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => I1(2),
      A3 => I1(3),
      A4 => I1(4),
      A5 => I1(5),
      D => Q(6),
      DPO => O30,
      DPRA0 => O1(0),
      DPRA1 => O1(1),
      DPRA2 => O1(2),
      DPRA3 => O1(3),
      DPRA4 => O1(4),
      DPRA5 => O1(5),
      SPO => NLW_RAM_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I12
    );
RAM_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
    port map (
      A0 => I1(0),
      A1 => I1(1),
      A2 => I1(2),
      A3 => I1(3),
      A4 => I1(4),
      A5 => I1(5),
      D => Q(7),
      DPO => O31,
      DPRA0 => O1(0),
      DPRA1 => O1(1),
      DPRA2 => O1(2),
      DPRA3 => O1(3),
      DPRA4 => O1(4),
      DPRA5 => O1(5),
      SPO => NLW_RAM_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => clk_ph_out,
      WE => I13
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I19(0),
      D => I18(0),
      Q => O2(0)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I19(0),
      D => I18(1),
      Q => O2(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I19(0),
      D => I18(2),
      Q => O2(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I19(0),
      D => I18(3),
      Q => O2(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I19(0),
      D => I18(4),
      Q => O2(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I19(0),
      D => I18(5),
      Q => O2(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I19(0),
      D => I18(6),
      Q => O2(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I19(0),
      D => I18(7),
      Q => O2(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_rd_bin_cntr is
  port (
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_rd_bin_cntr : entity is "rd_bin_cntr";
end axi_chip2chip_0_rd_bin_cntr;

architecture STRUCTURE of axi_chip2chip_0_rd_bin_cntr is
  signal \^o1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gras.rsts/comp0\ : STD_LOGIC;
  signal \n_0_gc0.count[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_ram_empty_fb_i_i_4__1\ : STD_LOGIC;
  signal \n_0_ram_empty_fb_i_i_5__1\ : STD_LOGIC;
  signal \plusOp__8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1__3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__3\ : label is "soft_lutpair54";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 13;
  attribute counter of \gc0.count_reg[1]\ : label is 13;
  attribute counter of \gc0.count_reg[2]\ : label is 13;
  attribute counter of \gc0.count_reg[3]\ : label is 13;
  attribute counter of \gc0.count_reg[4]\ : label is 13;
  attribute counter of \gc0.count_reg[5]\ : label is 13;
  attribute counter of \gc0.count_reg[6]\ : label is 13;
  attribute counter of \gc0.count_reg[7]\ : label is 13;
begin
  O1(7 downto 0) <= \^o1\(7 downto 0);
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__8\(0)
    );
\gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__8\(1)
    );
\gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__8\(2)
    );
\gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__8\(3)
    );
\gc0.count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__8\(4)
    );
\gc0.count[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => rd_pntr_plus1(5),
      O => \plusOp__8\(5)
    );
\gc0.count[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[7]_i_2__1\,
      I1 => rd_pntr_plus1(6),
      O => \plusOp__8\(6)
    );
\gc0.count[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[7]_i_2__1\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => \plusOp__8\(7)
    );
\gc0.count[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rd_pntr_plus1(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \n_0_gc0.count[7]_i_2__1\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(0),
      Q => \^o1\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(1),
      Q => \^o1\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(2),
      Q => \^o1\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(3),
      Q => \^o1\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(4),
      Q => \^o1\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => rd_pntr_plus1(5),
      Q => \^o1\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => rd_pntr_plus1(6),
      Q => \^o1\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => rd_pntr_plus1(7),
      Q => \^o1\(7)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__8\(0),
      PRE => I2(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__8\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__8\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__8\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__8\(4),
      Q => \^q\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__8\(5),
      Q => rd_pntr_plus1(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__8\(6),
      Q => rd_pntr_plus1(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__8\(7),
      Q => rd_pntr_plus1(7)
    );
\ram_empty_fb_i_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \gras.rsts/comp0\,
      I1 => I1,
      O => O4
    );
\ram_empty_fb_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => \^o1\(7),
      I1 => O2(7),
      I2 => \^o1\(6),
      I3 => O2(6),
      I4 => \n_0_ram_empty_fb_i_i_4__1\,
      I5 => \n_0_ram_empty_fb_i_i_5__1\,
      O => \gras.rsts/comp0\
    );
\ram_empty_fb_i_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O2(0),
      I2 => \^o1\(1),
      I3 => O2(1),
      I4 => O2(2),
      I5 => \^o1\(2),
      O => \n_0_ram_empty_fb_i_i_4__1\
    );
\ram_empty_fb_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o1\(3),
      I1 => O2(3),
      I2 => \^o1\(4),
      I3 => O2(4),
      I4 => O2(5),
      I5 => \^o1\(5),
      O => \n_0_ram_empty_fb_i_i_5__1\
    );
\ram_empty_fb_i_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => rd_pntr_plus1(5),
      I1 => O2(5),
      I2 => rd_pntr_plus1(7),
      I3 => O2(7),
      I4 => O2(6),
      I5 => rd_pntr_plus1(6),
      O => O3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_rd_bin_cntr_56 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O6 : out STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_rd_bin_cntr_56 : entity is "rd_bin_cntr";
end axi_chip2chip_0_rd_bin_cntr_56;

architecture STRUCTURE of axi_chip2chip_0_rd_bin_cntr_56 is
  signal \^o5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \n_0_gc0.count[7]_i_2\ : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_7 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_8 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair33";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 5;
  attribute counter of \gc0.count_reg[1]\ : label is 5;
  attribute counter of \gc0.count_reg[2]\ : label is 5;
  attribute counter of \gc0.count_reg[3]\ : label is 5;
  attribute counter of \gc0.count_reg[4]\ : label is 5;
  attribute counter of \gc0.count_reg[5]\ : label is 5;
  attribute counter of \gc0.count_reg[6]\ : label is 5;
  attribute counter of \gc0.count_reg[7]\ : label is 5;
begin
  O5(7 downto 0) <= \^o5\(7 downto 0);
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => \^q\(0),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[7]_i_2\,
      I1 => \^q\(3),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[7]_i_2\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      O => plusOp(7)
    );
\gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => \^q\(1),
      O => \n_0_gc0.count[7]_i_2\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => rd_pntr_plus1(0),
      Q => \^o5\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => rd_pntr_plus1(1),
      Q => \^o5\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => rd_pntr_plus1(2),
      Q => \^o5\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(0),
      Q => \^o5\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(1),
      Q => \^o5\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(2),
      Q => \^o5\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(3),
      Q => \^o5\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(4),
      Q => \^o5\(7)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => I1(0),
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => plusOp(3),
      Q => \^q\(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => plusOp(4),
      Q => \^q\(1)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => plusOp(5),
      Q => \^q\(2)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => plusOp(6),
      Q => \^q\(3)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => plusOp(7),
      Q => \^q\(4)
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => \^o5\(5),
      I1 => I3(5),
      I2 => \^o5\(4),
      I3 => I3(4),
      I4 => n_0_ram_empty_fb_i_i_7,
      I5 => n_0_ram_empty_fb_i_i_8,
      O => O4
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => rd_pntr_plus1(2),
      I1 => I3(2),
      I2 => rd_pntr_plus1(1),
      I3 => I3(1),
      I4 => I3(0),
      I5 => rd_pntr_plus1(0),
      O => O6
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o5\(3),
      I1 => I3(3),
      I2 => \^o5\(2),
      I3 => I3(2),
      I4 => I3(1),
      I5 => \^o5\(1),
      O => n_0_ram_empty_fb_i_i_7
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o5\(0),
      I1 => I3(0),
      I2 => \^o5\(6),
      I3 => I3(6),
      I4 => I3(7),
      I5 => \^o5\(7),
      O => n_0_ram_empty_fb_i_i_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_rd_bin_cntr_84 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O6 : out STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_rd_bin_cntr_84 : entity is "rd_bin_cntr";
end axi_chip2chip_0_rd_bin_cntr_84;

architecture STRUCTURE of axi_chip2chip_0_rd_bin_cntr_84 is
  signal \^o5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \n_0_gc0.count[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_ram_empty_fb_i_i_7__0\ : STD_LOGIC;
  signal \n_0_ram_empty_fb_i_i_8__0\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__0\ : label is "soft_lutpair14";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 7;
  attribute counter of \gc0.count_reg[1]\ : label is 7;
  attribute counter of \gc0.count_reg[2]\ : label is 7;
  attribute counter of \gc0.count_reg[3]\ : label is 7;
  attribute counter of \gc0.count_reg[4]\ : label is 7;
  attribute counter of \gc0.count_reg[5]\ : label is 7;
  attribute counter of \gc0.count_reg[6]\ : label is 7;
  attribute counter of \gc0.count_reg[7]\ : label is 7;
begin
  O5(7 downto 0) <= \^o5\(7 downto 0);
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => \^q\(0),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \plusOp__0\(5)
    );
\gc0.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[7]_i_2__0\,
      I1 => \^q\(3),
      O => \plusOp__0\(6)
    );
\gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[7]_i_2__0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      O => \plusOp__0\(7)
    );
\gc0.count[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => \^q\(1),
      O => \n_0_gc0.count[7]_i_2__0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => rd_pntr_plus1(0),
      Q => \^o5\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => rd_pntr_plus1(1),
      Q => \^o5\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => rd_pntr_plus1(2),
      Q => \^o5\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(0),
      Q => \^o5\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(1),
      Q => \^o5\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(2),
      Q => \^o5\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(3),
      Q => \^o5\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(4),
      Q => \^o5\(7)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => I1(0),
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(2),
      Q => rd_pntr_plus1(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(3),
      Q => \^q\(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(4),
      Q => \^q\(1)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(5),
      Q => \^q\(2)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(6),
      Q => \^q\(3)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(7),
      Q => \^q\(4)
    );
\ram_empty_fb_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => \^o5\(5),
      I1 => I3(5),
      I2 => \^o5\(4),
      I3 => I3(4),
      I4 => \n_0_ram_empty_fb_i_i_7__0\,
      I5 => \n_0_ram_empty_fb_i_i_8__0\,
      O => O4
    );
\ram_empty_fb_i_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => rd_pntr_plus1(2),
      I1 => I3(2),
      I2 => rd_pntr_plus1(1),
      I3 => I3(1),
      I4 => I3(0),
      I5 => rd_pntr_plus1(0),
      O => O6
    );
\ram_empty_fb_i_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o5\(3),
      I1 => I3(3),
      I2 => \^o5\(2),
      I3 => I3(2),
      I4 => I3(1),
      I5 => \^o5\(1),
      O => \n_0_ram_empty_fb_i_i_7__0\
    );
\ram_empty_fb_i_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o5\(0),
      I1 => I3(0),
      I2 => \^o5\(6),
      I3 => I3(6),
      I4 => I3(7),
      I5 => \^o5\(7),
      O => \n_0_ram_empty_fb_i_i_8__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_rd_bin_cntr__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \axi_chip2chip_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_rd_bin_cntr__parameterized0\ is
  signal \^o2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gc0.count[8]_i_2\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair105";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 9;
  attribute counter of \gc0.count_reg[1]\ : label is 9;
  attribute counter of \gc0.count_reg[2]\ : label is 9;
  attribute counter of \gc0.count_reg[3]\ : label is 9;
  attribute counter of \gc0.count_reg[4]\ : label is 9;
  attribute counter of \gc0.count_reg[5]\ : label is 9;
  attribute counter of \gc0.count_reg[6]\ : label is 9;
  attribute counter of \gc0.count_reg[7]\ : label is 9;
  attribute counter of \gc0.count_reg[8]\ : label is 9;
begin
  O2(8 downto 0) <= \^o2\(8 downto 0);
\gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__1\(0)
    );
\gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__1\(1)
    );
\gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => \plusOp__1\(2)
    );
\gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => \plusOp__1\(3)
    );
\gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => \plusOp__1\(4)
    );
\gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => \plusOp__1\(5)
    );
\gc0.count[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2\,
      I1 => rd_pntr_plus1(6),
      O => \plusOp__1\(6)
    );
\gc0.count[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => \plusOp__1\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => rd_pntr_plus1(6),
      I1 => \n_0_gc0.count[8]_i_2\,
      I2 => rd_pntr_plus1(7),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__1\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \n_0_gc0.count[8]_i_2\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(0),
      Q => \^o2\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(1),
      Q => \^o2\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(2),
      Q => \^o2\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(3),
      Q => \^o2\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(4),
      Q => \^o2\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(5),
      Q => \^o2\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(6),
      Q => \^o2\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(7),
      Q => \^o2\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(8),
      Q => \^o2\(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__1\(0),
      PRE => Q(0),
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => \plusOp__1\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => \plusOp__1\(2),
      Q => rd_pntr_plus1(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => \plusOp__1\(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => \plusOp__1\(4),
      Q => rd_pntr_plus1(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => \plusOp__1\(5),
      Q => rd_pntr_plus1(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => \plusOp__1\(6),
      Q => rd_pntr_plus1(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => \plusOp__1\(7),
      Q => rd_pntr_plus1(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => Q(0),
      D => \plusOp__1\(8),
      Q => rd_pntr_plus1(8)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(0),
      I1 => O3(0),
      I2 => \^o2\(1),
      I3 => O3(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_pntr_plus1(0),
      I1 => O3(0),
      I2 => O3(1),
      I3 => rd_pntr_plus1(1),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(2),
      I1 => O3(2),
      I2 => \^o2\(3),
      I3 => O3(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_pntr_plus1(2),
      I1 => O3(2),
      I2 => O3(3),
      I3 => rd_pntr_plus1(3),
      O => v1_reg_0(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(4),
      I1 => O3(4),
      I2 => \^o2\(5),
      I3 => O3(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_pntr_plus1(4),
      I1 => O3(4),
      I2 => O3(5),
      I3 => rd_pntr_plus1(5),
      O => v1_reg_0(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(6),
      I1 => O3(6),
      I2 => \^o2\(7),
      I3 => O3(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_pntr_plus1(6),
      I1 => O3(6),
      I2 => O3(7),
      I3 => rd_pntr_plus1(7),
      O => v1_reg_0(3)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(8),
      I1 => O3(8),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_pntr_plus1(8),
      I1 => O3(8),
      O => v1_reg_0(4)
    );
\ram_empty_fb_i_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => E(0),
      I1 => comp1,
      I2 => comp0,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_rd_bin_cntr__parameterized0_32\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_rd_bin_cntr__parameterized0_32\ : entity is "rd_bin_cntr";
end \axi_chip2chip_0_rd_bin_cntr__parameterized0_32\;

architecture STRUCTURE of \axi_chip2chip_0_rd_bin_cntr__parameterized0_32\ is
  signal \^o2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gc0.count[8]_i_2__0\ : STD_LOGIC;
  signal \plusOp__7\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__0\ : label is "soft_lutpair82";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 11;
  attribute counter of \gc0.count_reg[1]\ : label is 11;
  attribute counter of \gc0.count_reg[2]\ : label is 11;
  attribute counter of \gc0.count_reg[3]\ : label is 11;
  attribute counter of \gc0.count_reg[4]\ : label is 11;
  attribute counter of \gc0.count_reg[5]\ : label is 11;
  attribute counter of \gc0.count_reg[6]\ : label is 11;
  attribute counter of \gc0.count_reg[7]\ : label is 11;
  attribute counter of \gc0.count_reg[8]\ : label is 11;
begin
  O2(8 downto 0) <= \^o2\(8 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__7\(0)
    );
\gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__7\(1)
    );
\gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__7\(2)
    );
\gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__7\(3)
    );
\gc0.count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__7\(4)
    );
\gc0.count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__7\(5)
    );
\gc0.count[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__0\,
      I1 => \^q\(6),
      O => \plusOp__7\(6)
    );
\gc0.count[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__7\(7)
    );
\gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(6),
      I1 => \n_0_gc0.count[8]_i_2__0\,
      I2 => \^q\(7),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__7\(8)
    );
\gc0.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \n_0_gc0.count[8]_i_2__0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(0),
      Q => \^o2\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(1),
      Q => \^o2\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(2),
      Q => \^o2\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(3),
      Q => \^o2\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(4),
      Q => \^o2\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(5),
      Q => \^o2\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(6),
      Q => \^o2\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(7),
      Q => \^o2\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => rd_pntr_plus1(8),
      Q => \^o2\(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__7\(0),
      PRE => I2(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__7\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__7\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__7\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__7\(4),
      Q => \^q\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__7\(5),
      Q => \^q\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__7\(6),
      Q => \^q\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__7\(7),
      Q => \^q\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__7\(8),
      Q => rd_pntr_plus1(8)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(8),
      I1 => I1(0),
      O => O1
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_pntr_plus1(8),
      I1 => I1(0),
      O => O3
    );
\ram_empty_fb_i_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => comp0,
      I1 => E(0),
      I2 => comp1,
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_rd_fwft is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wd_ch_data_ready : in STD_LOGIC;
    p_18_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_rd_fwft : entity is "rd_fwft";
end axi_chip2chip_0_rd_fwft;

architecture STRUCTURE of axi_chip2chip_0_rd_fwft is
  signal \^o1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[43]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__1\ : label is "soft_lutpair103";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
\empty_fwft_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF08FF00"
    )
    port map (
      I0 => wd_ch_data_ready,
      I1 => I1(0),
      I2 => \^o1\,
      I3 => empty_fwft_fb,
      I4 => curr_fwft_state(0),
      I5 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => \^o1\
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040FFFFFF"
    )
    port map (
      I0 => \^o1\,
      I1 => I1(0),
      I2 => wd_ch_data_ready,
      I3 => curr_fwft_state(0),
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I5 => p_18_out,
      O => E(0)
    );
\goreg_bm.dout_i[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0800FF00"
    )
    port map (
      I0 => wd_ch_data_ready,
      I1 => I1(0),
      I2 => \^o1\,
      I3 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I4 => curr_fwft_state(0),
      O => O2(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBF00"
    )
    port map (
      I0 => \^o1\,
      I1 => I1(0),
      I2 => wd_ch_data_ready,
      I3 => curr_fwft_state(0),
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA0000FFFFFFFF"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => \^o1\,
      I2 => I1(0),
      I3 => wd_ch_data_ready,
      I4 => curr_fwft_state(0),
      I5 => p_18_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(1),
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_rd_fwft_30 is
  port (
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    p_18_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_rd_fwft_30 : entity is "rd_fwft";
end axi_chip2chip_0_rd_fwft_30;

architecture STRUCTURE of axi_chip2chip_0_rd_fwft_30 is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal n_0_empty_fwft_i_reg : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fwft_i_i_1__2\ : label is "soft_lutpair79";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[8]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__2\ : label is "soft_lutpair78";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of s_axi_rvalid_INST_0 : label is std.standard.true;
  attribute SOFT_HLUTNM of s_axi_rvalid_INST_0 : label is "soft_lutpair80";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAABBBBBBBBBBBB"
    )
    port map (
      I0 => Q(0),
      I1 => p_18_out,
      I2 => n_0_empty_fwft_i_reg,
      I3 => s_axi_rready,
      I4 => curr_fwft_state(0),
      I5 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => tmp_ram_rd_en
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
\empty_fwft_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA2222"
    )
    port map (
      I0 => empty_fwft_fb,
      I1 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I2 => s_axi_rready,
      I3 => n_0_empty_fwft_i_reg,
      I4 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => n_0_empty_fwft_i_reg
    );
\gc0.count_d1[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004FFF"
    )
    port map (
      I0 => n_0_empty_fwft_i_reg,
      I1 => s_axi_rready,
      I2 => curr_fwft_state(0),
      I3 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I4 => p_18_out,
      O => E(0)
    );
\goreg_bm.dout_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22A2"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => curr_fwft_state(0),
      I2 => s_axi_rready,
      I3 => n_0_empty_fwft_i_reg,
      O => O1(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => s_axi_rready,
      I2 => n_0_empty_fwft_i_reg,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B000FFFF"
    )
    port map (
      I0 => n_0_empty_fwft_i_reg,
      I1 => s_axi_rready,
      I2 => curr_fwft_state(0),
      I3 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I4 => p_18_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\
    );
s_axi_rvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_empty_fwft_i_reg,
      O => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_rd_fwft_42 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC;
    p_18_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_rd_fwft_42 : entity is "rd_fwft";
end axi_chip2chip_0_rd_fwft_42;

architecture STRUCTURE of axi_chip2chip_0_rd_fwft_42 is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal n_0_empty_fwft_i_reg : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_fb_i_1 : label is "soft_lutpair52";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[7]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gpr1.dout_i[7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__3\ : label is "soft_lutpair50";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
empty_fwft_fb_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA2222"
    )
    port map (
      I0 => empty_fwft_fb,
      I1 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I2 => s_axi_bready,
      I3 => n_0_empty_fwft_i_reg,
      I4 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => n_0_empty_fwft_i_reg
    );
\gc0.count_d1[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004FFF"
    )
    port map (
      I0 => n_0_empty_fwft_i_reg,
      I1 => s_axi_bready,
      I2 => curr_fwft_state(0),
      I3 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I4 => p_18_out,
      O => O1(0)
    );
\goreg_dm.dout_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22A2"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => curr_fwft_state(0),
      I2 => s_axi_bready,
      I3 => n_0_empty_fwft_i_reg,
      O => O6(0)
    );
\gpr1.dout_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000077F7"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => curr_fwft_state(0),
      I2 => s_axi_bready,
      I3 => n_0_empty_fwft_i_reg,
      I4 => p_18_out,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => s_axi_bready,
      I2 => n_0_empty_fwft_i_reg,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B000FFFF"
    )
    port map (
      I0 => n_0_empty_fwft_i_reg,
      I1 => s_axi_bready,
      I2 => curr_fwft_state(0),
      I3 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I4 => p_18_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(1),
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\
    );
s_axi_bvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_empty_fwft_i_reg,
      O => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_rd_fwft_54 is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aw_ch_data_ready : in STD_LOGIC;
    p_18_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_rd_fwft_54 : entity is "rd_fwft";
end axi_chip2chip_0_rd_fwft_54;

architecture STRUCTURE of axi_chip2chip_0_rd_fwft_54 is
  signal \^o1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[51]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1\ : label is "soft_lutpair31";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF08FF00"
    )
    port map (
      I0 => aw_ch_data_ready,
      I1 => I2(0),
      I2 => \^o1\,
      I3 => empty_fwft_fb,
      I4 => curr_fwft_state(0),
      I5 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => \^o1\
    );
\gc0.count_d1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040FFFFFF"
    )
    port map (
      I0 => \^o1\,
      I1 => I2(0),
      I2 => aw_ch_data_ready,
      I3 => curr_fwft_state(0),
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I5 => p_18_out,
      O => E(0)
    );
\goreg_bm.dout_i[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0800FF00"
    )
    port map (
      I0 => aw_ch_data_ready,
      I1 => I2(0),
      I2 => \^o1\,
      I3 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I4 => curr_fwft_state(0),
      O => O3(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBF00"
    )
    port map (
      I0 => \^o1\,
      I1 => I2(0),
      I2 => aw_ch_data_ready,
      I3 => curr_fwft_state(0),
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA0000FFFFFFFF"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => \^o1\,
      I2 => I2(0),
      I3 => aw_ch_data_ready,
      I4 => curr_fwft_state(0),
      I5 => p_18_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(1),
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_rd_fwft_82 is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ar_ch_data_ready : in STD_LOGIC;
    p_18_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_rd_fwft_82 : entity is "rd_fwft";
end axi_chip2chip_0_rd_fwft_82;

architecture STRUCTURE of axi_chip2chip_0_rd_fwft_82 is
  signal \^o1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[51]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__0\ : label is "soft_lutpair12";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
\empty_fwft_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF08FF00"
    )
    port map (
      I0 => ar_ch_data_ready,
      I1 => I2(0),
      I2 => \^o1\,
      I3 => empty_fwft_fb,
      I4 => curr_fwft_state(0),
      I5 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => \^o1\
    );
\gc0.count_d1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040FFFFFF"
    )
    port map (
      I0 => \^o1\,
      I1 => I2(0),
      I2 => ar_ch_data_ready,
      I3 => curr_fwft_state(0),
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I5 => p_18_out,
      O => E(0)
    );
\goreg_bm.dout_i[51]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0800FF00"
    )
    port map (
      I0 => ar_ch_data_ready,
      I1 => I2(0),
      I2 => \^o1\,
      I3 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I4 => curr_fwft_state(0),
      O => O3(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBF00"
    )
    port map (
      I0 => \^o1\,
      I1 => I2(0),
      I2 => ar_ch_data_ready,
      I3 => curr_fwft_state(0),
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA0000FFFFFFFF"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => \^o1\,
      I2 => I2(0),
      I3 => ar_ch_data_ready,
      I4 => curr_fwft_state(0),
      I5 => p_18_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(1),
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_rd_status_flags_as is
  port (
    p_18_out : out STD_LOGIC;
    I1 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_rd_status_flags_as : entity is "rd_status_flags_as";
end axi_chip2chip_0_rd_status_flags_as;

architecture STRUCTURE of axi_chip2chip_0_rd_status_flags_as is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => I1,
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_rd_status_flags_as_55 is
  port (
    p_18_out : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    I1 : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_rd_status_flags_as_55 : entity is "rd_status_flags_as";
end axi_chip2chip_0_rd_status_flags_as_55;

architecture STRUCTURE of axi_chip2chip_0_rd_status_flags_as_55 is
  signal \^p_18_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  p_18_out <= \^p_18_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => \^p_18_out\,
      I1 => E(0),
      I2 => Q(0),
      O => tmp_ram_rd_en
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I1,
      PRE => Q(1),
      Q => \^p_18_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_rd_status_flags_as_83 is
  port (
    p_18_out : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    I1 : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_rd_status_flags_as_83 : entity is "rd_status_flags_as";
end axi_chip2chip_0_rd_status_flags_as_83;

architecture STRUCTURE of axi_chip2chip_0_rd_status_flags_as_83 is
  signal \^p_18_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  p_18_out <= \^p_18_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => \^p_18_out\,
      I1 => E(0),
      I2 => Q(0),
      O => tmp_ram_rd_en
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I1,
      PRE => Q(1),
      Q => \^p_18_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_reset_blk_ramfifo is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end axi_chip2chip_0_reset_blk_ramfifo;

architecture STRUCTURE of axi_chip2chip_0_reset_blk_ramfifo is
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => axi_c2c_phy_clk,
      CE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\,
      D => '0',
      PRE => br_fifo_reset,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\,
      Q => O1(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\,
      Q => O1(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\,
      Q => O1(2)
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => s_aclk,
      CE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\,
      D => '0',
      PRE => br_fifo_reset,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\,
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_reset_blk_ramfifo_19 is
  port (
    rst_full_gen_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_ph_out : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_reset_blk_ramfifo_19 : entity is "reset_blk_ramfifo";
end axi_chip2chip_0_reset_blk_ramfifo_19;

architecture STRUCTURE of axi_chip2chip_0_reset_blk_ramfifo_19 is
  signal \^o2\ : STD_LOGIC;
  signal \n_0_grstd1.grst_full.grst_f.rst_d1_reg\ : STD_LOGIC;
  signal \n_0_grstd1.grst_full.grst_f.rst_d3_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  O2 <= \^o2\;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => br_fifo_reset,
      D => \n_0_grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => '0',
      PRE => br_fifo_reset,
      Q => \n_0_grstd1.grst_full.grst_f.rst_d1_reg\
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_grstd1.grst_full.grst_f.rst_d1_reg\,
      PRE => br_fifo_reset,
      Q => \^o2\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \^o2\,
      PRE => br_fifo_reset,
      Q => \n_0_grstd1.grst_full.grst_f.rst_d3_reg\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => s_aclk,
      CE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\,
      D => '0',
      PRE => br_fifo_reset,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2\,
      Q => O1(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2\,
      Q => O1(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2\,
      Q => O1(2)
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => wr_rst_asreg,
      Q => \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => clk_ph_out,
      CE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\,
      D => '0',
      PRE => br_fifo_reset,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2\,
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_reset_blk_ramfifo_51 is
  port (
    rst_full_gen_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_reset_blk_ramfifo_51 : entity is "reset_blk_ramfifo";
end axi_chip2chip_0_reset_blk_ramfifo_51;

architecture STRUCTURE of axi_chip2chip_0_reset_blk_ramfifo_51 is
  signal \^o1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => br_fifo_reset,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => br_fifo_reset,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => br_fifo_reset,
      Q => \^o1\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => \^o1\,
      PRE => br_fifo_reset,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => axi_c2c_phy_clk,
      CE => rd_rst_asreg_d1,
      D => '0',
      PRE => br_fifo_reset,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O2(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O2(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O2(2)
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => s_aclk,
      CE => wr_rst_asreg_d1,
      D => '0',
      PRE => br_fifo_reset,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\,
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_reset_blk_ramfifo_73 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_reset_blk_ramfifo_73 : entity is "reset_blk_ramfifo";
end axi_chip2chip_0_reset_blk_ramfifo_73;

architecture STRUCTURE of axi_chip2chip_0_reset_blk_ramfifo_73 is
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => axi_c2c_phy_clk,
      CE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\,
      D => '0',
      PRE => br_fifo_reset,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\,
      Q => O1(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\,
      Q => O1(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\,
      Q => O1(2)
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => s_aclk,
      CE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\,
      D => '0',
      PRE => br_fifo_reset,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\,
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_reset_blk_ramfifo__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_ph_out : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \axi_chip2chip_0_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_reset_blk_ramfifo__parameterized0\ is
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => s_aclk,
      CE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\,
      D => '0',
      PRE => br_fifo_reset,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3\,
      Q => O1(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3\,
      Q => O1(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3\,
      Q => O1(2)
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => wr_rst_asreg,
      Q => \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => clk_ph_out,
      CE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\,
      D => '0',
      PRE => br_fifo_reset,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3\,
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => I1(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_43 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_ph_out : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_43 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_43;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_43 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => I1(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_44 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_44 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_44;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_44 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_45 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_ph_out : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_45 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_45;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_45 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_46 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_46 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_46;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_46 is
  signal \^o1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_bin[0]_i_1__3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \wr_pntr_bin[1]_i_1__3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \wr_pntr_bin[3]_i_1__3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \wr_pntr_bin[4]_i_1__3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \wr_pntr_bin[5]_i_1__3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wr_pntr_bin[6]_i_1__3\ : label is "soft_lutpair40";
begin
  O1(6 downto 0) <= \^o1\(6 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => \^q\(0)
    );
\wr_pntr_bin[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\wr_pntr_bin[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\wr_pntr_bin[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[3]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \n_0_Q_reg_reg[6]\,
      I4 => \n_0_Q_reg_reg[4]\,
      I5 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\wr_pntr_bin[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\wr_pntr_bin[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\wr_pntr_bin[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \^q\(0),
      O => \^o1\(5)
    );
\wr_pntr_bin[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \^q\(0),
      O => \^o1\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_47 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_ph_out : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_47 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_47;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_47 is
  signal \^o1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_bin[0]_i_1__3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rd_pntr_bin[1]_i_1__3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rd_pntr_bin[3]_i_1__3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rd_pntr_bin[4]_i_1__3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rd_pntr_bin[5]_i_1__3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rd_pntr_bin[6]_i_1__3\ : label is "soft_lutpair43";
begin
  O1(6 downto 0) <= \^o1\(6 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => \^q\(0)
    );
\rd_pntr_bin[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\rd_pntr_bin[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\rd_pntr_bin[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[3]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \n_0_Q_reg_reg[6]\,
      I4 => \n_0_Q_reg_reg[4]\,
      I5 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\rd_pntr_bin[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\rd_pntr_bin[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\rd_pntr_bin[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \^q\(0),
      O => \^o1\(5)
    );
\rd_pntr_bin[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \^q\(0),
      O => \^o1\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_57 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_57 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_57;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_57 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_58 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_58 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_58;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_58 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_59 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_59 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_59;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_59 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_60 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_60 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_60;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_60 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_61 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_61 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_61;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_61 is
  signal \^o1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_bin[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wr_pntr_bin[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wr_pntr_bin[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wr_pntr_bin[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wr_pntr_bin[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \wr_pntr_bin[6]_i_1\ : label is "soft_lutpair21";
begin
  O1(6 downto 0) <= \^o1\(6 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(7),
      Q => \^q\(0)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[3]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \n_0_Q_reg_reg[6]\,
      I4 => \n_0_Q_reg_reg[4]\,
      I5 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \^q\(0),
      O => \^o1\(5)
    );
\wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \^q\(0),
      O => \^o1\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_62 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_62 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_62;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_62 is
  signal \^o1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_bin[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rd_pntr_bin[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rd_pntr_bin[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rd_pntr_bin[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rd_pntr_bin[5]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rd_pntr_bin[6]_i_1\ : label is "soft_lutpair24";
begin
  O1(6 downto 0) <= \^o1\(6 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(7),
      Q => \^q\(0)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[3]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \n_0_Q_reg_reg[6]\,
      I4 => \n_0_Q_reg_reg[4]\,
      I5 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \^q\(0),
      O => \^o1\(5)
    );
\rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \^q\(0),
      O => \^o1\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_85 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_85 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_85;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_85 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I1(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_86 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_86 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_86;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_86 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I1(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_87 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_87 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_87;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_87 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_88 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_88 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_88;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_88 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_89 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_89 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_89;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_89 is
  signal \^o1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_bin[0]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_pntr_bin[1]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_pntr_bin[3]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_bin[4]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_bin[5]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \wr_pntr_bin[6]_i_1__0\ : label is "soft_lutpair2";
begin
  O1(6 downto 0) <= \^o1\(6 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => D(7),
      Q => \^q\(0)
    );
\wr_pntr_bin[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\wr_pntr_bin[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\wr_pntr_bin[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[3]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \n_0_Q_reg_reg[6]\,
      I4 => \n_0_Q_reg_reg[4]\,
      I5 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\wr_pntr_bin[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\wr_pntr_bin[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\wr_pntr_bin[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \^q\(0),
      O => \^o1\(5)
    );
\wr_pntr_bin[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \^q\(0),
      O => \^o1\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_synchronizer_ff_90 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_synchronizer_ff_90 : entity is "synchronizer_ff";
end axi_chip2chip_0_synchronizer_ff_90;

architecture STRUCTURE of axi_chip2chip_0_synchronizer_ff_90 is
  signal \^o1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_bin[0]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rd_pntr_bin[1]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rd_pntr_bin[3]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rd_pntr_bin[4]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rd_pntr_bin[5]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_pntr_bin[6]_i_1__0\ : label is "soft_lutpair5";
begin
  O1(6 downto 0) <= \^o1\(6 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => D(7),
      Q => \^q\(0)
    );
\rd_pntr_bin[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\rd_pntr_bin[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\rd_pntr_bin[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[3]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \n_0_Q_reg_reg[6]\,
      I4 => \n_0_Q_reg_reg[4]\,
      I5 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\rd_pntr_bin[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\rd_pntr_bin[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\rd_pntr_bin[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \^q\(0),
      O => \^o1\(5)
    );
\rd_pntr_bin[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \^q\(0),
      O => \^o1\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_synchronizer_ff__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_synchronizer_ff__parameterized0\ : entity is "synchronizer_ff";
end \axi_chip2chip_0_synchronizer_ff__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_synchronizer_ff__parameterized0\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_synchronizer_ff__parameterized0_35\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_synchronizer_ff__parameterized0_35\ : entity is "synchronizer_ff";
end \axi_chip2chip_0_synchronizer_ff__parameterized0_35\;

architecture STRUCTURE of \axi_chip2chip_0_synchronizer_ff__parameterized0_35\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => I1(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => I1(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_synchronizer_ff__parameterized0_36\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    clk_ph_out : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_synchronizer_ff__parameterized0_36\ : entity is "synchronizer_ff";
end \axi_chip2chip_0_synchronizer_ff__parameterized0_36\;

architecture STRUCTURE of \axi_chip2chip_0_synchronizer_ff__parameterized0_36\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => I1(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => I1(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_synchronizer_ff__parameterized0_37\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_synchronizer_ff__parameterized0_37\ : entity is "synchronizer_ff";
end \axi_chip2chip_0_synchronizer_ff__parameterized0_37\;

architecture STRUCTURE of \axi_chip2chip_0_synchronizer_ff__parameterized0_37\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_synchronizer_ff__parameterized0_38\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    clk_ph_out : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_synchronizer_ff__parameterized0_38\ : entity is "synchronizer_ff";
end \axi_chip2chip_0_synchronizer_ff__parameterized0_38\;

architecture STRUCTURE of \axi_chip2chip_0_synchronizer_ff__parameterized0_38\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_synchronizer_ff__parameterized0_39\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_synchronizer_ff__parameterized0_39\ : entity is "synchronizer_ff";
end \axi_chip2chip_0_synchronizer_ff__parameterized0_39\;

architecture STRUCTURE of \axi_chip2chip_0_synchronizer_ff__parameterized0_39\ is
  signal \^o1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[7]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_bin[0]_i_1__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \wr_pntr_bin[1]_i_1__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \wr_pntr_bin[4]_i_1__2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wr_pntr_bin[5]_i_1__2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wr_pntr_bin[6]_i_1__2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wr_pntr_bin[7]_i_1__0\ : label is "soft_lutpair66";
begin
  O1(7 downto 0) <= \^o1\(7 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => \n_0_Q_reg_reg[7]\
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => D(8),
      Q => \^q\(0)
    );
\wr_pntr_bin[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\wr_pntr_bin[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\wr_pntr_bin[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\(3),
      I1 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\wr_pntr_bin[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[7]\,
      I4 => \n_0_Q_reg_reg[5]\,
      I5 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\wr_pntr_bin[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[5]\,
      I1 => \n_0_Q_reg_reg[7]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\wr_pntr_bin[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[7]\,
      I3 => \n_0_Q_reg_reg[5]\,
      O => \^o1\(5)
    );
\wr_pntr_bin[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \^q\(0),
      O => \^o1\(6)
    );
\wr_pntr_bin[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \^q\(0),
      O => \^o1\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_synchronizer_ff__parameterized0_40\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    clk_ph_out : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_synchronizer_ff__parameterized0_40\ : entity is "synchronizer_ff";
end \axi_chip2chip_0_synchronizer_ff__parameterized0_40\;

architecture STRUCTURE of \axi_chip2chip_0_synchronizer_ff__parameterized0_40\ is
  signal \^o1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[7]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_bin[0]_i_1__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rd_pntr_bin[1]_i_1__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rd_pntr_bin[4]_i_1__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rd_pntr_bin[5]_i_1__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rd_pntr_bin[6]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \rd_pntr_bin[7]_i_1__0\ : label is "soft_lutpair69";
begin
  O1(7 downto 0) <= \^o1\(7 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(7),
      Q => \n_0_Q_reg_reg[7]\
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => D(8),
      Q => \^q\(0)
    );
\rd_pntr_bin[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\rd_pntr_bin[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\rd_pntr_bin[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\(3),
      I1 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\rd_pntr_bin[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[7]\,
      I4 => \n_0_Q_reg_reg[5]\,
      I5 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\rd_pntr_bin[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[5]\,
      I1 => \n_0_Q_reg_reg[7]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\rd_pntr_bin[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[7]\,
      I3 => \n_0_Q_reg_reg[5]\,
      O => \^o1\(5)
    );
\rd_pntr_bin[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \^q\(0),
      O => \^o1\(6)
    );
\rd_pntr_bin[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \^q\(0),
      O => \^o1\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_synchronizer_ff__parameterized0_5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_synchronizer_ff__parameterized0_5\ : entity is "synchronizer_ff";
end \axi_chip2chip_0_synchronizer_ff__parameterized0_5\;

architecture STRUCTURE of \axi_chip2chip_0_synchronizer_ff__parameterized0_5\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => I1(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => I1(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_synchronizer_ff__parameterized0_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_synchronizer_ff__parameterized0_6\ : entity is "synchronizer_ff";
end \axi_chip2chip_0_synchronizer_ff__parameterized0_6\;

architecture STRUCTURE of \axi_chip2chip_0_synchronizer_ff__parameterized0_6\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_synchronizer_ff__parameterized0_7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_synchronizer_ff__parameterized0_7\ : entity is "synchronizer_ff";
end \axi_chip2chip_0_synchronizer_ff__parameterized0_7\;

architecture STRUCTURE of \axi_chip2chip_0_synchronizer_ff__parameterized0_7\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_synchronizer_ff__parameterized0_8\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_synchronizer_ff__parameterized0_8\ : entity is "synchronizer_ff";
end \axi_chip2chip_0_synchronizer_ff__parameterized0_8\;

architecture STRUCTURE of \axi_chip2chip_0_synchronizer_ff__parameterized0_8\ is
  signal \^o1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[7]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_bin[0]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \wr_pntr_bin[1]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \wr_pntr_bin[4]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wr_pntr_bin[5]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wr_pntr_bin[6]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wr_pntr_bin[7]_i_1\ : label is "soft_lutpair91";
begin
  O1(7 downto 0) <= \^o1\(7 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => \n_0_Q_reg_reg[7]\
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => D(8),
      Q => \^q\(0)
    );
\wr_pntr_bin[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\wr_pntr_bin[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\wr_pntr_bin[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\(3),
      I1 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\wr_pntr_bin[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[7]\,
      I4 => \n_0_Q_reg_reg[5]\,
      I5 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\wr_pntr_bin[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[5]\,
      I1 => \n_0_Q_reg_reg[7]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\wr_pntr_bin[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[7]\,
      I3 => \n_0_Q_reg_reg[5]\,
      O => \^o1\(5)
    );
\wr_pntr_bin[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \^q\(0),
      O => \^o1\(6)
    );
\wr_pntr_bin[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \^q\(0),
      O => \^o1\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_synchronizer_ff__parameterized0_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_synchronizer_ff__parameterized0_9\ : entity is "synchronizer_ff";
end \axi_chip2chip_0_synchronizer_ff__parameterized0_9\;

architecture STRUCTURE of \axi_chip2chip_0_synchronizer_ff__parameterized0_9\ is
  signal \^o1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[7]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_bin[0]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \rd_pntr_bin[1]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \rd_pntr_bin[4]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rd_pntr_bin[5]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rd_pntr_bin[6]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rd_pntr_bin[7]_i_1\ : label is "soft_lutpair94";
begin
  O1(7 downto 0) <= \^o1\(7 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(7),
      Q => \n_0_Q_reg_reg[7]\
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => D(8),
      Q => \^q\(0)
    );
\rd_pntr_bin[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\rd_pntr_bin[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\rd_pntr_bin[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\(3),
      I1 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\rd_pntr_bin[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[7]\,
      I4 => \n_0_Q_reg_reg[5]\,
      I5 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\rd_pntr_bin[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[5]\,
      I1 => \n_0_Q_reg_reg[7]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\rd_pntr_bin[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[7]\,
      I3 => \n_0_Q_reg_reg[5]\,
      O => \^o1\(5)
    );
\rd_pntr_bin[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \^q\(0),
      O => \^o1\(6)
    );
\rd_pntr_bin[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \^q\(0),
      O => \^o1\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_wr_bin_cntr is
  port (
    O1 : out STD_LOGIC;
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst_full_gen_i : in STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    O2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_wr_bin_cntr : entity is "wr_bin_cntr";
end axi_chip2chip_0_wr_bin_cntr;

architecture STRUCTURE of axi_chip2chip_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gic0.gc0.count[7]_i_2__1\ : STD_LOGIC;
  signal n_0_ram_full_fb_i_i_2 : STD_LOGIC;
  signal n_0_ram_full_fb_i_i_3 : STD_LOGIC;
  signal n_0_ram_full_fb_i_i_5 : STD_LOGIC;
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1__3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1__3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_2__1\ : label is "soft_lutpair58";
  attribute counter : integer;
  attribute counter of \gic0.gc0.count_reg[0]\ : label is 14;
  attribute counter of \gic0.gc0.count_reg[1]\ : label is 14;
  attribute counter of \gic0.gc0.count_reg[2]\ : label is 14;
  attribute counter of \gic0.gc0.count_reg[3]\ : label is 14;
  attribute counter of \gic0.gc0.count_reg[4]\ : label is 14;
  attribute counter of \gic0.gc0.count_reg[5]\ : label is 14;
  attribute counter of \gic0.gc0.count_reg[6]\ : label is 14;
  attribute counter of \gic0.gc0.count_reg[7]\ : label is 14;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\gdiff.diff_pntr_pad[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(2),
      I1 => O4(2),
      O => S(2)
    );
\gdiff.diff_pntr_pad[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(1),
      I1 => O4(1),
      O => S(1)
    );
\gdiff.diff_pntr_pad[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => O4(0),
      O => S(0)
    );
\gdiff.diff_pntr_pad[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(6),
      I1 => O4(6),
      O => I4(3)
    );
\gdiff.diff_pntr_pad[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(5),
      I1 => O4(5),
      O => I4(2)
    );
\gdiff.diff_pntr_pad[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(4),
      I1 => O4(4),
      O => I4(1)
    );
\gdiff.diff_pntr_pad[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(3),
      I1 => O4(3),
      O => I4(0)
    );
\gdiff.diff_pntr_pad[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(7),
      I1 => O4(7),
      O => I5(0)
    );
\gic0.gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__3\(0)
    );
\gic0.gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__3\(1)
    );
\gic0.gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      O => \plusOp__3\(2)
    );
\gic0.gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__3\(3)
    );
\gic0.gc0.count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => wr_pntr_plus2(4),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(3),
      O => \plusOp__3\(4)
    );
\gic0.gc0.count[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => wr_pntr_plus2(5),
      I1 => wr_pntr_plus2(3),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(0),
      I4 => wr_pntr_plus2(1),
      I5 => wr_pntr_plus2(4),
      O => \plusOp__3\(5)
    );
\gic0.gc0.count[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => wr_pntr_plus2(6),
      I1 => wr_pntr_plus2(4),
      I2 => \n_0_gic0.gc0.count[7]_i_2__1\,
      I3 => wr_pntr_plus2(5),
      O => \plusOp__3\(6)
    );
\gic0.gc0.count[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => wr_pntr_plus2(7),
      I1 => wr_pntr_plus2(5),
      I2 => \n_0_gic0.gc0.count[7]_i_2__1\,
      I3 => wr_pntr_plus2(4),
      I4 => wr_pntr_plus2(6),
      O => \plusOp__3\(7)
    );
\gic0.gc0.count[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(2),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(1),
      O => \n_0_gic0.gc0.count[7]_i_2__1\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => I3(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => wr_pntr_plus2(1),
      Q => \^q\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => wr_pntr_plus2(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => wr_pntr_plus2(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => wr_pntr_plus2(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => wr_pntr_plus2(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => wr_pntr_plus2(6),
      Q => \^q\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => wr_pntr_plus2(7),
      Q => \^q\(7)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(0),
      Q => O3(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(1),
      Q => O3(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(2),
      Q => O3(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(3),
      Q => O3(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(4),
      Q => O3(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(5),
      Q => O3(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(6),
      Q => O3(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(7),
      Q => O3(7)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__3\(0),
      Q => wr_pntr_plus2(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \plusOp__3\(1),
      PRE => I3(0),
      Q => wr_pntr_plus2(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__3\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__3\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__3\(4),
      Q => wr_pntr_plus2(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__3\(5),
      Q => wr_pntr_plus2(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__3\(6),
      Q => wr_pntr_plus2(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__3\(7),
      Q => wr_pntr_plus2(7)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100000055555555"
    )
    port map (
      I0 => rst_full_gen_i,
      I1 => wr_pntr_plus2(0),
      I2 => O4(0),
      I3 => n_0_ram_full_fb_i_i_2,
      I4 => n_0_ram_full_fb_i_i_3,
      I5 => I2,
      O => O1
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => wr_pntr_plus2(2),
      I1 => O4(2),
      I2 => wr_pntr_plus2(3),
      I3 => O4(3),
      I4 => O4(1),
      I5 => wr_pntr_plus2(1),
      O => n_0_ram_full_fb_i_i_2
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000820000"
    )
    port map (
      I0 => n_0_ram_full_fb_i_i_5,
      I1 => wr_pntr_plus2(7),
      I2 => O4(7),
      I3 => I1,
      I4 => br_ch_data_valid,
      I5 => O2,
      O => n_0_ram_full_fb_i_i_3
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => wr_pntr_plus2(6),
      I1 => O4(6),
      I2 => wr_pntr_plus2(4),
      I3 => O4(4),
      I4 => O4(5),
      I5 => wr_pntr_plus2(5),
      O => n_0_ram_full_fb_i_i_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_wr_bin_cntr_53 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_wr_bin_cntr_53 : entity is "wr_bin_cntr";
end axi_chip2chip_0_wr_bin_cntr_53;

architecture STRUCTURE of axi_chip2chip_0_wr_bin_cntr_53 is
  signal \^o2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gic0.gc0.count[7]_i_2\ : STD_LOGIC;
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \gic0.gc0.count[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair36";
  attribute counter : integer;
  attribute counter of \gic0.gc0.count_reg[0]\ : label is 6;
  attribute counter of \gic0.gc0.count_reg[1]\ : label is 6;
  attribute counter of \gic0.gc0.count_reg[2]\ : label is 6;
  attribute counter of \gic0.gc0.count_reg[3]\ : label is 6;
  attribute counter of \gic0.gc0.count_reg[4]\ : label is 6;
  attribute counter of \gic0.gc0.count_reg[5]\ : label is 6;
  attribute counter of \gic0.gc0.count_reg[6]\ : label is 6;
  attribute counter of \gic0.gc0.count_reg[7]\ : label is 6;
begin
  O2(7 downto 0) <= \^o2\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__4\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__4\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__4\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__4\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__4\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__4\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gic0.gc0.count[7]_i_2\,
      I1 => \^q\(6),
      O => \plusOp__4\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gic0.gc0.count[7]_i_2\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__4\(7)
    );
\gic0.gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \n_0_gic0.gc0.count[7]_i_2\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => I3(0),
      Q => \^o2\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(1),
      Q => \^o2\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(2),
      Q => \^o2\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(3),
      Q => \^o2\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(4),
      Q => \^o2\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(5),
      Q => \^o2\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(6),
      Q => \^o2\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(7),
      Q => \^o2\(7)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^o2\(0),
      Q => O4(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^o2\(1),
      Q => O4(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^o2\(2),
      Q => O4(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^o2\(3),
      Q => O4(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^o2\(4),
      Q => O4(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^o2\(5),
      Q => O4(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^o2\(6),
      Q => O4(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \^o2\(7),
      Q => O4(7)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__4\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__4\(1),
      PRE => I3(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__4\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__4\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__4\(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__4\(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__4\(6),
      Q => \^q\(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__4\(7),
      Q => \^q\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_wr_bin_cntr_81 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_wr_bin_cntr_81 : entity is "wr_bin_cntr";
end axi_chip2chip_0_wr_bin_cntr_81;

architecture STRUCTURE of axi_chip2chip_0_wr_bin_cntr_81 is
  signal \^o2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gic0.gc0.count[7]_i_2__0\ : STD_LOGIC;
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \gic0.gc0.count[0]_i_1__0\ : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1__0\ : label is "soft_lutpair17";
  attribute counter : integer;
  attribute counter of \gic0.gc0.count_reg[0]\ : label is 8;
  attribute counter of \gic0.gc0.count_reg[1]\ : label is 8;
  attribute counter of \gic0.gc0.count_reg[2]\ : label is 8;
  attribute counter of \gic0.gc0.count_reg[3]\ : label is 8;
  attribute counter of \gic0.gc0.count_reg[4]\ : label is 8;
  attribute counter of \gic0.gc0.count_reg[5]\ : label is 8;
  attribute counter of \gic0.gc0.count_reg[6]\ : label is 8;
  attribute counter of \gic0.gc0.count_reg[7]\ : label is 8;
begin
  O2(7 downto 0) <= \^o2\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gic0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__5\(0)
    );
\gic0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__5\(1)
    );
\gic0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__5\(2)
    );
\gic0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__5\(3)
    );
\gic0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__5\(4)
    );
\gic0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__5\(5)
    );
\gic0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gic0.gc0.count[7]_i_2__0\,
      I1 => \^q\(6),
      O => \plusOp__5\(6)
    );
\gic0.gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gic0.gc0.count[7]_i_2__0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__5\(7)
    );
\gic0.gc0.count[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \n_0_gic0.gc0.count[7]_i_2__0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => I2(0),
      Q => \^o2\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(1),
      Q => \^o2\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(2),
      Q => \^o2\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(3),
      Q => \^o2\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(4),
      Q => \^o2\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(5),
      Q => \^o2\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(6),
      Q => \^o2\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^q\(7),
      Q => \^o2\(7)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^o2\(0),
      Q => O4(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^o2\(1),
      Q => O4(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^o2\(2),
      Q => O4(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^o2\(3),
      Q => O4(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^o2\(4),
      Q => O4(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^o2\(5),
      Q => O4(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^o2\(6),
      Q => O4(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \^o2\(7),
      Q => O4(7)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__5\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__5\(1),
      PRE => I2(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__5\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__5\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__5\(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__5\(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__5\(6),
      Q => \^q\(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I2(0),
      D => \plusOp__5\(7),
      Q => \^q\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_wr_bin_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \axi_chip2chip_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_wr_bin_cntr__parameterized0\ is
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_gic0.gc0.count[8]_i_2\ : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__6\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \gic0.gc0.count[0]_i_1__1\ : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1\ : label is "soft_lutpair108";
  attribute counter : integer;
  attribute counter of \gic0.gc0.count_reg[0]\ : label is 10;
  attribute counter of \gic0.gc0.count_reg[1]\ : label is 10;
  attribute counter of \gic0.gc0.count_reg[2]\ : label is 10;
  attribute counter of \gic0.gc0.count_reg[3]\ : label is 10;
  attribute counter of \gic0.gc0.count_reg[4]\ : label is 10;
  attribute counter of \gic0.gc0.count_reg[5]\ : label is 10;
  attribute counter of \gic0.gc0.count_reg[6]\ : label is 10;
  attribute counter of \gic0.gc0.count_reg[7]\ : label is 10;
  attribute counter of \gic0.gc0.count_reg[8]\ : label is 10;
begin
  O2(0) <= \^o2\(0);
  Q(0) <= \^q\(0);
\gic0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__6\(0)
    );
\gic0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__6\(1)
    );
\gic0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__6\(2)
    );
\gic0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__6\(3)
    );
\gic0.gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__6\(4)
    );
\gic0.gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(4),
      I5 => wr_pntr_plus2(5),
      O => \plusOp__6\(5)
    );
\gic0.gc0.count[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gic0.gc0.count[8]_i_2\,
      I1 => wr_pntr_plus2(6),
      O => \plusOp__6\(6)
    );
\gic0.gc0.count[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gic0.gc0.count[8]_i_2\,
      I1 => wr_pntr_plus2(6),
      I2 => wr_pntr_plus2(7),
      O => \plusOp__6\(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(6),
      I1 => \n_0_gic0.gc0.count[8]_i_2\,
      I2 => wr_pntr_plus2(7),
      I3 => \^q\(0),
      O => \plusOp__6\(8)
    );
\gic0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => wr_pntr_plus2(5),
      I1 => wr_pntr_plus2(3),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => wr_pntr_plus2(2),
      I5 => wr_pntr_plus2(4),
      O => \n_0_gic0.gc0.count[8]_i_2\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => I4(0),
      Q => p_8_out(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => wr_pntr_plus2(1),
      Q => p_8_out(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => wr_pntr_plus2(2),
      Q => p_8_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => wr_pntr_plus2(3),
      Q => p_8_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => wr_pntr_plus2(4),
      Q => p_8_out(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => wr_pntr_plus2(5),
      Q => p_8_out(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => wr_pntr_plus2(6),
      Q => p_8_out(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => wr_pntr_plus2(7),
      Q => p_8_out(7)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(0),
      Q => \^o2\(0)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => p_8_out(0),
      Q => O3(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => p_8_out(1),
      Q => O3(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => p_8_out(2),
      Q => O3(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => p_8_out(3),
      Q => O3(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => p_8_out(4),
      Q => O3(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => p_8_out(5),
      Q => O3(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => p_8_out(6),
      Q => O3(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => p_8_out(7),
      Q => O3(7)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => \^o2\(0),
      Q => O3(8)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__6\(0),
      Q => wr_pntr_plus2(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__6\(1),
      PRE => I4(0),
      Q => wr_pntr_plus2(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__6\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__6\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__6\(4),
      Q => wr_pntr_plus2(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__6\(5),
      Q => wr_pntr_plus2(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__6\(6),
      Q => wr_pntr_plus2(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__6\(7),
      Q => wr_pntr_plus2(7)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__6\(8),
      Q => \^q\(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => p_8_out(0),
      I1 => I3(0),
      I2 => p_8_out(1),
      I3 => I3(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => I3(0),
      I2 => wr_pntr_plus2(1),
      I3 => I3(1),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => p_8_out(2),
      I1 => I3(2),
      I2 => p_8_out(3),
      I3 => I3(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(2),
      I1 => I3(2),
      I2 => wr_pntr_plus2(3),
      I3 => I3(3),
      O => v1_reg_0(1)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => p_8_out(4),
      I1 => I3(4),
      I2 => p_8_out(5),
      I3 => I3(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(4),
      I1 => I3(4),
      I2 => wr_pntr_plus2(5),
      I3 => I3(5),
      O => v1_reg_0(2)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => p_8_out(6),
      I1 => I3(6),
      I2 => p_8_out(7),
      I3 => I3(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(6),
      I1 => I3(6),
      I2 => wr_pntr_plus2(7),
      I3 => I3(7),
      O => v1_reg_0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_wr_bin_cntr__parameterized0_27\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rst_full_gen_i : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_wr_bin_cntr__parameterized0_27\ : entity is "wr_bin_cntr";
end \axi_chip2chip_0_wr_bin_cntr__parameterized0_27\;

architecture STRUCTURE of \axi_chip2chip_0_wr_bin_cntr__parameterized0_27\ is
  signal \^o5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gic0.gc0.count[8]_i_2__0\ : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_2__0\ : label is "soft_lutpair86";
  attribute counter : integer;
  attribute counter of \gic0.gc0.count_reg[0]\ : label is 12;
  attribute counter of \gic0.gc0.count_reg[1]\ : label is 12;
  attribute counter of \gic0.gc0.count_reg[2]\ : label is 12;
  attribute counter of \gic0.gc0.count_reg[3]\ : label is 12;
  attribute counter of \gic0.gc0.count_reg[4]\ : label is 12;
  attribute counter of \gic0.gc0.count_reg[5]\ : label is 12;
  attribute counter of \gic0.gc0.count_reg[6]\ : label is 12;
  attribute counter of \gic0.gc0.count_reg[7]\ : label is 12;
  attribute counter of \gic0.gc0.count_reg[8]\ : label is 12;
begin
  O5(7 downto 0) <= \^o5\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gdiff.diff_pntr_pad[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o5\(2),
      I1 => I3(2),
      O => S(2)
    );
\gdiff.diff_pntr_pad[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o5\(1),
      I1 => I3(1),
      O => S(1)
    );
\gdiff.diff_pntr_pad[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o5\(0),
      I1 => I3(0),
      O => S(0)
    );
\gdiff.diff_pntr_pad[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o5\(6),
      I1 => I3(6),
      O => O6(3)
    );
\gdiff.diff_pntr_pad[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o5\(5),
      I1 => I3(5),
      O => O6(2)
    );
\gdiff.diff_pntr_pad[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o5\(4),
      I1 => I3(4),
      O => O6(1)
    );
\gdiff.diff_pntr_pad[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o5\(3),
      I1 => I3(3),
      O => O6(0)
    );
\gdiff.diff_pntr_pad[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_8_out(8),
      I1 => I3(8),
      O => O4(1)
    );
\gdiff.diff_pntr_pad[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o5\(7),
      I1 => I3(7),
      O => O4(0)
    );
\gic0.gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__2\(0)
    );
\gic0.gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__2\(1)
    );
\gic0.gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__2\(2)
    );
\gic0.gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__2\(3)
    );
\gic0.gc0.count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \plusOp__2\(4)
    );
\gic0.gc0.count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \plusOp__2\(5)
    );
\gic0.gc0.count[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \n_0_gic0.gc0.count[8]_i_2__0\,
      I3 => \^q\(5),
      O => \plusOp__2\(6)
    );
\gic0.gc0.count[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \n_0_gic0.gc0.count[8]_i_2__0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => \plusOp__2\(7)
    );
\gic0.gc0.count[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => wr_pntr_plus2(8),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \n_0_gic0.gc0.count[8]_i_2__0\,
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => \plusOp__2\(8)
    );
\gic0.gc0.count[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \n_0_gic0.gc0.count[8]_i_2__0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^q\(0),
      PRE => I4(0),
      Q => \^o5\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(1),
      Q => \^o5\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(2),
      Q => \^o5\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(3),
      Q => \^o5\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(4),
      Q => \^o5\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(5),
      Q => \^o5\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(6),
      Q => \^o5\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(7),
      Q => \^o5\(7)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => wr_pntr_plus2(8),
      Q => p_8_out(8)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^o5\(0),
      Q => O7(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^o5\(1),
      Q => O7(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^o5\(2),
      Q => O7(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^o5\(3),
      Q => O7(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^o5\(4),
      Q => O7(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^o5\(5),
      Q => O7(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^o5\(6),
      Q => O7(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \^o5\(7),
      Q => O7(7)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => p_8_out(8),
      Q => O7(8)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__2\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \plusOp__2\(1),
      PRE => I4(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__2\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__2\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__2\(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__2\(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__2\(6),
      Q => \^q\(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__2\(7),
      Q => \^q\(7)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__2\(8),
      Q => wr_pntr_plus2(8)
    );
\gmux.gm[4].gms.ms_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_8_out(8),
      I1 => I3(8),
      O => O2
    );
\gmux.gm[4].gms.ms_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => wr_pntr_plus2(8),
      I1 => I3(8),
      O => O3
    );
\ram_full_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454444444444444"
    )
    port map (
      I0 => rst_full_gen_i,
      I1 => comp1,
      I2 => I2(0),
      I3 => p_1_out,
      I4 => I1(0),
      I5 => comp2,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_wr_pf_as is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_wr_pf_as : entity is "wr_pf_as";
end axi_chip2chip_0_wr_pf_as;

architecture STRUCTURE of axi_chip2chip_0_wr_pf_as is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_gpf1.prog_full_i_i_1__0\ : STD_LOGIC;
  signal \n_0_gpf1.prog_full_i_i_2__0\ : STD_LOGIC;
  signal \n_1_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_4_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_4_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_5_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_6_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_6_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_7_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_7_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_7_gdiff.diff_pntr_pad_reg[8]_i_1\ : STD_LOGIC;
  signal \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  D(0) <= \^d\(0);
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I3(0),
      D => \n_5_gdiff.diff_pntr_pad_reg[3]_i_1\,
      Q => diff_pntr(1)
    );
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I3(0),
      D => \n_4_gdiff.diff_pntr_pad_reg[3]_i_1\,
      Q => diff_pntr(2)
    );
\gdiff.diff_pntr_pad_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(2) => \n_1_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(1) => \n_2_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3) => \n_4_gdiff.diff_pntr_pad_reg[3]_i_1\,
      O(2) => \n_5_gdiff.diff_pntr_pad_reg[3]_i_1\,
      O(1) => \n_6_gdiff.diff_pntr_pad_reg[3]_i_1\,
      O(0) => \n_7_gdiff.diff_pntr_pad_reg[3]_i_1\,
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I3(0),
      D => \n_7_gdiff.diff_pntr_pad_reg[7]_i_1\,
      Q => diff_pntr(3)
    );
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I3(0),
      D => \n_6_gdiff.diff_pntr_pad_reg[7]_i_1\,
      Q => diff_pntr(4)
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I3(0),
      D => \n_5_gdiff.diff_pntr_pad_reg[7]_i_1\,
      Q => diff_pntr(5)
    );
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I3(0),
      D => \n_4_gdiff.diff_pntr_pad_reg[7]_i_1\,
      Q => diff_pntr(6)
    );
\gdiff.diff_pntr_pad_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(3) => \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(2) => \n_1_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(1) => \n_2_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(7 downto 4),
      O(3) => \n_4_gdiff.diff_pntr_pad_reg[7]_i_1\,
      O(2) => \n_5_gdiff.diff_pntr_pad_reg[7]_i_1\,
      O(1) => \n_6_gdiff.diff_pntr_pad_reg[7]_i_1\,
      O(0) => \n_7_gdiff.diff_pntr_pad_reg[7]_i_1\,
      S(3 downto 0) => I4(3 downto 0)
    );
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I3(0),
      D => \n_7_gdiff.diff_pntr_pad_reg[8]_i_1\,
      Q => diff_pntr(7)
    );
\gdiff.diff_pntr_pad_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(3 downto 0) => \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_gdiff.diff_pntr_pad_reg[8]_i_1\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => I5(0)
    );
\gpf1.prog_full_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0B000B"
    )
    port map (
      I0 => diff_pntr(7),
      I1 => \n_0_gpf1.prog_full_i_i_2__0\,
      I2 => rst_full_gen_i,
      I3 => I2,
      I4 => \^d\(0),
      O => \n_0_gpf1.prog_full_i_i_1__0\
    );
\gpf1.prog_full_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      I2 => diff_pntr(1),
      I3 => diff_pntr(2),
      I4 => diff_pntr(6),
      I5 => diff_pntr(3),
      O => \n_0_gpf1.prog_full_i_i_2__0\
    );
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_gpf1.prog_full_i_i_1__0\,
      PRE => I1,
      Q => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_wr_pf_as__parameterized0\ is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_wr_pf_as__parameterized0\ : entity is "wr_pf_as";
end \axi_chip2chip_0_wr_pf_as__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_wr_pf_as__parameterized0\ is
  signal \^o3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_gpf1.prog_full_i_i_1\ : STD_LOGIC;
  signal \n_0_gpf1.prog_full_i_i_2\ : STD_LOGIC;
  signal \n_1_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[9]_i_1\ : STD_LOGIC;
  signal \n_4_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_4_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_5_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_6_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_6_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_6_gdiff.diff_pntr_pad_reg[9]_i_1\ : STD_LOGIC;
  signal \n_7_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_7_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_7_gdiff.diff_pntr_pad_reg[9]_i_1\ : STD_LOGIC;
  signal \NLW_gdiff.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gdiff.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  O3(0) <= \^o3\(0);
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I4(0),
      D => \n_5_gdiff.diff_pntr_pad_reg[3]_i_1\,
      Q => diff_pntr(1)
    );
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I4(0),
      D => \n_4_gdiff.diff_pntr_pad_reg[3]_i_1\,
      Q => diff_pntr(2)
    );
\gdiff.diff_pntr_pad_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(2) => \n_1_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(1) => \n_2_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3) => \n_4_gdiff.diff_pntr_pad_reg[3]_i_1\,
      O(2) => \n_5_gdiff.diff_pntr_pad_reg[3]_i_1\,
      O(1) => \n_6_gdiff.diff_pntr_pad_reg[3]_i_1\,
      O(0) => \n_7_gdiff.diff_pntr_pad_reg[3]_i_1\,
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I4(0),
      D => \n_7_gdiff.diff_pntr_pad_reg[7]_i_1\,
      Q => diff_pntr(3)
    );
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I4(0),
      D => \n_6_gdiff.diff_pntr_pad_reg[7]_i_1\,
      Q => diff_pntr(4)
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I4(0),
      D => \n_5_gdiff.diff_pntr_pad_reg[7]_i_1\,
      Q => diff_pntr(5)
    );
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I4(0),
      D => \n_4_gdiff.diff_pntr_pad_reg[7]_i_1\,
      Q => diff_pntr(6)
    );
\gdiff.diff_pntr_pad_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(3) => \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(2) => \n_1_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(1) => \n_2_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(7 downto 4),
      O(3) => \n_4_gdiff.diff_pntr_pad_reg[7]_i_1\,
      O(2) => \n_5_gdiff.diff_pntr_pad_reg[7]_i_1\,
      O(1) => \n_6_gdiff.diff_pntr_pad_reg[7]_i_1\,
      O(0) => \n_7_gdiff.diff_pntr_pad_reg[7]_i_1\,
      S(3 downto 0) => I2(3 downto 0)
    );
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I4(0),
      D => \n_7_gdiff.diff_pntr_pad_reg[9]_i_1\,
      Q => diff_pntr(7)
    );
\gdiff.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I4(0),
      D => \n_6_gdiff.diff_pntr_pad_reg[9]_i_1\,
      Q => diff_pntr(8)
    );
\gdiff.diff_pntr_pad_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(3 downto 1) => \NLW_gdiff.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[9]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => wr_pntr_plus1_pad(8),
      O(3 downto 2) => \NLW_gdiff.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_gdiff.diff_pntr_pad_reg[9]_i_1\,
      O(0) => \n_7_gdiff.diff_pntr_pad_reg[9]_i_1\,
      S(3) => '0',
      S(2) => '0',
      S(1 downto 0) => I3(1 downto 0)
    );
\gpf1.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00E0000000E0"
    )
    port map (
      I0 => \n_0_gpf1.prog_full_i_i_2\,
      I1 => diff_pntr(7),
      I2 => diff_pntr(8),
      I3 => rst_full_gen_i,
      I4 => p_1_out,
      I5 => \^o3\(0),
      O => \n_0_gpf1.prog_full_i_i_1\
    );
\gpf1.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(1),
      I2 => diff_pntr(3),
      I3 => diff_pntr(6),
      I4 => diff_pntr(4),
      I5 => diff_pntr(5),
      O => \n_0_gpf1.prog_full_i_i_2\
    );
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_gpf1.prog_full_i_i_1\,
      PRE => I1,
      Q => \^o3\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_wr_status_flags_as is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_wr_status_flags_as : entity is "wr_status_flags_as";
end axi_chip2chip_0_wr_status_flags_as;

architecture STRUCTURE of axi_chip2chip_0_wr_status_flags_as is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
\gdiff.diff_pntr_pad[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^o1\,
      I1 => br_ch_data_valid,
      I2 => \^o2\,
      O => wr_pntr_plus1_pad(0)
    );
\gic0.gc0.count_d2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^o1\,
      I1 => br_ch_data_valid,
      I2 => \^o2\,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I1,
      PRE => I2,
      Q => \^o1\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I1,
      PRE => I2,
      Q => \^o2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_wr_status_flags_as_52 is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_wr_status_flags_as_52 : entity is "wr_status_flags_as";
end axi_chip2chip_0_wr_status_flags_as_52;

architecture STRUCTURE of axi_chip2chip_0_wr_status_flags_as_52 is
  signal p_1_out : STD_LOGIC;
  signal \ram_full_i__0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \ram_full_i__0\,
      I1 => s_axi_awvalid,
      I2 => p_1_out,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i,
      PRE => I1,
      Q => p_1_out
    );
ram_full_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000820000"
    )
    port map (
      I0 => I2,
      I1 => O3(0),
      I2 => Q(0),
      I3 => \ram_full_i__0\,
      I4 => s_axi_awvalid,
      I5 => p_1_out,
      O => O1
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i,
      PRE => I1,
      Q => \ram_full_i__0\
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \ram_full_i__0\,
      O => s_axi_awready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_wr_status_flags_as_80 is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_wr_status_flags_as_80 : entity is "wr_status_flags_as";
end axi_chip2chip_0_wr_status_flags_as_80;

architecture STRUCTURE of axi_chip2chip_0_wr_status_flags_as_80 is
  signal n_0_ram_full_i_reg : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => n_0_ram_full_i_reg,
      I1 => s_axi_arvalid,
      I2 => p_1_out,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_d2,
      Q => p_1_out
    );
\ram_full_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000820000"
    )
    port map (
      I0 => I1,
      I1 => O3(0),
      I2 => Q(0),
      I3 => n_0_ram_full_i_reg,
      I4 => s_axi_arvalid,
      I5 => p_1_out,
      O => O1
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_d2,
      Q => n_0_ram_full_i_reg
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_ram_full_i_reg,
      O => s_axi_arready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_ch0_ctrl is
  port (
    send_ch0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : out STD_LOGIC;
    I3 : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    tx_user_reset : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I27 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I44 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_reset : in STD_LOGIC;
    tx_ch0_ready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I45 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I46 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk_ph_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_ch0_ctrl : entity is "axi_chip2chip_v4_2_ch0_ctrl";
end axi_chip2chip_0_axi_chip2chip_v4_2_ch0_ctrl;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_ch0_ctrl is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o4\ : STD_LOGIC;
  signal calib_pattern : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal intr_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_FSM_onehot_calib_intr_gen.cal_nibble[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_calib_intr_gen.cal_nibble[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_calib_intr_gen.cal_nibble[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_calib_intr_gen.cal_nibble[7]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_calib_intr_gen.cal_nibble[7]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[7]\ : STD_LOGIC;
  signal n_0_axi_chip2chip_sync_cell_intr_out_inst : STD_LOGIC;
  signal \n_0_calib_intr_gen.send_intr_reg\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[10]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[11]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[12]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[4]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[5]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[6]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[7]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[8]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[9]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[0]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[10]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[11]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[12]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[1]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[2]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[3]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[4]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[5]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[6]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[7]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[8]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[9]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_valid_i_1\ : STD_LOGIC;
  signal n_1_axi_chip2chip_sync_cell_intr_out_inst : STD_LOGIC;
  signal n_2_axi_chip2chip_sync_cell_intr_out_inst : STD_LOGIC;
  signal n_3_axi_chip2chip_sync_cell_intr_out_inst : STD_LOGIC;
  signal n_4_axi_chip2chip_sync_cell_intr_in_inst : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal send_calib : STD_LOGIC;
  signal \^send_ch0\ : STD_LOGIC;
  signal sync_flop_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \slot_select[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tdm_data_out[14]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tdm_data_out[15]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tdm_data_out[16]_i_4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tdm_data_out[17]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tdm_data_out[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tdm_data_out[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tdm_data_out[3]_i_1\ : label is "soft_lutpair60";
begin
  O1 <= \^o1\;
  O2(0) <= \^o2\(0);
  O4 <= \^o4\;
  send_ch0 <= \^send_ch0\;
\FSM_onehot_calib_intr_gen.cal_nibble[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444404004"
    )
    port map (
      I0 => I26(1),
      I1 => I26(2),
      I2 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[6]\,
      I3 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[5]\,
      I4 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[1]\,
      I5 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble[7]_i_3\,
      O => \n_0_FSM_onehot_calib_intr_gen.cal_nibble[1]_i_1\
    );
\FSM_onehot_calib_intr_gen.cal_nibble[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => I26(2),
      I1 => I26(1),
      I2 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[6]\,
      I3 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[5]\,
      I4 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[1]\,
      I5 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble[7]_i_3\,
      O => \n_0_FSM_onehot_calib_intr_gen.cal_nibble[5]_i_1\
    );
\FSM_onehot_calib_intr_gen.cal_nibble[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => I26(2),
      I1 => I26(1),
      I2 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[6]\,
      I3 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[5]\,
      I4 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[1]\,
      I5 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble[7]_i_3\,
      O => \n_0_FSM_onehot_calib_intr_gen.cal_nibble[6]_i_1\
    );
\FSM_onehot_calib_intr_gen.cal_nibble[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => I26(2),
      I1 => I26(1),
      I2 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[5]\,
      I3 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[6]\,
      I4 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[1]\,
      I5 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble[7]_i_3\,
      O => \n_0_FSM_onehot_calib_intr_gen.cal_nibble[7]_i_2\
    );
\FSM_onehot_calib_intr_gen.cal_nibble[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[0]\,
      I1 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[4]\,
      I2 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[3]\,
      I3 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[7]\,
      I4 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[2]\,
      O => \n_0_FSM_onehot_calib_intr_gen.cal_nibble[7]_i_3\
    );
\FSM_onehot_calib_intr_gen.cal_nibble_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      Q => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[0]\,
      R => I43(0)
    );
\FSM_onehot_calib_intr_gen.cal_nibble_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_FSM_onehot_calib_intr_gen.cal_nibble[1]_i_1\,
      Q => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[1]\,
      R => I43(0)
    );
\FSM_onehot_calib_intr_gen.cal_nibble_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I44(0),
      Q => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[2]\,
      S => I43(0)
    );
\FSM_onehot_calib_intr_gen.cal_nibble_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I44(1),
      Q => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[3]\,
      R => I43(0)
    );
\FSM_onehot_calib_intr_gen.cal_nibble_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I44(2),
      Q => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[4]\,
      R => I43(0)
    );
\FSM_onehot_calib_intr_gen.cal_nibble_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_FSM_onehot_calib_intr_gen.cal_nibble[5]_i_1\,
      Q => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[5]\,
      R => I43(0)
    );
\FSM_onehot_calib_intr_gen.cal_nibble_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_FSM_onehot_calib_intr_gen.cal_nibble[6]_i_1\,
      Q => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[6]\,
      R => I43(0)
    );
\FSM_onehot_calib_intr_gen.cal_nibble_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_FSM_onehot_calib_intr_gen.cal_nibble[7]_i_2\,
      Q => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[7]\,
      R => I43(0)
    );
axi_chip2chip_sync_cell_intr_in_inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell
    port map (
      I1 => \n_0_calib_intr_gen.send_intr_reg\,
      I2 => \^o1\,
      I4 => I4,
      O1(3 downto 0) => sync_flop_2(3 downto 0),
      O2 => n_4_axi_chip2chip_sync_cell_intr_in_inst,
      Q(3 downto 0) => p_1_in(3 downto 0),
      axi_c2c_m2s_intr_in(3 downto 0) => axi_c2c_m2s_intr_in(3 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      tx_user_reset => tx_user_reset
    );
axi_chip2chip_sync_cell_intr_out_inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell_41
    port map (
      I1(3 downto 0) => intr_data(3 downto 0),
      Q(3) => n_0_axi_chip2chip_sync_cell_intr_out_inst,
      Q(2) => n_1_axi_chip2chip_sync_cell_intr_out_inst,
      Q(1) => n_2_axi_chip2chip_sync_cell_intr_out_inst,
      Q(0) => n_3_axi_chip2chip_sync_cell_intr_out_inst,
      s_aclk => s_aclk
    );
\calib_intr_gen.intr_flop_reg\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => n_4_axi_chip2chip_sync_cell_intr_in_inst,
      Q => \^o1\,
      R => '0'
    );
\calib_intr_gen.send_calib_reg\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I4,
      Q => send_calib,
      R => tx_user_reset
    );
\calib_intr_gen.send_ch0_reg\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I6,
      Q => \^send_ch0\,
      R => tx_user_reset
    );
\calib_intr_gen.send_intr_reg\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I3,
      Q => \n_0_calib_intr_gen.send_intr_reg\,
      R => '0'
    );
\calib_intr_gen.tx_ch0_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => I26(1),
      I3 => I26(0),
      I4 => I26(2),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[10]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[10]_i_1\
    );
\calib_intr_gen.tx_ch0_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => I26(1),
      I3 => I26(0),
      I4 => I26(2),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[11]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[11]_i_1\
    );
\calib_intr_gen.tx_ch0_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => I26(1),
      I3 => I26(0),
      I4 => I26(2),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[12]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[12]_i_1\
    );
\calib_intr_gen.tx_ch0_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => I26(1),
      I3 => I26(0),
      I4 => I26(2),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[4]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[4]_i_1\
    );
\calib_intr_gen.tx_ch0_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => I26(1),
      I3 => I26(0),
      I4 => I26(2),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[5]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[5]_i_1\
    );
\calib_intr_gen.tx_ch0_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => I26(1),
      I3 => I26(0),
      I4 => I26(2),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[6]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[6]_i_1\
    );
\calib_intr_gen.tx_ch0_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => I26(1),
      I3 => I26(0),
      I4 => I26(2),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[7]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[7]_i_1\
    );
\calib_intr_gen.tx_ch0_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => I26(1),
      I3 => I26(0),
      I4 => I26(2),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[8]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[8]_i_1\
    );
\calib_intr_gen.tx_ch0_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => I26(1),
      I3 => I26(0),
      I4 => I26(2),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[9]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[9]_i_1\
    );
\calib_intr_gen.tx_ch0_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => p_1_in(0),
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[0]\,
      R => tx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[10]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[10]\,
      R => tx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[11]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[11]\,
      R => tx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[12]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[12]\,
      R => tx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => p_1_in(1),
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[1]\,
      R => tx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => p_1_in(2),
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[2]\,
      R => tx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => p_1_in(3),
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[3]\,
      R => tx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[4]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[4]\,
      R => tx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[5]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[5]\,
      R => tx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[6]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[6]\,
      R => tx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[7]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[7]\,
      R => tx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[8]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[8]\,
      R => tx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[9]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[9]\,
      R => tx_user_reset
    );
\calib_intr_gen.tx_ch0_valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o4\,
      I2 => tx_ch0_ready,
      I3 => I4,
      I4 => tx_user_reset,
      O => \n_0_calib_intr_gen.tx_ch0_valid_i_1\
    );
\calib_intr_gen.tx_ch0_valid_reg\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_valid_i_1\,
      Q => \^o4\,
      R => '0'
    );
\intr_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => I45(0),
      D => I46(0),
      Q => intr_data(0),
      R => SR(0)
    );
\intr_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => I45(0),
      D => I46(1),
      Q => intr_data(1),
      R => SR(0)
    );
\intr_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => I45(0),
      D => I46(2),
      Q => intr_data(2),
      R => SR(0)
    );
\intr_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => I45(0),
      D => I46(3),
      Q => intr_data(3),
      R => SR(0)
    );
\intr_out_reg[0]\: unisim.vcomponents.FDCE
    port map (
      C => s_aclk,
      CE => '1',
      CLR => axi_reset,
      D => n_3_axi_chip2chip_sync_cell_intr_out_inst,
      Q => axi_c2c_s2m_intr_out(0)
    );
\intr_out_reg[1]\: unisim.vcomponents.FDCE
    port map (
      C => s_aclk,
      CE => '1',
      CLR => axi_reset,
      D => n_2_axi_chip2chip_sync_cell_intr_out_inst,
      Q => axi_c2c_s2m_intr_out(1)
    );
\intr_out_reg[2]\: unisim.vcomponents.FDCE
    port map (
      C => s_aclk,
      CE => '1',
      CLR => axi_reset,
      D => n_1_axi_chip2chip_sync_cell_intr_out_inst,
      Q => axi_c2c_s2m_intr_out(2)
    );
\intr_out_reg[3]\: unisim.vcomponents.FDCE
    port map (
      C => s_aclk,
      CE => '1',
      CLR => axi_reset,
      D => n_0_axi_chip2chip_sync_cell_intr_out_inst,
      Q => axi_c2c_s2m_intr_out(3)
    );
\slot_select[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^send_ch0\,
      I1 => send_calib,
      O => O3(0)
    );
\sync_intr_in_d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_2(0),
      Q => p_1_in(0),
      R => '0'
    );
\sync_intr_in_d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_2(1),
      Q => p_1_in(1),
      R => '0'
    );
\sync_intr_in_d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_2(2),
      Q => p_1_in(2),
      R => '0'
    );
\sync_intr_in_d1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_2(3),
      Q => p_1_in(3),
      R => '0'
    );
\tdm_data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0F01"
    )
    port map (
      I0 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[4]\,
      I1 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[5]\,
      I2 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[2]\,
      I3 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[3]\,
      I4 => Q(1),
      I5 => Q(3),
      O => D(0)
    );
\tdm_data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => I31,
      I1 => \n_0_calib_intr_gen.tx_ch0_data_reg[5]\,
      I2 => Q(0),
      I3 => calib_pattern(2),
      I4 => I32,
      I5 => I33,
      O => D(9)
    );
\tdm_data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => I40,
      I1 => \n_0_calib_intr_gen.tx_ch0_data_reg[6]\,
      I2 => Q(0),
      I3 => calib_pattern(3),
      I4 => I41,
      I5 => I42,
      O => D(10)
    );
\tdm_data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => I18,
      I1 => \n_0_calib_intr_gen.tx_ch0_data_reg[7]\,
      I2 => Q(0),
      I3 => \^o2\(0),
      I4 => I19,
      I5 => I20,
      O => D(11)
    );
\tdm_data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => I10,
      I1 => \n_0_calib_intr_gen.tx_ch0_data_reg[8]\,
      I2 => Q(0),
      I3 => calib_pattern(1),
      I4 => I11,
      I5 => I12,
      O => D(12)
    );
\tdm_data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => I34,
      I1 => \n_0_calib_intr_gen.tx_ch0_data_reg[9]\,
      I2 => Q(0),
      I3 => calib_pattern(2),
      I4 => I35,
      I5 => I36,
      O => D(13)
    );
\tdm_data_out[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
    port map (
      I0 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[2]\,
      I1 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[4]\,
      I2 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[3]\,
      I3 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[6]\,
      I4 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[5]\,
      O => calib_pattern(2)
    );
\tdm_data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => I23,
      I1 => \n_0_calib_intr_gen.tx_ch0_data_reg[10]\,
      I2 => Q(0),
      I3 => calib_pattern(3),
      I4 => I24,
      I5 => I25,
      O => D(14)
    );
\tdm_data_out[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[3]\,
      I1 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[4]\,
      I2 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[6]\,
      O => calib_pattern(3)
    );
\tdm_data_out[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
    port map (
      I0 => I21,
      I1 => I22,
      I2 => \^o2\(0),
      I3 => Q(0),
      I4 => \n_0_calib_intr_gen.tx_ch0_data_reg[11]\,
      O => D(15)
    );
\tdm_data_out[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
    port map (
      I0 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[4]\,
      I1 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[5]\,
      I2 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[2]\,
      I3 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[3]\,
      O => \^o2\(0)
    );
\tdm_data_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
    port map (
      I0 => I13,
      I1 => I14,
      I2 => calib_pattern(1),
      I3 => Q(0),
      I4 => \n_0_calib_intr_gen.tx_ch0_data_reg[12]\,
      O => D(16)
    );
\tdm_data_out[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[3]\,
      I1 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[7]\,
      I2 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[5]\,
      O => calib_pattern(1)
    );
\tdm_data_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[3]\,
      I1 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[7]\,
      I2 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[5]\,
      I3 => Q(2),
      I4 => Q(3),
      O => D(1)
    );
\tdm_data_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => send_calib,
      I1 => I27(0),
      I2 => calib_pattern(2),
      O => D(2)
    );
\tdm_data_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
    port map (
      I0 => send_calib,
      I1 => I27(1),
      I2 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[6]\,
      I3 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[4]\,
      I4 => \n_0_FSM_onehot_calib_intr_gen.cal_nibble_reg[3]\,
      O => D(3)
    );
\tdm_data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => I1,
      I1 => \n_0_calib_intr_gen.tx_ch0_data_reg[0]\,
      I2 => Q(0),
      I3 => calib_pattern(1),
      I4 => I2,
      I5 => I5,
      O => D(4)
    );
\tdm_data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => I28,
      I1 => \n_0_calib_intr_gen.tx_ch0_data_reg[1]\,
      I2 => Q(0),
      I3 => calib_pattern(2),
      I4 => I29,
      I5 => I30,
      O => D(5)
    );
\tdm_data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => I37,
      I1 => \n_0_calib_intr_gen.tx_ch0_data_reg[2]\,
      I2 => Q(0),
      I3 => calib_pattern(3),
      I4 => I38,
      I5 => I39,
      O => D(6)
    );
\tdm_data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => I15,
      I1 => \n_0_calib_intr_gen.tx_ch0_data_reg[3]\,
      I2 => Q(0),
      I3 => \^o2\(0),
      I4 => I16,
      I5 => I17,
      O => D(7)
    );
\tdm_data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => I7,
      I1 => \n_0_calib_intr_gen.tx_ch0_data_reg[4]\,
      I2 => Q(0),
      I3 => calib_pattern(1),
      I4 => I8,
      I5 => I9,
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_phy_init is
  port (
    aurora_rst_out_cdc_to : out STD_LOGIC;
    aurora_rst_out_r1 : out STD_LOGIC;
    aurora_rst_out_r2 : out STD_LOGIC;
    calib_start : out STD_LOGIC;
    rx_phy_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC;
    I1 : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    idelay_ready : in STD_LOGIC;
    calib_error : in STD_LOGIC;
    calib_done : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_phy_init : entity is "axi_chip2chip_v4_2_phy_init";
end axi_chip2chip_0_axi_chip2chip_v4_2_phy_init;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_phy_init is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^axi_c2c_link_error_out\ : STD_LOGIC;
  signal calib_done_dly : STD_LOGIC;
  signal n_0_calib_done_flop_i_1 : STD_LOGIC;
  signal n_0_calib_error_flop_i_1 : STD_LOGIC;
  signal n_0_calib_start_i_2 : STD_LOGIC;
  signal \n_0_link_error_gen.link_error_flop_i_1\ : STD_LOGIC;
  signal \n_0_pat_count[3]_i_1\ : STD_LOGIC;
  signal n_0_rx_phy_ready_i_1 : STD_LOGIC;
  signal \n_0_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_state[7]_i_3\ : STD_LOGIC;
  signal \n_0_state[7]_i_5\ : STD_LOGIC;
  signal \n_0_state_reg[0]\ : STD_LOGIC;
  signal \n_0_state_reg[1]\ : STD_LOGIC;
  signal \n_0_state_reg[2]\ : STD_LOGIC;
  signal \n_0_state_reg[4]\ : STD_LOGIC;
  signal \n_0_state_reg[5]\ : STD_LOGIC;
  signal \n_0_state_reg[6]\ : STD_LOGIC;
  signal \n_0_state_reg[7]\ : STD_LOGIC;
  signal \n_0_tx_phy_ctrl[0]_i_1\ : STD_LOGIC;
  signal \n_0_tx_phy_ctrl[0]_i_2\ : STD_LOGIC;
  signal \n_0_tx_phy_ctrl[1]_i_1\ : STD_LOGIC;
  signal \n_0_tx_phy_ctrl[2]_i_1\ : STD_LOGIC;
  signal n_0_tx_phy_ready_i_1 : STD_LOGIC;
  signal next_calib_start : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pat_count_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rx_phy_ready\ : STD_LOGIC;
  signal slave_ack : STD_LOGIC;
  signal slave_nack : STD_LOGIC;
  signal src_data : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of aw_fifo_reset_i_1 : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of aw_fifo_reset_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of calib_start_i_2 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pat_count[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \pat_count[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \pat_count[3]_i_2\ : label is "soft_lutpair114";
  attribute counter : integer;
  attribute counter of \pat_count_reg[0]\ : label is 15;
  attribute counter of \pat_count_reg[1]\ : label is 15;
  attribute counter of \pat_count_reg[2]\ : label is 15;
  attribute counter of \pat_count_reg[3]\ : label is 15;
  attribute SOFT_HLUTNM of rx_phy_ready_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \state[2]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \state[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \state[7]_i_5\ : label is "soft_lutpair113";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  O2 <= \^o2\;
  O6(2 downto 0) <= \^o6\(2 downto 0);
  Q(0) <= \^q\(0);
  axi_c2c_link_error_out <= \^axi_c2c_link_error_out\;
  rx_phy_ready <= \^rx_phy_ready\;
aw_fifo_reset_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^rx_phy_ready\,
      O => O3
    );
axi_chip2chip_sync_cell_inst: entity work.\axi_chip2chip_0_axi_chip2chip_v4_2_sync_cell__parameterized0\
    port map (
      D(2 downto 0) => src_data(2 downto 0),
      O6(2 downto 0) => \^o6\(2 downto 0),
      s_aclk => s_aclk
    );
calib_done_flop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0200"
    )
    port map (
      I0 => \n_0_tx_phy_ctrl[0]_i_2\,
      I1 => \n_0_state_reg[0]\,
      I2 => \n_0_state_reg[7]\,
      I3 => \n_0_state_reg[6]\,
      I4 => src_data(2),
      O => n_0_calib_done_flop_i_1
    );
calib_done_flop_reg: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I1,
      D => n_0_calib_done_flop_i_1,
      Q => src_data(2)
    );
calib_error_flop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0020"
    )
    port map (
      I0 => \n_0_tx_phy_ctrl[0]_i_2\,
      I1 => \n_0_state_reg[0]\,
      I2 => \n_0_state_reg[7]\,
      I3 => \n_0_state_reg[6]\,
      I4 => src_data(1),
      O => n_0_calib_error_flop_i_1
    );
calib_error_flop_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => n_0_calib_error_flop_i_1,
      Q => src_data(1),
      R => I1
    );
calib_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_state_reg[0]\,
      I2 => \n_0_state_reg[1]\,
      I3 => \n_0_state_reg[2]\,
      I4 => n_0_calib_start_i_2,
      I5 => slave_ack,
      O => next_calib_start
    );
calib_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_state_reg[6]\,
      I1 => \n_0_state_reg[7]\,
      I2 => \n_0_state_reg[5]\,
      I3 => \n_0_state_reg[4]\,
      O => n_0_calib_start_i_2
    );
calib_start_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => next_calib_start,
      Q => calib_start,
      R => I1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => aurora_rst_out_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => aurora_rst_out_r1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => aurora_rst_out_r2
    );
\intr_out[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_aresetn,
      O => \^o2\
    );
\link_error_gen.calib_done_dly_reg\: unisim.vcomponents.FDCE
    port map (
      C => s_aclk,
      CE => '1',
      CLR => \^o2\,
      D => \^o6\(2),
      Q => calib_done_dly
    );
\link_error_gen.link_error_flop_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => calib_done_dly,
      I1 => \^o6\(2),
      I2 => \^axi_c2c_link_error_out\,
      O => \n_0_link_error_gen.link_error_flop_i_1\
    );
\link_error_gen.link_error_flop_reg\: unisim.vcomponents.FDCE
    port map (
      C => s_aclk,
      CE => '1',
      CLR => \^o2\,
      D => \n_0_link_error_gen.link_error_flop_i_1\,
      Q => \^axi_c2c_link_error_out\
    );
\pat_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \pat_count_reg__0\(0),
      O => p_0_in(0)
    );
\pat_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \pat_count_reg__0\(0),
      I1 => \pat_count_reg__0\(1),
      O => p_0_in(1)
    );
\pat_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \pat_count_reg__0\(2),
      I1 => \pat_count_reg__0\(0),
      I2 => \pat_count_reg__0\(1),
      O => p_0_in(2)
    );
\pat_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => n_0_calib_start_i_2,
      I1 => \n_0_state_reg[0]\,
      I2 => \n_0_state_reg[1]\,
      I3 => \n_0_state_reg[2]\,
      I4 => \^q\(0),
      O => \n_0_pat_count[3]_i_1\
    );
\pat_count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \pat_count_reg__0\(3),
      I1 => \pat_count_reg__0\(1),
      I2 => \pat_count_reg__0\(0),
      I3 => \pat_count_reg__0\(2),
      O => p_0_in(3)
    );
\pat_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_pat_count[3]_i_1\,
      D => p_0_in(0),
      Q => \pat_count_reg__0\(0),
      R => I1
    );
\pat_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_pat_count[3]_i_1\,
      D => p_0_in(1),
      Q => \pat_count_reg__0\(1),
      R => I1
    );
\pat_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_pat_count[3]_i_1\,
      D => p_0_in(2),
      Q => \pat_count_reg__0\(2),
      R => I1
    );
\pat_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_pat_count[3]_i_1\,
      D => p_0_in(3),
      Q => \pat_count_reg__0\(3),
      R => I1
    );
phy_error_flop_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => '0',
      Q => src_data(0),
      R => '0'
    );
rx_phy_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF0200"
    )
    port map (
      I0 => \n_0_state_reg[6]\,
      I1 => \n_0_state_reg[7]\,
      I2 => \n_0_state_reg[0]\,
      I3 => \n_0_tx_phy_ctrl[0]_i_2\,
      I4 => \^rx_phy_ready\,
      O => n_0_rx_phy_ready_i_1
    );
rx_phy_ready_reg: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I1,
      D => n_0_rx_phy_ready_i_1,
      Q => \^rx_phy_ready\
    );
\sio_mast_calib_fsm.slave_ack_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2,
      Q => slave_ack,
      R => '0'
    );
\sio_mast_calib_fsm.slave_nack_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3,
      Q => slave_nack,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_state_reg[0]\,
      I1 => idelay_ready,
      O => next_state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => \n_0_state_reg[1]\,
      I2 => \n_0_state_reg[0]\,
      I3 => idelay_ready,
      O => next_state(1)
    );
\state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => \n_0_state_reg[1]\,
      I2 => slave_ack,
      I3 => slave_nack,
      I4 => \n_0_state_reg[2]\,
      O => next_state(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \pat_count_reg__0\(2),
      I1 => \pat_count_reg__0\(0),
      I2 => \pat_count_reg__0\(1),
      I3 => \pat_count_reg__0\(3),
      O => \n_0_state[2]_i_2\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4040FF40404040"
    )
    port map (
      I0 => slave_nack,
      I1 => slave_ack,
      I2 => \n_0_state_reg[2]\,
      I3 => calib_error,
      I4 => calib_done,
      I5 => \^q\(0),
      O => next_state(3)
    );
\state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_state_reg[4]\,
      I1 => slave_ack,
      I2 => \n_0_state_reg[5]\,
      O => next_state(5)
    );
\state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \n_0_state_reg[6]\,
      I1 => \n_0_state_reg[5]\,
      I2 => slave_ack,
      O => next_state(6)
    );
\state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAABABAEA"
    )
    port map (
      I0 => \n_0_state[7]_i_3\,
      I1 => \^q\(0),
      I2 => n_0_calib_start_i_2,
      I3 => \n_0_state_reg[2]\,
      I4 => \n_0_state_reg[1]\,
      I5 => \n_0_state_reg[0]\,
      O => \n_0_state[7]_i_1\
    );
\state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400040440"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_state[7]_i_5\,
      I2 => \n_0_state_reg[5]\,
      I3 => \n_0_state_reg[4]\,
      I4 => \n_0_state_reg[6]\,
      I5 => \n_0_state_reg[7]\,
      O => \n_0_state[7]_i_3\
    );
\state[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => \n_0_state_reg[7]\,
      I1 => slave_ack,
      I2 => slave_nack,
      I3 => \n_0_state_reg[2]\,
      O => O1
    );
\state[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_state_reg[2]\,
      I1 => \n_0_state_reg[1]\,
      I2 => \n_0_state_reg[0]\,
      O => \n_0_state[7]_i_5\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => next_state(0),
      Q => \n_0_state_reg[0]\,
      S => I1
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => next_state(1),
      Q => \n_0_state_reg[1]\,
      R => I1
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => next_state(2),
      Q => \n_0_state_reg[2]\,
      R => I1
    );
\state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => next_state(3),
      Q => \^q\(0),
      R => I1
    );
\state_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => I4(0),
      Q => \n_0_state_reg[4]\,
      R => I1
    );
\state_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => next_state(5),
      Q => \n_0_state_reg[5]\,
      R => I1
    );
\state_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => next_state(6),
      Q => \n_0_state_reg[6]\,
      R => I1
    );
\state_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => I4(1),
      Q => \n_0_state_reg[7]\,
      R => I1
    );
\tx_phy_ctrl[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
    port map (
      I0 => \n_0_state_reg[6]\,
      I1 => \n_0_tx_phy_ctrl[0]_i_2\,
      I2 => \n_0_state[7]_i_1\,
      I3 => \^d\(0),
      O => \n_0_tx_phy_ctrl[0]_i_1\
    );
\tx_phy_ctrl[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_state_reg[2]\,
      I2 => \n_0_state_reg[4]\,
      I3 => \n_0_state_reg[5]\,
      I4 => \n_0_state_reg[1]\,
      O => \n_0_tx_phy_ctrl[0]_i_2\
    );
\tx_phy_ctrl[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
    port map (
      I0 => \n_0_state_reg[1]\,
      I1 => \n_0_state_reg[0]\,
      I2 => \n_0_state_reg[4]\,
      I3 => \^q\(0),
      I4 => \n_0_state[7]_i_1\,
      I5 => \^d\(1),
      O => \n_0_tx_phy_ctrl[1]_i_1\
    );
\tx_phy_ctrl[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \n_0_state_reg[2]\,
      I1 => \^q\(0),
      I2 => \n_0_state[7]_i_1\,
      I3 => \^d\(2),
      O => \n_0_tx_phy_ctrl[2]_i_1\
    );
\tx_phy_ctrl_reg[0]\: unisim.vcomponents.FDPE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_tx_phy_ctrl[0]_i_1\,
      PRE => I1,
      Q => \^d\(0)
    );
\tx_phy_ctrl_reg[1]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I1,
      D => \n_0_tx_phy_ctrl[1]_i_1\,
      Q => \^d\(1)
    );
\tx_phy_ctrl_reg[2]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I1,
      D => \n_0_tx_phy_ctrl[2]_i_1\,
      Q => \^d\(2)
    );
tx_phy_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
    port map (
      I0 => idelay_ready,
      I1 => \n_0_tx_phy_ctrl[0]_i_2\,
      I2 => \n_0_state_reg[7]\,
      I3 => \n_0_state_reg[6]\,
      I4 => \n_0_state_reg[0]\,
      I5 => \^d\(3),
      O => n_0_tx_phy_ready_i_1
    );
tx_phy_ready_reg: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I1,
      D => n_0_tx_phy_ready_i_1,
      Q => \^d\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_sio_input is
  port (
    idelay_ready : out STD_LOGIC;
    clk_ph_out : out STD_LOGIC;
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    O1 : out STD_LOGIC;
    I6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    idelay_ref_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    axi_c2c_selio_rx_data_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    axi_c2c_selio_rx_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_sio_input : entity is "axi_chip2chip_v4_2_sio_input";
end axi_chip2chip_0_axi_chip2chip_v4_2_sio_input;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_sio_input is
  signal \^q\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^clk_ph_out\ : STD_LOGIC;
  signal \n_0_ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\ : STD_LOGIC;
  signal \n_0_ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\ : STD_LOGIC;
  signal \n_0_ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type : string;
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \idelayctrl_gen.IDELAYCTRL_inst\ : label is "C2C_PHY_group";
  attribute box_type of \idelayctrl_gen.IDELAYCTRL_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[0].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[0].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[0].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[0].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[1].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[1].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[1].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[1].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[2].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[2].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[2].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[2].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[3].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[3].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[3].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[3].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[4].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[4].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[4].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[4].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[5].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[5].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[5].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[5].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[6].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[6].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[6].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[6].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[7].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[7].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[7].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[7].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[8].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[8].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[8].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[8].IBUF_inst\ : label is "PRIMITIVE";
begin
  Q(17 downto 0) <= \^q\(17 downto 0);
  clk_ph_out <= \^clk_ph_out\;
axi_chip2chip_clk_gen_inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_clk_gen
    port map (
      O1 => O1,
      axi_c2c_selio_rx_clk_in => axi_c2c_selio_rx_clk_in,
      clk_ph_out => \^clk_ph_out\,
      reset => reset,
      s_aresetn => s_aresetn
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_26_out,
      Q => \^q\(0),
      R => '0'
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_11_out,
      Q => \^q\(10),
      R => '0'
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_10_out,
      Q => \^q\(11),
      R => '0'
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_8_out,
      Q => \^q\(12),
      R => '0'
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_7_out,
      Q => \^q\(13),
      R => '0'
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_5_out,
      Q => \^q\(14),
      R => '0'
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_4_out,
      Q => \^q\(15),
      R => '0'
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_2_out,
      Q => \^q\(16),
      R => '0'
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_1_out,
      Q => \^q\(17),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_25_out,
      Q => \^q\(1),
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_23_out,
      Q => \^q\(2),
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_22_out,
      Q => \^q\(3),
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_20_out,
      Q => \^q\(4),
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_19_out,
      Q => \^q\(5),
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_17_out,
      Q => \^q\(6),
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_16_out,
      Q => \^q\(7),
      R => '0'
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_14_out,
      Q => \^q\(8),
      R => '0'
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_13_out,
      Q => \^q\(9),
      R => '0'
    );
\ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_24_in,
      Q1 => p_26_out,
      Q2 => p_25_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_21_in,
      Q1 => p_23_out,
      Q2 => p_22_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_18_in,
      Q1 => p_20_out,
      Q2 => p_19_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_15_in,
      Q1 => p_17_out,
      Q2 => p_16_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => \n_0_ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\,
      Q1 => p_14_out,
      Q2 => p_13_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_9_in,
      Q1 => p_11_out,
      Q2 => p_10_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => \n_0_ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\,
      Q1 => p_8_out,
      Q2 => p_7_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_3_in,
      Q1 => p_5_out,
      Q2 => p_4_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => \n_0_ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\,
      Q1 => p_2_out,
      Q2 => p_1_out,
      R => '0',
      S => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O4(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_24_in,
      IDATAIN => p_16_in,
      INC => '0',
      LD => O8(0),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O4(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_21_in,
      IDATAIN => p_14_in,
      INC => '0',
      LD => O8(1),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O4(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_18_in,
      IDATAIN => p_12_in,
      INC => '0',
      LD => O8(2),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O4(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_15_in,
      IDATAIN => p_10_in,
      INC => '0',
      LD => O8(3),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O4(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => \n_0_ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\,
      IDATAIN => p_8_in,
      INC => '0',
      LD => O8(4),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O4(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_9_in,
      IDATAIN => p_6_in,
      INC => '0',
      LD => O8(5),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O4(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => \n_0_ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\,
      IDATAIN => p_4_in,
      INC => '0',
      LD => O8(6),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O4(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_3_in,
      IDATAIN => p_2_in,
      INC => '0',
      LD => O8(7),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O4(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => \n_0_ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\,
      IDATAIN => p_0_in,
      INC => '0',
      LD => O8(8),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\deskew_enable_gen.p1_val_reg[1]_srl2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770777070000"
    )
    port map (
      I0 => \^q\(0),
      I1 => I1,
      I2 => I2,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => I3,
      O => I5(0)
    );
\deskew_enable_gen.p2_val[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707000077077707"
    )
    port map (
      I0 => \^q\(1),
      I1 => I2,
      I2 => \^q\(2),
      I3 => I3,
      I4 => \^q\(0),
      I5 => I1,
      O => S(0)
    );
\deskew_enable_gen.p3_val[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0BBB0B0000"
    )
    port map (
      I0 => \^q\(0),
      I1 => I1,
      I2 => I2,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => I3,
      O => I6(0)
    );
\idelayctrl_gen.IDELAYCTRL_inst\: unisim.vcomponents.IDELAYCTRL
    port map (
      RDY => idelay_ready,
      REFCLK => idelay_ref_clk,
      RST => reset
    );
\single_end_input_gen.signle_end_in[0].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(0),
      O => p_16_in
    );
\single_end_input_gen.signle_end_in[1].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(1),
      O => p_14_in
    );
\single_end_input_gen.signle_end_in[2].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(2),
      O => p_12_in
    );
\single_end_input_gen.signle_end_in[3].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(3),
      O => p_10_in
    );
\single_end_input_gen.signle_end_in[4].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(4),
      O => p_8_in
    );
\single_end_input_gen.signle_end_in[5].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(5),
      O => p_6_in
    );
\single_end_input_gen.signle_end_in[6].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(6),
      O => p_4_in
    );
\single_end_input_gen.signle_end_in[7].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(7),
      O => p_2_in
    );
\single_end_input_gen.signle_end_in[8].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(8),
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end axi_chip2chip_0_blk_mem_gen_prim_width;

architecture STRUCTURE of axi_chip2chip_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.axi_chip2chip_0_blk_mem_gen_prim_wrapper
    port map (
      D(51 downto 0) => D(51 downto 0),
      DIADI(17 downto 0) => DIADI(17 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      O5(7 downto 0) => O5(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_blk_mem_gen_prim_width_78 is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_blk_mem_gen_prim_width_78 : entity is "blk_mem_gen_prim_width";
end axi_chip2chip_0_blk_mem_gen_prim_width_78;

architecture STRUCTURE of axi_chip2chip_0_blk_mem_gen_prim_width_78 is
begin
\prim_noinit.ram\: entity work.axi_chip2chip_0_blk_mem_gen_prim_wrapper_79
    port map (
      D(51 downto 0) => D(51 downto 0),
      I1(17 downto 0) => I1(17 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      O5(7 downto 0) => O5(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 43 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \axi_chip2chip_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\axi_chip2chip_0_blk_mem_gen_prim_wrapper__parameterized0\
    port map (
      D(43 downto 0) => D(43 downto 0),
      I2(8 downto 0) => I2(8 downto 0),
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_blk_mem_gen_prim_width__parameterized0_24\ is
  port (
    D : out STD_LOGIC_VECTOR ( 40 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pack_data_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_blk_mem_gen_prim_width__parameterized0_24\ : entity is "blk_mem_gen_prim_width";
end \axi_chip2chip_0_blk_mem_gen_prim_width__parameterized0_24\;

architecture STRUCTURE of \axi_chip2chip_0_blk_mem_gen_prim_width__parameterized0_24\ is
begin
\prim_noinit.ram\: entity work.\axi_chip2chip_0_blk_mem_gen_prim_wrapper__parameterized0_25\
    port map (
      D(40 downto 0) => D(40 downto 0),
      E(0) => E(0),
      I1(10 downto 0) => I1(10 downto 0),
      O1(8 downto 0) => O1(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      Q(0) => Q(0),
      clk_ph_out => clk_ph_out,
      pack_data_out(32 downto 0) => pack_data_out(32 downto 0),
      s_aclk => s_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_clk_x_pntrs is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_clk_x_pntrs : entity is "clk_x_pntrs";
end axi_chip2chip_0_clk_x_pntrs;

architecture STRUCTURE of axi_chip2chip_0_clk_x_pntrs is
  signal \^o2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Q_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_ram_empty_fb_i_i_6__1\ : STD_LOGIC;
  signal \n_0_ram_empty_fb_i_i_7__1\ : STD_LOGIC;
  signal n_0_ram_full_fb_i_i_6 : STD_LOGIC;
  signal n_0_ram_full_fb_i_i_7 : STD_LOGIC;
  signal \n_0_rd_pntr_gc[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[3]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[4]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[6]_i_1\ : STD_LOGIC;
  signal \n_1_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in0 : STD_LOGIC;
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rd_pntr_gc[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rd_pntr_gc[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \wr_pntr_gc[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \wr_pntr_gc[5]_i_1\ : label is "soft_lutpair46";
begin
  O2(7 downto 0) <= \^o2\(7 downto 0);
  O4(7 downto 0) <= \^o4\(7 downto 0);
\gsync_stage[1].rd_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff
    port map (
      I1(7 downto 0) => wr_pntr_gc(7 downto 0),
      I5(0) => I5(0),
      Q(7 downto 0) => Q_0(7 downto 0),
      s_aclk => s_aclk
    );
\gsync_stage[1].wr_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_43
    port map (
      I1(7 downto 0) => rd_pntr_gc(7 downto 0),
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[1].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[1].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[1].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[1].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[1].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[1].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[1].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[1].wr_stg_inst\,
      clk_ph_out => clk_ph_out
    );
\gsync_stage[2].rd_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_44
    port map (
      D(7 downto 0) => Q_0(7 downto 0),
      I5(0) => I5(0),
      Q(7) => \n_0_gsync_stage[2].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[2].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[2].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[2].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[2].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[2].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[2].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[2].rd_stg_inst\,
      s_aclk => s_aclk
    );
\gsync_stage[2].wr_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_45
    port map (
      D(7) => \n_0_gsync_stage[1].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[1].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[1].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[1].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[1].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[1].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[1].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[1].wr_stg_inst\,
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[2].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[2].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[2].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[2].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[2].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[2].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[2].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[2].wr_stg_inst\,
      clk_ph_out => clk_ph_out
    );
\gsync_stage[3].rd_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_46
    port map (
      D(7) => \n_0_gsync_stage[2].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[2].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[2].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[2].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[2].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[2].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[2].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[2].rd_stg_inst\,
      I5(0) => I5(0),
      O1(6) => p_0_in0,
      O1(5) => \n_2_gsync_stage[3].rd_stg_inst\,
      O1(4) => \n_3_gsync_stage[3].rd_stg_inst\,
      O1(3) => \n_4_gsync_stage[3].rd_stg_inst\,
      O1(2) => \n_5_gsync_stage[3].rd_stg_inst\,
      O1(1) => \n_6_gsync_stage[3].rd_stg_inst\,
      O1(0) => \n_7_gsync_stage[3].rd_stg_inst\,
      Q(0) => \n_0_gsync_stage[3].rd_stg_inst\,
      s_aclk => s_aclk
    );
\gsync_stage[3].wr_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_47
    port map (
      D(7) => \n_0_gsync_stage[2].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[2].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[2].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[2].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[2].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[2].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[2].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[2].wr_stg_inst\,
      I6(0) => I6(0),
      O1(6) => \n_1_gsync_stage[3].wr_stg_inst\,
      O1(5) => \n_2_gsync_stage[3].wr_stg_inst\,
      O1(4) => \n_3_gsync_stage[3].wr_stg_inst\,
      O1(3) => \n_4_gsync_stage[3].wr_stg_inst\,
      O1(2) => \n_5_gsync_stage[3].wr_stg_inst\,
      O1(1) => \n_6_gsync_stage[3].wr_stg_inst\,
      O1(0) => \n_7_gsync_stage[3].wr_stg_inst\,
      Q(0) => \n_0_gsync_stage[3].wr_stg_inst\,
      clk_ph_out => clk_ph_out
    );
\ram_empty_fb_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
    port map (
      I0 => \n_0_ram_empty_fb_i_i_6__1\,
      I1 => Q(0),
      I2 => \^o2\(0),
      I3 => E(0),
      I4 => \n_0_ram_empty_fb_i_i_7__1\,
      I5 => I1,
      O => O1
    );
\ram_empty_fb_i_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(2),
      I1 => Q(2),
      I2 => \^o2\(1),
      I3 => Q(1),
      O => \n_0_ram_empty_fb_i_i_6__1\
    );
\ram_empty_fb_i_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(4),
      I1 => Q(4),
      I2 => \^o2\(3),
      I3 => Q(3),
      O => \n_0_ram_empty_fb_i_i_7__1\
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
    port map (
      I0 => I2(2),
      I1 => \^o4\(2),
      I2 => I2(3),
      I3 => \^o4\(3),
      I4 => n_0_ram_full_fb_i_i_6,
      I5 => n_0_ram_full_fb_i_i_7,
      O => O3
    );
ram_full_fb_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^o4\(6),
      I1 => I2(6),
      I2 => I2(4),
      I3 => \^o4\(4),
      I4 => I2(5),
      I5 => \^o4\(5),
      O => n_0_ram_full_fb_i_i_6
    );
ram_full_fb_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^o4\(0),
      I1 => I2(0),
      I2 => I2(7),
      I3 => \^o4\(7),
      I4 => I2(1),
      I5 => \^o4\(1),
      O => n_0_ram_full_fb_i_i_7
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => \n_7_gsync_stage[3].wr_stg_inst\,
      Q => \^o4\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => \n_6_gsync_stage[3].wr_stg_inst\,
      Q => \^o4\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => \n_5_gsync_stage[3].wr_stg_inst\,
      Q => \^o4\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => \n_4_gsync_stage[3].wr_stg_inst\,
      Q => \^o4\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => \n_3_gsync_stage[3].wr_stg_inst\,
      Q => \^o4\(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => \n_2_gsync_stage[3].wr_stg_inst\,
      Q => \^o4\(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => \n_1_gsync_stage[3].wr_stg_inst\,
      Q => \^o4\(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => \n_0_gsync_stage[3].wr_stg_inst\,
      Q => \^o4\(7)
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(0),
      I1 => I4(1),
      O => \n_0_rd_pntr_gc[0]_i_1\
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(1),
      I1 => I4(2),
      O => \n_0_rd_pntr_gc[1]_i_1\
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(2),
      I1 => I4(3),
      O => \n_0_rd_pntr_gc[2]_i_1\
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(3),
      I1 => I4(4),
      O => \n_0_rd_pntr_gc[3]_i_1\
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(4),
      I1 => I4(5),
      O => \n_0_rd_pntr_gc[4]_i_1\
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(5),
      I1 => I4(6),
      O => \n_0_rd_pntr_gc[5]_i_1\
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(6),
      I1 => I4(7),
      O => \n_0_rd_pntr_gc[6]_i_1\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => \n_0_rd_pntr_gc[0]_i_1\,
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => \n_0_rd_pntr_gc[1]_i_1\,
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => \n_0_rd_pntr_gc[2]_i_1\,
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => \n_0_rd_pntr_gc[3]_i_1\,
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => \n_0_rd_pntr_gc[4]_i_1\,
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => \n_0_rd_pntr_gc[5]_i_1\,
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => \n_0_rd_pntr_gc[6]_i_1\,
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => I4(7),
      Q => rd_pntr_gc(7)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => \n_7_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => \n_6_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => \n_5_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => \n_4_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => \n_3_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => \n_2_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in0,
      Q => \^o2\(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I5(0),
      D => \n_0_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(7)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(0),
      I1 => I3(1),
      O => p_0_in(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(1),
      I1 => I3(2),
      O => p_0_in(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(2),
      I1 => I3(3),
      O => p_0_in(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(3),
      I1 => I3(4),
      O => p_0_in(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(4),
      I1 => I3(5),
      O => p_0_in(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(5),
      I1 => I3(6),
      O => p_0_in(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(6),
      I1 => I3(7),
      O => p_0_in(6)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I6(0),
      D => I3(7),
      Q => wr_pntr_gc(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_clk_x_pntrs_48 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rst_full_gen_i : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_clk_x_pntrs_48 : entity is "clk_x_pntrs";
end axi_chip2chip_0_clk_x_pntrs_48;

architecture STRUCTURE of axi_chip2chip_0_clk_x_pntrs_48 is
  signal \^o2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Q_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\ : STD_LOGIC;
  signal \n_0_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_2 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_4 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_5 : STD_LOGIC;
  signal n_0_ram_full_i_i_2 : STD_LOGIC;
  signal n_0_ram_full_i_i_6 : STD_LOGIC;
  signal n_0_ram_full_i_i_7 : STD_LOGIC;
  signal \n_0_rd_pntr_gc[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[3]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[4]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[6]_i_1\ : STD_LOGIC;
  signal \n_1_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rd_pntr_gc[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rd_pntr_gc[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wr_pntr_gc[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wr_pntr_gc[5]_i_1\ : label is "soft_lutpair27";
begin
  O2(7 downto 0) <= \^o2\(7 downto 0);
  O3(0) <= \^o3\(0);
\gsync_stage[1].rd_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_57
    port map (
      I1(7 downto 0) => wr_pntr_gc(7 downto 0),
      I8(0) => I8(0),
      Q(7 downto 0) => Q_0(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_58
    port map (
      I1(7 downto 0) => rd_pntr_gc(7 downto 0),
      I9(0) => I9(0),
      Q(7) => \n_0_gsync_stage[1].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[1].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[1].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[1].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[1].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[1].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[1].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[1].wr_stg_inst\,
      s_aclk => s_aclk
    );
\gsync_stage[2].rd_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_59
    port map (
      D(7 downto 0) => Q_0(7 downto 0),
      I8(0) => I8(0),
      Q(7) => \n_0_gsync_stage[2].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[2].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[2].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[2].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[2].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[2].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[2].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[2].rd_stg_inst\,
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\gsync_stage[2].wr_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_60
    port map (
      D(7) => \n_0_gsync_stage[1].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[1].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[1].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[1].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[1].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[1].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[1].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[1].wr_stg_inst\,
      I9(0) => I9(0),
      Q(7) => \n_0_gsync_stage[2].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[2].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[2].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[2].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[2].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[2].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[2].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[2].wr_stg_inst\,
      s_aclk => s_aclk
    );
\gsync_stage[3].rd_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_61
    port map (
      D(7) => \n_0_gsync_stage[2].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[2].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[2].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[2].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[2].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[2].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[2].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[2].rd_stg_inst\,
      I8(0) => I8(0),
      O1(6) => p_0_in0,
      O1(5) => \n_2_gsync_stage[3].rd_stg_inst\,
      O1(4) => \n_3_gsync_stage[3].rd_stg_inst\,
      O1(3) => \n_4_gsync_stage[3].rd_stg_inst\,
      O1(2) => \n_5_gsync_stage[3].rd_stg_inst\,
      O1(1) => \n_6_gsync_stage[3].rd_stg_inst\,
      O1(0) => \n_7_gsync_stage[3].rd_stg_inst\,
      Q(0) => \n_0_gsync_stage[3].rd_stg_inst\,
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\gsync_stage[3].wr_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_62
    port map (
      D(7) => \n_0_gsync_stage[2].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[2].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[2].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[2].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[2].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[2].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[2].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[2].wr_stg_inst\,
      I9(0) => I9(0),
      O1(6) => \n_1_gsync_stage[3].wr_stg_inst\,
      O1(5) => \n_2_gsync_stage[3].wr_stg_inst\,
      O1(4) => \n_3_gsync_stage[3].wr_stg_inst\,
      O1(3) => \n_4_gsync_stage[3].wr_stg_inst\,
      O1(2) => \n_5_gsync_stage[3].wr_stg_inst\,
      O1(1) => \n_6_gsync_stage[3].wr_stg_inst\,
      O1(0) => \n_7_gsync_stage[3].wr_stg_inst\,
      Q(0) => \n_0_gsync_stage[3].wr_stg_inst\,
      s_aclk => s_aclk
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_0_ram_empty_fb_i_i_2,
      I1 => I1,
      O => O1
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
    port map (
      I0 => n_0_ram_empty_fb_i_i_4,
      I1 => Q(3),
      I2 => \^o2\(6),
      I3 => E(0),
      I4 => n_0_ram_empty_fb_i_i_5,
      I5 => I2,
      O => n_0_ram_empty_fb_i_i_2
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(5),
      I1 => Q(2),
      I2 => \^o2\(7),
      I3 => Q(4),
      O => n_0_ram_empty_fb_i_i_4
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(3),
      I1 => Q(0),
      I2 => \^o2\(4),
      I3 => Q(1),
      O => n_0_ram_empty_fb_i_i_5
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555541000000"
    )
    port map (
      I0 => rst_full_gen_i,
      I1 => p_0_out(6),
      I2 => I4(5),
      I3 => n_0_ram_full_i_i_2,
      I4 => I5,
      I5 => \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\,
      O => ram_full_i
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => p_0_out(4),
      I1 => I4(3),
      I2 => p_0_out(5),
      I3 => I4(4),
      I4 => I4(6),
      I5 => p_0_out(7),
      O => n_0_ram_full_i_i_2
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => p_0_out(7),
      I1 => I3(7),
      I2 => p_0_out(6),
      I3 => I3(6),
      I4 => n_0_ram_full_i_i_6,
      I5 => n_0_ram_full_i_i_7,
      O => \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => p_0_out(1),
      I1 => I4(0),
      I2 => p_0_out(2),
      I3 => I4(1),
      I4 => I4(2),
      I5 => p_0_out(3),
      O => O4
    );
ram_full_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o3\(0),
      I1 => I3(0),
      I2 => p_0_out(1),
      I3 => I3(1),
      I4 => I3(2),
      I5 => p_0_out(2),
      O => n_0_ram_full_i_i_6
    );
ram_full_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => p_0_out(3),
      I1 => I3(3),
      I2 => p_0_out(4),
      I3 => I3(4),
      I4 => I3(5),
      I5 => p_0_out(5),
      O => n_0_ram_full_i_i_7
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_7_gsync_stage[3].wr_stg_inst\,
      Q => \^o3\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_6_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_5_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_4_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_3_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_2_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_1_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_0_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(7)
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I7(0),
      I1 => I7(1),
      O => \n_0_rd_pntr_gc[0]_i_1\
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I7(1),
      I1 => I7(2),
      O => \n_0_rd_pntr_gc[1]_i_1\
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I7(2),
      I1 => I7(3),
      O => \n_0_rd_pntr_gc[2]_i_1\
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I7(3),
      I1 => I7(4),
      O => \n_0_rd_pntr_gc[3]_i_1\
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I7(4),
      I1 => I7(5),
      O => \n_0_rd_pntr_gc[4]_i_1\
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I7(5),
      I1 => I7(6),
      O => \n_0_rd_pntr_gc[5]_i_1\
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I7(6),
      I1 => I7(7),
      O => \n_0_rd_pntr_gc[6]_i_1\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_rd_pntr_gc[0]_i_1\,
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_rd_pntr_gc[1]_i_1\,
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_rd_pntr_gc[2]_i_1\,
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_rd_pntr_gc[3]_i_1\,
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_rd_pntr_gc[4]_i_1\,
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_rd_pntr_gc[5]_i_1\,
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_rd_pntr_gc[6]_i_1\,
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I7(7),
      Q => rd_pntr_gc(7)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_7_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_6_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_5_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_4_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_3_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_2_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => p_0_in0,
      Q => \^o2\(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(7)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I6(0),
      I1 => I6(1),
      O => p_0_in(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I6(1),
      I1 => I6(2),
      O => p_0_in(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I6(2),
      I1 => I6(3),
      O => p_0_in(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I6(3),
      I1 => I6(4),
      O => p_0_in(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I6(4),
      I1 => I6(5),
      O => p_0_in(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I6(5),
      I1 => I6(6),
      O => p_0_in(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I6(6),
      I1 => I6(7),
      O => p_0_in(6)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => p_0_in(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => p_0_in(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => p_0_in(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => p_0_in(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => p_0_in(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => p_0_in(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => p_0_in(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I6(7),
      Q => wr_pntr_gc(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_clk_x_pntrs_69 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rst_full_gen_i : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_clk_x_pntrs_69 : entity is "clk_x_pntrs";
end axi_chip2chip_0_clk_x_pntrs_69;

architecture STRUCTURE of axi_chip2chip_0_clk_x_pntrs_69 is
  signal \^o2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Q_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\ : STD_LOGIC;
  signal \n_0_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_ram_empty_fb_i_i_2__0\ : STD_LOGIC;
  signal \n_0_ram_empty_fb_i_i_4__0\ : STD_LOGIC;
  signal \n_0_ram_empty_fb_i_i_5__0\ : STD_LOGIC;
  signal \n_0_ram_full_i_i_2__0\ : STD_LOGIC;
  signal \n_0_ram_full_i_i_6__0\ : STD_LOGIC;
  signal \n_0_ram_full_i_i_7__0\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[3]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[4]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[6]_i_1\ : STD_LOGIC;
  signal \n_1_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rd_pntr_gc[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rd_pntr_gc[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \wr_pntr_gc[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wr_pntr_gc[5]_i_1\ : label is "soft_lutpair8";
begin
  O2(7 downto 0) <= \^o2\(7 downto 0);
  O3(0) <= \^o3\(0);
\gsync_stage[1].rd_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_85
    port map (
      I1(7 downto 0) => wr_pntr_gc(7 downto 0),
      I8(0) => I8(0),
      Q(7 downto 0) => Q_0(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_86
    port map (
      I1(7 downto 0) => rd_pntr_gc(7 downto 0),
      I9(0) => I9(0),
      Q(7) => \n_0_gsync_stage[1].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[1].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[1].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[1].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[1].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[1].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[1].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[1].wr_stg_inst\,
      s_aclk => s_aclk
    );
\gsync_stage[2].rd_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_87
    port map (
      D(7 downto 0) => Q_0(7 downto 0),
      I8(0) => I8(0),
      Q(7) => \n_0_gsync_stage[2].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[2].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[2].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[2].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[2].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[2].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[2].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[2].rd_stg_inst\,
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\gsync_stage[2].wr_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_88
    port map (
      D(7) => \n_0_gsync_stage[1].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[1].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[1].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[1].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[1].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[1].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[1].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[1].wr_stg_inst\,
      I9(0) => I9(0),
      Q(7) => \n_0_gsync_stage[2].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[2].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[2].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[2].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[2].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[2].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[2].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[2].wr_stg_inst\,
      s_aclk => s_aclk
    );
\gsync_stage[3].rd_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_89
    port map (
      D(7) => \n_0_gsync_stage[2].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[2].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[2].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[2].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[2].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[2].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[2].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[2].rd_stg_inst\,
      I8(0) => I8(0),
      O1(6) => p_0_in0,
      O1(5) => \n_2_gsync_stage[3].rd_stg_inst\,
      O1(4) => \n_3_gsync_stage[3].rd_stg_inst\,
      O1(3) => \n_4_gsync_stage[3].rd_stg_inst\,
      O1(2) => \n_5_gsync_stage[3].rd_stg_inst\,
      O1(1) => \n_6_gsync_stage[3].rd_stg_inst\,
      O1(0) => \n_7_gsync_stage[3].rd_stg_inst\,
      Q(0) => \n_0_gsync_stage[3].rd_stg_inst\,
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\gsync_stage[3].wr_stg_inst\: entity work.axi_chip2chip_0_synchronizer_ff_90
    port map (
      D(7) => \n_0_gsync_stage[2].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[2].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[2].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[2].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[2].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[2].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[2].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[2].wr_stg_inst\,
      I9(0) => I9(0),
      O1(6) => \n_1_gsync_stage[3].wr_stg_inst\,
      O1(5) => \n_2_gsync_stage[3].wr_stg_inst\,
      O1(4) => \n_3_gsync_stage[3].wr_stg_inst\,
      O1(3) => \n_4_gsync_stage[3].wr_stg_inst\,
      O1(2) => \n_5_gsync_stage[3].wr_stg_inst\,
      O1(1) => \n_6_gsync_stage[3].wr_stg_inst\,
      O1(0) => \n_7_gsync_stage[3].wr_stg_inst\,
      Q(0) => \n_0_gsync_stage[3].wr_stg_inst\,
      s_aclk => s_aclk
    );
\ram_empty_fb_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_ram_empty_fb_i_i_2__0\,
      I1 => I1,
      O => O1
    );
\ram_empty_fb_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
    port map (
      I0 => \n_0_ram_empty_fb_i_i_4__0\,
      I1 => Q(3),
      I2 => \^o2\(6),
      I3 => E(0),
      I4 => \n_0_ram_empty_fb_i_i_5__0\,
      I5 => I2,
      O => \n_0_ram_empty_fb_i_i_2__0\
    );
\ram_empty_fb_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(5),
      I1 => Q(2),
      I2 => \^o2\(7),
      I3 => Q(4),
      O => \n_0_ram_empty_fb_i_i_4__0\
    );
\ram_empty_fb_i_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(3),
      I1 => Q(0),
      I2 => \^o2\(4),
      I3 => Q(1),
      O => \n_0_ram_empty_fb_i_i_5__0\
    );
\ram_full_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555541000000"
    )
    port map (
      I0 => rst_full_gen_i,
      I1 => p_0_out(6),
      I2 => I4(5),
      I3 => \n_0_ram_full_i_i_2__0\,
      I4 => I5,
      I5 => \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\,
      O => ram_full_i
    );
\ram_full_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => p_0_out(4),
      I1 => I4(3),
      I2 => p_0_out(5),
      I3 => I4(4),
      I4 => I4(6),
      I5 => p_0_out(7),
      O => \n_0_ram_full_i_i_2__0\
    );
\ram_full_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => p_0_out(7),
      I1 => I3(7),
      I2 => p_0_out(6),
      I3 => I3(6),
      I4 => \n_0_ram_full_i_i_6__0\,
      I5 => \n_0_ram_full_i_i_7__0\,
      O => \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\
    );
\ram_full_i_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => p_0_out(1),
      I1 => I4(0),
      I2 => p_0_out(2),
      I3 => I4(1),
      I4 => I4(2),
      I5 => p_0_out(3),
      O => O4
    );
\ram_full_i_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o3\(0),
      I1 => I3(0),
      I2 => p_0_out(1),
      I3 => I3(1),
      I4 => I3(2),
      I5 => p_0_out(2),
      O => \n_0_ram_full_i_i_6__0\
    );
\ram_full_i_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => p_0_out(3),
      I1 => I3(3),
      I2 => p_0_out(4),
      I3 => I3(4),
      I4 => I3(5),
      I5 => p_0_out(5),
      O => \n_0_ram_full_i_i_7__0\
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_7_gsync_stage[3].wr_stg_inst\,
      Q => \^o3\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_6_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_5_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_4_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_3_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_2_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_1_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => \n_0_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(7)
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I7(0),
      I1 => I7(1),
      O => \n_0_rd_pntr_gc[0]_i_1\
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I7(1),
      I1 => I7(2),
      O => \n_0_rd_pntr_gc[1]_i_1\
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I7(2),
      I1 => I7(3),
      O => \n_0_rd_pntr_gc[2]_i_1\
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I7(3),
      I1 => I7(4),
      O => \n_0_rd_pntr_gc[3]_i_1\
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I7(4),
      I1 => I7(5),
      O => \n_0_rd_pntr_gc[4]_i_1\
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I7(5),
      I1 => I7(6),
      O => \n_0_rd_pntr_gc[5]_i_1\
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I7(6),
      I1 => I7(7),
      O => \n_0_rd_pntr_gc[6]_i_1\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_rd_pntr_gc[0]_i_1\,
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_rd_pntr_gc[1]_i_1\,
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_rd_pntr_gc[2]_i_1\,
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_rd_pntr_gc[3]_i_1\,
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_rd_pntr_gc[4]_i_1\,
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_rd_pntr_gc[5]_i_1\,
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_rd_pntr_gc[6]_i_1\,
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => I7(7),
      Q => rd_pntr_gc(7)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_7_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_6_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_5_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_4_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_3_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_2_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => p_0_in0,
      Q => \^o2\(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I8(0),
      D => \n_0_gsync_stage[3].rd_stg_inst\,
      Q => \^o2\(7)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I6(0),
      I1 => I6(1),
      O => p_0_in(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I6(1),
      I1 => I6(2),
      O => p_0_in(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I6(2),
      I1 => I6(3),
      O => p_0_in(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I6(3),
      I1 => I6(4),
      O => p_0_in(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I6(4),
      I1 => I6(5),
      O => p_0_in(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I6(5),
      I1 => I6(6),
      O => p_0_in(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I6(6),
      I1 => I6(7),
      O => p_0_in(6)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => p_0_in(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => p_0_in(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => p_0_in(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => p_0_in(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => p_0_in(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => p_0_in(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => p_0_in(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I9(0),
      D => I6(7),
      Q => wr_pntr_gc(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_clk_x_pntrs__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_gen_i : in STD_LOGIC;
    comp2 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_clk_x_pntrs__parameterized0\ : entity is "clk_x_pntrs";
end \axi_chip2chip_0_clk_x_pntrs__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_clk_x_pntrs__parameterized0\ is
  signal Q_0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[3]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[4]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[6]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[7]_i_1\ : STD_LOGIC;
  signal \n_1_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rd_pntr_gc[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \rd_pntr_gc[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \rd_pntr_gc[6]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \rd_pntr_gc[7]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \wr_pntr_gc[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \wr_pntr_gc[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \wr_pntr_gc[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \wr_pntr_gc[7]_i_1\ : label is "soft_lutpair98";
begin
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_0_out(8),
      I1 => I1(0),
      O => O1
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_0_out(8),
      I1 => I2(0),
      O => O2
    );
\gsync_stage[1].rd_stg_inst\: entity work.\axi_chip2chip_0_synchronizer_ff__parameterized0\
    port map (
      I1(8 downto 0) => wr_pntr_gc(8 downto 0),
      I6(0) => I6(0),
      Q(8 downto 0) => Q_0(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.\axi_chip2chip_0_synchronizer_ff__parameterized0_5\
    port map (
      I1(8 downto 0) => rd_pntr_gc(8 downto 0),
      I7(0) => I7(0),
      Q(8) => \n_0_gsync_stage[1].wr_stg_inst\,
      Q(7) => \n_1_gsync_stage[1].wr_stg_inst\,
      Q(6) => \n_2_gsync_stage[1].wr_stg_inst\,
      Q(5) => \n_3_gsync_stage[1].wr_stg_inst\,
      Q(4) => \n_4_gsync_stage[1].wr_stg_inst\,
      Q(3) => \n_5_gsync_stage[1].wr_stg_inst\,
      Q(2) => \n_6_gsync_stage[1].wr_stg_inst\,
      Q(1) => \n_7_gsync_stage[1].wr_stg_inst\,
      Q(0) => \n_8_gsync_stage[1].wr_stg_inst\,
      s_aclk => s_aclk
    );
\gsync_stage[2].rd_stg_inst\: entity work.\axi_chip2chip_0_synchronizer_ff__parameterized0_6\
    port map (
      D(8 downto 0) => Q_0(8 downto 0),
      I6(0) => I6(0),
      Q(8) => \n_0_gsync_stage[2].rd_stg_inst\,
      Q(7) => \n_1_gsync_stage[2].rd_stg_inst\,
      Q(6) => \n_2_gsync_stage[2].rd_stg_inst\,
      Q(5) => \n_3_gsync_stage[2].rd_stg_inst\,
      Q(4) => \n_4_gsync_stage[2].rd_stg_inst\,
      Q(3) => \n_5_gsync_stage[2].rd_stg_inst\,
      Q(2) => \n_6_gsync_stage[2].rd_stg_inst\,
      Q(1) => \n_7_gsync_stage[2].rd_stg_inst\,
      Q(0) => \n_8_gsync_stage[2].rd_stg_inst\,
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\gsync_stage[2].wr_stg_inst\: entity work.\axi_chip2chip_0_synchronizer_ff__parameterized0_7\
    port map (
      D(8) => \n_0_gsync_stage[1].wr_stg_inst\,
      D(7) => \n_1_gsync_stage[1].wr_stg_inst\,
      D(6) => \n_2_gsync_stage[1].wr_stg_inst\,
      D(5) => \n_3_gsync_stage[1].wr_stg_inst\,
      D(4) => \n_4_gsync_stage[1].wr_stg_inst\,
      D(3) => \n_5_gsync_stage[1].wr_stg_inst\,
      D(2) => \n_6_gsync_stage[1].wr_stg_inst\,
      D(1) => \n_7_gsync_stage[1].wr_stg_inst\,
      D(0) => \n_8_gsync_stage[1].wr_stg_inst\,
      I7(0) => I7(0),
      Q(8) => \n_0_gsync_stage[2].wr_stg_inst\,
      Q(7) => \n_1_gsync_stage[2].wr_stg_inst\,
      Q(6) => \n_2_gsync_stage[2].wr_stg_inst\,
      Q(5) => \n_3_gsync_stage[2].wr_stg_inst\,
      Q(4) => \n_4_gsync_stage[2].wr_stg_inst\,
      Q(3) => \n_5_gsync_stage[2].wr_stg_inst\,
      Q(2) => \n_6_gsync_stage[2].wr_stg_inst\,
      Q(1) => \n_7_gsync_stage[2].wr_stg_inst\,
      Q(0) => \n_8_gsync_stage[2].wr_stg_inst\,
      s_aclk => s_aclk
    );
\gsync_stage[3].rd_stg_inst\: entity work.\axi_chip2chip_0_synchronizer_ff__parameterized0_8\
    port map (
      D(8) => \n_0_gsync_stage[2].rd_stg_inst\,
      D(7) => \n_1_gsync_stage[2].rd_stg_inst\,
      D(6) => \n_2_gsync_stage[2].rd_stg_inst\,
      D(5) => \n_3_gsync_stage[2].rd_stg_inst\,
      D(4) => \n_4_gsync_stage[2].rd_stg_inst\,
      D(3) => \n_5_gsync_stage[2].rd_stg_inst\,
      D(2) => \n_6_gsync_stage[2].rd_stg_inst\,
      D(1) => \n_7_gsync_stage[2].rd_stg_inst\,
      D(0) => \n_8_gsync_stage[2].rd_stg_inst\,
      I6(0) => I6(0),
      O1(7) => p_0_in0,
      O1(6) => \n_2_gsync_stage[3].rd_stg_inst\,
      O1(5) => \n_3_gsync_stage[3].rd_stg_inst\,
      O1(4) => \n_4_gsync_stage[3].rd_stg_inst\,
      O1(3) => \n_5_gsync_stage[3].rd_stg_inst\,
      O1(2) => \n_6_gsync_stage[3].rd_stg_inst\,
      O1(1) => \n_7_gsync_stage[3].rd_stg_inst\,
      O1(0) => \n_8_gsync_stage[3].rd_stg_inst\,
      Q(0) => \n_0_gsync_stage[3].rd_stg_inst\,
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\gsync_stage[3].wr_stg_inst\: entity work.\axi_chip2chip_0_synchronizer_ff__parameterized0_9\
    port map (
      D(8) => \n_0_gsync_stage[2].wr_stg_inst\,
      D(7) => \n_1_gsync_stage[2].wr_stg_inst\,
      D(6) => \n_2_gsync_stage[2].wr_stg_inst\,
      D(5) => \n_3_gsync_stage[2].wr_stg_inst\,
      D(4) => \n_4_gsync_stage[2].wr_stg_inst\,
      D(3) => \n_5_gsync_stage[2].wr_stg_inst\,
      D(2) => \n_6_gsync_stage[2].wr_stg_inst\,
      D(1) => \n_7_gsync_stage[2].wr_stg_inst\,
      D(0) => \n_8_gsync_stage[2].wr_stg_inst\,
      I7(0) => I7(0),
      O1(7) => \n_1_gsync_stage[3].wr_stg_inst\,
      O1(6) => \n_2_gsync_stage[3].wr_stg_inst\,
      O1(5) => \n_3_gsync_stage[3].wr_stg_inst\,
      O1(4) => \n_4_gsync_stage[3].wr_stg_inst\,
      O1(3) => \n_5_gsync_stage[3].wr_stg_inst\,
      O1(2) => \n_6_gsync_stage[3].wr_stg_inst\,
      O1(1) => \n_7_gsync_stage[3].wr_stg_inst\,
      O1(0) => \n_8_gsync_stage[3].wr_stg_inst\,
      Q(0) => \n_0_gsync_stage[3].wr_stg_inst\,
      s_aclk => s_aclk
    );
\ram_full_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000400"
    )
    port map (
      I0 => rst_full_gen_i,
      I1 => comp2,
      I2 => p_1_out,
      I3 => s_axi_wvalid,
      I4 => I3,
      I5 => comp1,
      O => ram_full_i
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => \n_8_gsync_stage[3].wr_stg_inst\,
      Q => Q(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => \n_7_gsync_stage[3].wr_stg_inst\,
      Q => Q(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => \n_6_gsync_stage[3].wr_stg_inst\,
      Q => Q(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => \n_5_gsync_stage[3].wr_stg_inst\,
      Q => Q(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => \n_4_gsync_stage[3].wr_stg_inst\,
      Q => Q(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => \n_3_gsync_stage[3].wr_stg_inst\,
      Q => Q(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => \n_2_gsync_stage[3].wr_stg_inst\,
      Q => Q(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => \n_1_gsync_stage[3].wr_stg_inst\,
      Q => Q(7)
    );
\rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_gsync_stage[3].wr_stg_inst\,
      Q => p_0_out(8)
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(0),
      I1 => I5(1),
      O => \n_0_rd_pntr_gc[0]_i_1\
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(1),
      I1 => I5(2),
      O => \n_0_rd_pntr_gc[1]_i_1\
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(2),
      I1 => I5(3),
      O => \n_0_rd_pntr_gc[2]_i_1\
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(3),
      I1 => I5(4),
      O => \n_0_rd_pntr_gc[3]_i_1\
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(4),
      I1 => I5(5),
      O => \n_0_rd_pntr_gc[4]_i_1\
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(5),
      I1 => I5(6),
      O => \n_0_rd_pntr_gc[5]_i_1\
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(6),
      I1 => I5(7),
      O => \n_0_rd_pntr_gc[6]_i_1\
    );
\rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(7),
      I1 => I5(8),
      O => \n_0_rd_pntr_gc[7]_i_1\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[0]_i_1\,
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[1]_i_1\,
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[2]_i_1\,
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[3]_i_1\,
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[4]_i_1\,
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[5]_i_1\,
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[6]_i_1\,
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[7]_i_1\,
      Q => rd_pntr_gc(7)
    );
\rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => I5(8),
      Q => rd_pntr_gc(8)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_8_gsync_stage[3].rd_stg_inst\,
      Q => O3(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_7_gsync_stage[3].rd_stg_inst\,
      Q => O3(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_6_gsync_stage[3].rd_stg_inst\,
      Q => O3(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_5_gsync_stage[3].rd_stg_inst\,
      Q => O3(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_4_gsync_stage[3].rd_stg_inst\,
      Q => O3(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_3_gsync_stage[3].rd_stg_inst\,
      Q => O3(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_2_gsync_stage[3].rd_stg_inst\,
      Q => O3(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in0,
      Q => O3(7)
    );
\wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_gsync_stage[3].rd_stg_inst\,
      Q => O3(8)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(0),
      I1 => I4(1),
      O => p_0_in(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(1),
      I1 => I4(2),
      O => p_0_in(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(2),
      I1 => I4(3),
      O => p_0_in(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(3),
      I1 => I4(4),
      O => p_0_in(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(4),
      I1 => I4(5),
      O => p_0_in(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(5),
      I1 => I4(6),
      O => p_0_in(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(6),
      I1 => I4(7),
      O => p_0_in(6)
    );
\wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(7),
      I1 => I4(8),
      O => p_0_in(7)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(7),
      Q => wr_pntr_gc(7)
    );
\wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I7(0),
      D => I4(8),
      Q => wr_pntr_gc(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_clk_x_pntrs__parameterized0_15\ is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_clk_x_pntrs__parameterized0_15\ : entity is "clk_x_pntrs";
end \axi_chip2chip_0_clk_x_pntrs__parameterized0_15\;

architecture STRUCTURE of \axi_chip2chip_0_clk_x_pntrs__parameterized0_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Q_0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[3]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[4]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[6]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[7]_i_1\ : STD_LOGIC;
  signal \n_1_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in0 : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rd_pntr_gc[4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rd_pntr_gc[5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rd_pntr_gc[6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rd_pntr_gc[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \wr_pntr_gc[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \wr_pntr_gc[5]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \wr_pntr_gc[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \wr_pntr_gc[7]_i_1\ : label is "soft_lutpair73";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => p_1_out(0),
      I1 => I3(0),
      I2 => p_1_out(1),
      I3 => I3(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => p_1_out(0),
      I1 => I4(0),
      I2 => p_1_out(1),
      I3 => I4(1),
      O => v1_reg_2(0)
    );
\gmux.gm[0].gm1.m1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(1),
      I1 => I1(1),
      I2 => \^q\(0),
      I3 => I1(0),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(1),
      I1 => I2(1),
      I2 => \^q\(0),
      I3 => I2(0),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => p_1_out(2),
      I1 => I3(2),
      I2 => p_1_out(3),
      I3 => I3(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => p_1_out(2),
      I1 => I4(2),
      I2 => p_1_out(3),
      I3 => I4(3),
      O => v1_reg_2(1)
    );
\gmux.gm[1].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(3),
      I1 => I1(3),
      I2 => \^q\(2),
      I3 => I1(2),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(3),
      I1 => I2(3),
      I2 => \^q\(2),
      I3 => I2(2),
      O => v1_reg_0(1)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => p_1_out(4),
      I1 => I3(4),
      I2 => p_1_out(5),
      I3 => I3(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => p_1_out(4),
      I1 => I4(4),
      I2 => p_1_out(5),
      I3 => I4(5),
      O => v1_reg_2(2)
    );
\gmux.gm[2].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(5),
      I1 => I1(5),
      I2 => \^q\(4),
      I3 => I1(4),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(5),
      I1 => I2(5),
      I2 => \^q\(4),
      I3 => I2(4),
      O => v1_reg_0(2)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => p_1_out(6),
      I1 => I3(6),
      I2 => p_1_out(7),
      I3 => I3(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => p_1_out(6),
      I1 => I4(6),
      I2 => p_1_out(7),
      I3 => I4(7),
      O => v1_reg_2(3)
    );
\gmux.gm[3].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(7),
      I1 => I1(7),
      I2 => \^q\(6),
      I3 => I1(6),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(7),
      I1 => I2(7),
      I2 => \^q\(6),
      I3 => I2(6),
      O => v1_reg_0(3)
    );
\gsync_stage[1].rd_stg_inst\: entity work.\axi_chip2chip_0_synchronizer_ff__parameterized0_35\
    port map (
      I1(8 downto 0) => wr_pntr_gc(8 downto 0),
      I6(0) => I6(0),
      Q(8 downto 0) => Q_0(8 downto 0),
      s_aclk => s_aclk
    );
\gsync_stage[1].wr_stg_inst\: entity work.\axi_chip2chip_0_synchronizer_ff__parameterized0_36\
    port map (
      I1(8 downto 0) => rd_pntr_gc(8 downto 0),
      I7(0) => I7(0),
      Q(8) => \n_0_gsync_stage[1].wr_stg_inst\,
      Q(7) => \n_1_gsync_stage[1].wr_stg_inst\,
      Q(6) => \n_2_gsync_stage[1].wr_stg_inst\,
      Q(5) => \n_3_gsync_stage[1].wr_stg_inst\,
      Q(4) => \n_4_gsync_stage[1].wr_stg_inst\,
      Q(3) => \n_5_gsync_stage[1].wr_stg_inst\,
      Q(2) => \n_6_gsync_stage[1].wr_stg_inst\,
      Q(1) => \n_7_gsync_stage[1].wr_stg_inst\,
      Q(0) => \n_8_gsync_stage[1].wr_stg_inst\,
      clk_ph_out => clk_ph_out
    );
\gsync_stage[2].rd_stg_inst\: entity work.\axi_chip2chip_0_synchronizer_ff__parameterized0_37\
    port map (
      D(8 downto 0) => Q_0(8 downto 0),
      I6(0) => I6(0),
      Q(8) => \n_0_gsync_stage[2].rd_stg_inst\,
      Q(7) => \n_1_gsync_stage[2].rd_stg_inst\,
      Q(6) => \n_2_gsync_stage[2].rd_stg_inst\,
      Q(5) => \n_3_gsync_stage[2].rd_stg_inst\,
      Q(4) => \n_4_gsync_stage[2].rd_stg_inst\,
      Q(3) => \n_5_gsync_stage[2].rd_stg_inst\,
      Q(2) => \n_6_gsync_stage[2].rd_stg_inst\,
      Q(1) => \n_7_gsync_stage[2].rd_stg_inst\,
      Q(0) => \n_8_gsync_stage[2].rd_stg_inst\,
      s_aclk => s_aclk
    );
\gsync_stage[2].wr_stg_inst\: entity work.\axi_chip2chip_0_synchronizer_ff__parameterized0_38\
    port map (
      D(8) => \n_0_gsync_stage[1].wr_stg_inst\,
      D(7) => \n_1_gsync_stage[1].wr_stg_inst\,
      D(6) => \n_2_gsync_stage[1].wr_stg_inst\,
      D(5) => \n_3_gsync_stage[1].wr_stg_inst\,
      D(4) => \n_4_gsync_stage[1].wr_stg_inst\,
      D(3) => \n_5_gsync_stage[1].wr_stg_inst\,
      D(2) => \n_6_gsync_stage[1].wr_stg_inst\,
      D(1) => \n_7_gsync_stage[1].wr_stg_inst\,
      D(0) => \n_8_gsync_stage[1].wr_stg_inst\,
      I7(0) => I7(0),
      Q(8) => \n_0_gsync_stage[2].wr_stg_inst\,
      Q(7) => \n_1_gsync_stage[2].wr_stg_inst\,
      Q(6) => \n_2_gsync_stage[2].wr_stg_inst\,
      Q(5) => \n_3_gsync_stage[2].wr_stg_inst\,
      Q(4) => \n_4_gsync_stage[2].wr_stg_inst\,
      Q(3) => \n_5_gsync_stage[2].wr_stg_inst\,
      Q(2) => \n_6_gsync_stage[2].wr_stg_inst\,
      Q(1) => \n_7_gsync_stage[2].wr_stg_inst\,
      Q(0) => \n_8_gsync_stage[2].wr_stg_inst\,
      clk_ph_out => clk_ph_out
    );
\gsync_stage[3].rd_stg_inst\: entity work.\axi_chip2chip_0_synchronizer_ff__parameterized0_39\
    port map (
      D(8) => \n_0_gsync_stage[2].rd_stg_inst\,
      D(7) => \n_1_gsync_stage[2].rd_stg_inst\,
      D(6) => \n_2_gsync_stage[2].rd_stg_inst\,
      D(5) => \n_3_gsync_stage[2].rd_stg_inst\,
      D(4) => \n_4_gsync_stage[2].rd_stg_inst\,
      D(3) => \n_5_gsync_stage[2].rd_stg_inst\,
      D(2) => \n_6_gsync_stage[2].rd_stg_inst\,
      D(1) => \n_7_gsync_stage[2].rd_stg_inst\,
      D(0) => \n_8_gsync_stage[2].rd_stg_inst\,
      I6(0) => I6(0),
      O1(7) => p_0_in0,
      O1(6) => \n_2_gsync_stage[3].rd_stg_inst\,
      O1(5) => \n_3_gsync_stage[3].rd_stg_inst\,
      O1(4) => \n_4_gsync_stage[3].rd_stg_inst\,
      O1(3) => \n_5_gsync_stage[3].rd_stg_inst\,
      O1(2) => \n_6_gsync_stage[3].rd_stg_inst\,
      O1(1) => \n_7_gsync_stage[3].rd_stg_inst\,
      O1(0) => \n_8_gsync_stage[3].rd_stg_inst\,
      Q(0) => \n_0_gsync_stage[3].rd_stg_inst\,
      s_aclk => s_aclk
    );
\gsync_stage[3].wr_stg_inst\: entity work.\axi_chip2chip_0_synchronizer_ff__parameterized0_40\
    port map (
      D(8) => \n_0_gsync_stage[2].wr_stg_inst\,
      D(7) => \n_1_gsync_stage[2].wr_stg_inst\,
      D(6) => \n_2_gsync_stage[2].wr_stg_inst\,
      D(5) => \n_3_gsync_stage[2].wr_stg_inst\,
      D(4) => \n_4_gsync_stage[2].wr_stg_inst\,
      D(3) => \n_5_gsync_stage[2].wr_stg_inst\,
      D(2) => \n_6_gsync_stage[2].wr_stg_inst\,
      D(1) => \n_7_gsync_stage[2].wr_stg_inst\,
      D(0) => \n_8_gsync_stage[2].wr_stg_inst\,
      I7(0) => I7(0),
      O1(7) => \n_1_gsync_stage[3].wr_stg_inst\,
      O1(6) => \n_2_gsync_stage[3].wr_stg_inst\,
      O1(5) => \n_3_gsync_stage[3].wr_stg_inst\,
      O1(4) => \n_4_gsync_stage[3].wr_stg_inst\,
      O1(3) => \n_5_gsync_stage[3].wr_stg_inst\,
      O1(2) => \n_6_gsync_stage[3].wr_stg_inst\,
      O1(1) => \n_7_gsync_stage[3].wr_stg_inst\,
      O1(0) => \n_8_gsync_stage[3].wr_stg_inst\,
      Q(0) => \n_0_gsync_stage[3].wr_stg_inst\,
      clk_ph_out => clk_ph_out
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => \n_8_gsync_stage[3].wr_stg_inst\,
      Q => \^q\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => \n_7_gsync_stage[3].wr_stg_inst\,
      Q => \^q\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => \n_6_gsync_stage[3].wr_stg_inst\,
      Q => \^q\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => \n_5_gsync_stage[3].wr_stg_inst\,
      Q => \^q\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => \n_4_gsync_stage[3].wr_stg_inst\,
      Q => \^q\(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => \n_3_gsync_stage[3].wr_stg_inst\,
      Q => \^q\(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => \n_2_gsync_stage[3].wr_stg_inst\,
      Q => \^q\(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => \n_1_gsync_stage[3].wr_stg_inst\,
      Q => \^q\(7)
    );
\rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => \n_0_gsync_stage[3].wr_stg_inst\,
      Q => \^q\(8)
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(0),
      I1 => I3(1),
      O => \n_0_rd_pntr_gc[0]_i_1\
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(1),
      I1 => I3(2),
      O => \n_0_rd_pntr_gc[1]_i_1\
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(2),
      I1 => I3(3),
      O => \n_0_rd_pntr_gc[2]_i_1\
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(3),
      I1 => I3(4),
      O => \n_0_rd_pntr_gc[3]_i_1\
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(4),
      I1 => I3(5),
      O => \n_0_rd_pntr_gc[4]_i_1\
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(5),
      I1 => I3(6),
      O => \n_0_rd_pntr_gc[5]_i_1\
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(6),
      I1 => I3(7),
      O => \n_0_rd_pntr_gc[6]_i_1\
    );
\rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(7),
      I1 => I3(8),
      O => \n_0_rd_pntr_gc[7]_i_1\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[0]_i_1\,
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[1]_i_1\,
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[2]_i_1\,
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[3]_i_1\,
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[4]_i_1\,
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[5]_i_1\,
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[6]_i_1\,
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[7]_i_1\,
      Q => rd_pntr_gc(7)
    );
\rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => I3(8),
      Q => rd_pntr_gc(8)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_8_gsync_stage[3].rd_stg_inst\,
      Q => p_1_out(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_7_gsync_stage[3].rd_stg_inst\,
      Q => p_1_out(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_6_gsync_stage[3].rd_stg_inst\,
      Q => p_1_out(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_5_gsync_stage[3].rd_stg_inst\,
      Q => p_1_out(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_4_gsync_stage[3].rd_stg_inst\,
      Q => p_1_out(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_3_gsync_stage[3].rd_stg_inst\,
      Q => p_1_out(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_2_gsync_stage[3].rd_stg_inst\,
      Q => p_1_out(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in0,
      Q => p_1_out(7)
    );
\wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_gsync_stage[3].rd_stg_inst\,
      Q => O1(0)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(0),
      I1 => I5(1),
      O => p_0_in(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(1),
      I1 => I5(2),
      O => p_0_in(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(2),
      I1 => I5(3),
      O => p_0_in(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(3),
      I1 => I5(4),
      O => p_0_in(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(4),
      I1 => I5(5),
      O => p_0_in(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(5),
      I1 => I5(6),
      O => p_0_in(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(6),
      I1 => I5(7),
      O => p_0_in(6)
    );
\wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(7),
      I1 => I5(8),
      O => p_0_in(7)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(7),
      Q => wr_pntr_gc(7)
    );
\wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I7(0),
      D => I5(8),
      Q => wr_pntr_gc(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_memory__parameterized1\ is
  port (
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O37 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_ph_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I18 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    I19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_memory__parameterized1\ : entity is "memory";
end \axi_chip2chip_0_memory__parameterized1\;

architecture STRUCTURE of \axi_chip2chip_0_memory__parameterized1\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\gdm.dm\: entity work.axi_chip2chip_0_dmem
    port map (
      E(0) => E(0),
      I1(5 downto 0) => I1(5 downto 0),
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18(7 downto 0) => I18(7 downto 0),
      I19(0) => I19(0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1(5 downto 0) => O1(5 downto 0),
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2(7 downto 0) => p_0_out(7 downto 0),
      O20 => O20,
      O21 => O21,
      O22 => O22,
      O23 => O23,
      O24 => O24,
      O25 => O25,
      O26 => O26,
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => O3,
      O30 => O30,
      O31 => O31,
      O32 => O32,
      O33 => O33,
      O34 => O34,
      O35 => O35,
      O4 => O4,
      O5 => O5,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      clk_ph_out => clk_ph_out,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I20(0),
      CLR => I19(0),
      D => p_0_out(0),
      Q => O37(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I20(0),
      CLR => I19(0),
      D => p_0_out(1),
      Q => O37(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I20(0),
      CLR => I19(0),
      D => p_0_out(2),
      Q => O37(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I20(0),
      CLR => I19(0),
      D => p_0_out(3),
      Q => O37(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I20(0),
      CLR => I19(0),
      D => p_0_out(4),
      Q => O37(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I20(0),
      CLR => I19(0),
      D => p_0_out(5),
      Q => O37(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I20(0),
      CLR => I19(0),
      D => p_0_out(6),
      Q => O37(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I20(0),
      CLR => I19(0),
      D => p_0_out(7),
      Q => O37(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_rd_logic is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_rd_logic : entity is "rd_logic";
end axi_chip2chip_0_rd_logic;

architecture STRUCTURE of axi_chip2chip_0_rd_logic is
  signal \^o5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_9_rpntr : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
begin
  O5(0) <= \^o5\(0);
\gr1.rfwft\: entity work.axi_chip2chip_0_rd_fwft_42
    port map (
      E(0) => E(0),
      O1(0) => \^o5\(0),
      O6(0) => O6(0),
      Q(0) => Q(0),
      p_18_out => p_18_out,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
\gras.rsts\: entity work.axi_chip2chip_0_rd_status_flags_as
    port map (
      I1 => n_9_rpntr,
      Q(0) => Q(0),
      p_18_out => p_18_out,
      s_aclk => s_aclk
    );
rpntr: entity work.axi_chip2chip_0_rd_bin_cntr
    port map (
      E(0) => \^o5\(0),
      I1 => I1,
      I2(0) => Q(0),
      O1(7 downto 0) => O1(7 downto 0),
      O2(7 downto 0) => O2(7 downto 0),
      O3 => O3,
      O4 => n_9_rpntr,
      Q(4 downto 0) => O4(4 downto 0),
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_rd_logic_49 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O6 : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aw_ch_data_ready : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_rd_logic_49 : entity is "rd_logic";
end axi_chip2chip_0_rd_logic_49;

architecture STRUCTURE of axi_chip2chip_0_rd_logic_49 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_18_out : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.rfwft\: entity work.axi_chip2chip_0_rd_fwft_54
    port map (
      E(0) => \^e\(0),
      I2(0) => I2(0),
      O1 => O1,
      O3(0) => O3(0),
      Q(0) => Q(1),
      aw_ch_data_ready => aw_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      p_18_out => p_18_out
    );
\gras.rsts\: entity work.axi_chip2chip_0_rd_status_flags_as_55
    port map (
      E(0) => \^e\(0),
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      p_18_out => p_18_out,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rpntr: entity work.axi_chip2chip_0_rd_bin_cntr_56
    port map (
      E(0) => \^e\(0),
      I1(0) => Q(1),
      I3(7 downto 0) => I3(7 downto 0),
      O4 => O4,
      O5(7 downto 0) => O5(7 downto 0),
      O6 => O6,
      Q(4 downto 0) => O2(4 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_rd_logic_70 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O6 : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ar_ch_data_ready : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_rd_logic_70 : entity is "rd_logic";
end axi_chip2chip_0_rd_logic_70;

architecture STRUCTURE of axi_chip2chip_0_rd_logic_70 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_18_out : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.rfwft\: entity work.axi_chip2chip_0_rd_fwft_82
    port map (
      E(0) => \^e\(0),
      I2(0) => I2(0),
      O1 => O1,
      O3(0) => O3(0),
      Q(0) => Q(1),
      ar_ch_data_ready => ar_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      p_18_out => p_18_out
    );
\gras.rsts\: entity work.axi_chip2chip_0_rd_status_flags_as_83
    port map (
      E(0) => \^e\(0),
      I1 => I1,
      Q(1 downto 0) => Q(1 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      p_18_out => p_18_out,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rpntr: entity work.axi_chip2chip_0_rd_bin_cntr_84
    port map (
      E(0) => \^e\(0),
      I1(0) => Q(1),
      I3(7 downto 0) => I3(7 downto 0),
      O4 => O4,
      O5(7 downto 0) => O5(7 downto 0),
      O6 => O6,
      Q(4 downto 0) => O2(4 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_rd_status_flags_as__parameterized0\ is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I1 : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_rd_status_flags_as__parameterized0\ : entity is "rd_status_flags_as";
end \axi_chip2chip_0_rd_status_flags_as__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_rd_status_flags_as__parameterized0\ is
  signal \^p_18_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  p_18_out <= \^p_18_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => \^p_18_out\,
      I1 => E(0),
      I2 => Q(0),
      O => tmp_ram_rd_en
    );
c0: entity work.\axi_chip2chip_0_compare__parameterized0_3\
    port map (
      comp0 => comp0,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
c1: entity work.\axi_chip2chip_0_compare__parameterized0_4\
    port map (
      comp1 => comp1,
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => I1,
      PRE => Q(1),
      Q => \^p_18_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_rd_status_flags_as__parameterized0_31\ is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_rd_status_flags_as__parameterized0_31\ : entity is "rd_status_flags_as";
end \axi_chip2chip_0_rd_status_flags_as__parameterized0_31\;

architecture STRUCTURE of \axi_chip2chip_0_rd_status_flags_as__parameterized0_31\ is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
c0: entity work.\axi_chip2chip_0_compare__parameterized0_33\
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.\axi_chip2chip_0_compare__parameterized0_34\
    port map (
      I2 => I2,
      comp1 => comp1,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => I3,
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_wr_logic is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_ph_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_wr_logic : entity is "wr_logic";
end axi_chip2chip_0_wr_logic;

architecture STRUCTURE of axi_chip2chip_0_wr_logic is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal n_0_wpntr : STD_LOGIC;
  signal n_10_wpntr : STD_LOGIC;
  signal n_11_wpntr : STD_LOGIC;
  signal n_12_wpntr : STD_LOGIC;
  signal n_13_wpntr : STD_LOGIC;
  signal n_14_wpntr : STD_LOGIC;
  signal n_15_wpntr : STD_LOGIC;
  signal n_16_wpntr : STD_LOGIC;
  signal n_1_wpntr : STD_LOGIC;
  signal \n_3_gwas.wsts\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  Q(7 downto 0) <= \^q\(7 downto 0);
\gwas.gpf.wrpf\: entity work.axi_chip2chip_0_wr_pf_as
    port map (
      D(0) => D(0),
      I1 => I1,
      I2 => \^o1\,
      I3(0) => I3(0),
      I4(3) => n_10_wpntr,
      I4(2) => n_11_wpntr,
      I4(1) => n_12_wpntr,
      I4(0) => n_13_wpntr,
      I5(0) => n_1_wpntr,
      S(2) => n_14_wpntr,
      S(1) => n_15_wpntr,
      S(0) => n_16_wpntr,
      clk_ph_out => clk_ph_out,
      rst_full_gen_i => rst_full_gen_i,
      wr_pntr_plus1_pad(7 downto 1) => \^q\(6 downto 0),
      wr_pntr_plus1_pad(0) => \n_3_gwas.wsts\
    );
\gwas.wsts\: entity work.axi_chip2chip_0_wr_status_flags_as
    port map (
      E(0) => p_3_out,
      I1 => n_0_wpntr,
      I2 => I1,
      O1 => \^o1\,
      O2 => \^o2\,
      br_ch_data_valid => br_ch_data_valid,
      clk_ph_out => clk_ph_out,
      wr_pntr_plus1_pad(0) => \n_3_gwas.wsts\
    );
wpntr: entity work.axi_chip2chip_0_wr_bin_cntr
    port map (
      E(0) => p_3_out,
      I1 => \^o1\,
      I2 => I2,
      I3(0) => I3(0),
      I4(3) => n_10_wpntr,
      I4(2) => n_11_wpntr,
      I4(1) => n_12_wpntr,
      I4(0) => n_13_wpntr,
      I5(0) => n_1_wpntr,
      O1 => n_0_wpntr,
      O2 => \^o2\,
      O3(7 downto 0) => O3(7 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      Q(7 downto 0) => \^q\(7 downto 0),
      S(2) => n_14_wpntr,
      S(1) => n_15_wpntr,
      S(0) => n_16_wpntr,
      br_ch_data_valid => br_ch_data_valid,
      clk_ph_out => clk_ph_out,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_wr_logic_50 is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_wr_logic_50 : entity is "wr_logic";
end axi_chip2chip_0_wr_logic_50;

architecture STRUCTURE of axi_chip2chip_0_wr_logic_50 is
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  WEBWE(0) <= \^webwe\(0);
\gwas.wsts\: entity work.axi_chip2chip_0_wr_status_flags_as_52
    port map (
      E(0) => \^webwe\(0),
      I1 => I1,
      I2 => I2,
      O1 => O1,
      O3(0) => O3(0),
      Q(0) => wr_pntr_plus2(0),
      ram_full_i => ram_full_i,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
wpntr: entity work.axi_chip2chip_0_wr_bin_cntr_53
    port map (
      E(0) => \^webwe\(0),
      I3(0) => I3(0),
      O2(7 downto 0) => O2(7 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      Q(7 downto 1) => Q(6 downto 0),
      Q(0) => wr_pntr_plus2(0),
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_wr_logic_71 is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_wr_logic_71 : entity is "wr_logic";
end axi_chip2chip_0_wr_logic_71;

architecture STRUCTURE of axi_chip2chip_0_wr_logic_71 is
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  WEBWE(0) <= \^webwe\(0);
\gwas.wsts\: entity work.axi_chip2chip_0_wr_status_flags_as_80
    port map (
      E(0) => \^webwe\(0),
      I1 => I1,
      O1 => O1,
      O3(0) => O3(0),
      Q(0) => wr_pntr_plus2(0),
      ram_full_i => ram_full_i,
      rst_d2 => rst_d2,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
wpntr: entity work.axi_chip2chip_0_wr_bin_cntr_81
    port map (
      E(0) => \^webwe\(0),
      I2(0) => I2(0),
      O2(7 downto 0) => O2(7 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      Q(7 downto 1) => Q(6 downto 0),
      Q(0) => wr_pntr_plus2(0),
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_wr_status_flags_as__parameterized0\ is
  port (
    comp1 : out STD_LOGIC;
    comp2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_wr_status_flags_as__parameterized0\ : entity is "wr_status_flags_as";
end \axi_chip2chip_0_wr_status_flags_as__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_wr_status_flags_as__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^p_1_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  O1 <= \^o1\;
  p_1_out <= \^p_1_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^o1\,
      I1 => s_axi_wvalid,
      I2 => \^p_1_out\,
      O => E(0)
    );
c1: entity work.\axi_chip2chip_0_compare__parameterized0\
    port map (
      I1 => I1,
      comp1 => comp1,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c2: entity work.\axi_chip2chip_0_compare__parameterized0_2\
    port map (
      I2 => I2,
      comp2 => comp2,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_d2,
      Q => \^p_1_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_d2,
      Q => \^o1\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => s_axi_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_wr_status_flags_as__parameterized0_26\ is
  port (
    comp1 : out STD_LOGIC;
    comp2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_wr_status_flags_as__parameterized0_26\ : entity is "wr_status_flags_as";
end \axi_chip2chip_0_wr_status_flags_as__parameterized0_26\;

architecture STRUCTURE of \axi_chip2chip_0_wr_status_flags_as__parameterized0_26\ is
  signal \^o1\ : STD_LOGIC;
  signal \^p_1_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  O1 <= \^o1\;
  p_1_out <= \^p_1_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => rd_ch_data_valid,
      I1 => \^o1\,
      I2 => \^p_1_out\,
      I3 => Q(0),
      O => E(0)
    );
c1: entity work.\axi_chip2chip_0_compare__parameterized0_28\
    port map (
      I1 => I1,
      comp1 => comp1,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c2: entity work.\axi_chip2chip_0_compare__parameterized0_29\
    port map (
      I2 => I2,
      comp2 => comp2,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gdiff.diff_pntr_pad[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => rd_ch_data_valid,
      I1 => \^o1\,
      I2 => \^p_1_out\,
      I3 => Q(0),
      O => wr_pntr_plus1_pad(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3,
      PRE => I4,
      Q => \^p_1_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3,
      PRE => I4,
      Q => \^o1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_phy_if is
  port (
    tx_user_reset : out STD_LOGIC;
    clk_ph_out : out STD_LOGIC;
    aurora_rst_out_cdc_to : out STD_LOGIC;
    aurora_rst_out_r1 : out STD_LOGIC;
    aurora_rst_out_r2 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_reset : out STD_LOGIC;
    rx_phy_ready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    axi_c2c_selio_tx_clk_out : out STD_LOGIC;
    axi_c2c_selio_tx_data_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_c2c_link_error_out : out STD_LOGIC;
    idelay_ref_clk : in STD_LOGIC;
    axi_c2c_selio_rx_data_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    tx_ch0_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    axi_c2c_selio_rx_clk_in : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_phy_if : entity is "axi_chip2chip_v4_2_phy_if";
end axi_chip2chip_0_axi_chip2chip_v4_2_phy_if;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_phy_if is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^axi_reset\ : STD_LOGIC;
  signal calib_data : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal calib_done : STD_LOGIC;
  signal calib_error : STD_LOGIC;
  signal calib_start : STD_LOGIC;
  signal \^clk_ph_out\ : STD_LOGIC;
  signal data_in_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal delay_load : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal delay_tap : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idelay_ready : STD_LOGIC;
  signal n_10_axi_chip2chip_phy_init_inst : STD_LOGIC;
  signal \n_12_master_sio_phy.axi_chip2chip_phy_calib_inst\ : STD_LOGIC;
  signal \n_21_master_sio_phy.axi_chip2chip_sio_input_inst\ : STD_LOGIC;
  signal \n_22_master_sio_phy.axi_chip2chip_sio_input_inst\ : STD_LOGIC;
  signal \n_23_master_sio_phy.axi_chip2chip_sio_input_inst\ : STD_LOGIC;
  signal \n_2_master_sio_phy.axi_chip2chip_sio_input_inst\ : STD_LOGIC;
  signal \n_31_master_sio_phy.axi_chip2chip_phy_calib_inst\ : STD_LOGIC;
  signal \n_4_master_sio_phy.axi_chip2chip_phy_calib_inst\ : STD_LOGIC;
  signal \n_5_master_sio_phy.axi_chip2chip_phy_calib_inst\ : STD_LOGIC;
  signal \n_6_master_sio_phy.axi_chip2chip_phy_calib_inst\ : STD_LOGIC;
  signal n_9_axi_chip2chip_phy_init_inst : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \^tx_user_reset\ : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  axi_reset <= \^axi_reset\;
  clk_ph_out <= \^clk_ph_out\;
  tx_user_reset <= \^tx_user_reset\;
axi_chip2chip_phy_init_inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_phy_init
    port map (
      D(3 downto 0) => data_in_0(3 downto 0),
      I1 => \^sr\(0),
      I2 => \n_12_master_sio_phy.axi_chip2chip_phy_calib_inst\,
      I3 => \n_31_master_sio_phy.axi_chip2chip_phy_calib_inst\,
      I4(1) => next_state(7),
      I4(0) => next_state(4),
      O1 => n_10_axi_chip2chip_phy_init_inst,
      O2 => \^axi_reset\,
      O3 => O3,
      O6(2 downto 0) => O6(2 downto 0),
      Q(0) => n_9_axi_chip2chip_phy_init_inst,
      aurora_rst_out_cdc_to => aurora_rst_out_cdc_to,
      aurora_rst_out_r1 => aurora_rst_out_r1,
      aurora_rst_out_r2 => aurora_rst_out_r2,
      axi_c2c_link_error_out => axi_c2c_link_error_out,
      calib_done => calib_done,
      calib_error => calib_error,
      calib_start => calib_start,
      clk_ph_out => \^clk_ph_out\,
      idelay_ready => idelay_ready,
      rx_phy_ready => rx_phy_ready,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn
    );
\master_sio_phy.axi_chip2chip_cir_buf_inst\: entity work.\axi_chip2chip_0_axi_chip2chip_v4_2_cir_buf__parameterized0\
    port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => \^sr\(0),
      I3(3 downto 0) => data_in_0(3 downto 0),
      I7(0) => I7(0),
      O1 => O1,
      O2 => O2,
      O4 => O4,
      Q(3 downto 0) => Q(3 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      clk_ph_out => \^clk_ph_out\,
      reset => \^tx_user_reset\,
      tx_ch0_valid => tx_ch0_valid
    );
\master_sio_phy.axi_chip2chip_phy_calib_inst\: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_phy_calib
    port map (
      I1 => \^sr\(0),
      I2 => n_10_axi_chip2chip_phy_init_inst,
      I3(17 downto 0) => calib_data(17 downto 0),
      I4(1) => next_state(7),
      I4(0) => next_state(4),
      I5(0) => \n_2_master_sio_phy.axi_chip2chip_sio_input_inst\,
      I6(0) => \n_22_master_sio_phy.axi_chip2chip_sio_input_inst\,
      O1 => \n_4_master_sio_phy.axi_chip2chip_phy_calib_inst\,
      O2 => \n_5_master_sio_phy.axi_chip2chip_phy_calib_inst\,
      O3 => \n_6_master_sio_phy.axi_chip2chip_phy_calib_inst\,
      O4(4 downto 0) => delay_tap(4 downto 0),
      O5 => \n_12_master_sio_phy.axi_chip2chip_phy_calib_inst\,
      O6(17 downto 0) => O5(17 downto 0),
      O7 => \n_31_master_sio_phy.axi_chip2chip_phy_calib_inst\,
      O8(8) => delay_load(16),
      O8(7) => delay_load(14),
      O8(6) => delay_load(12),
      O8(5) => delay_load(10),
      O8(4) => delay_load(8),
      O8(3) => delay_load(6),
      O8(2) => delay_load(4),
      O8(1) => delay_load(2),
      O8(0) => delay_load(0),
      Q(0) => n_9_axi_chip2chip_phy_init_inst,
      S(0) => \n_23_master_sio_phy.axi_chip2chip_sio_input_inst\,
      calib_done => calib_done,
      calib_error => calib_error,
      calib_start => calib_start,
      clk_ph_out => \^clk_ph_out\
    );
\master_sio_phy.axi_chip2chip_sio_input_inst\: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_sio_input
    port map (
      I1 => \n_4_master_sio_phy.axi_chip2chip_phy_calib_inst\,
      I2 => \n_5_master_sio_phy.axi_chip2chip_phy_calib_inst\,
      I3 => \n_6_master_sio_phy.axi_chip2chip_phy_calib_inst\,
      I5(0) => \n_2_master_sio_phy.axi_chip2chip_sio_input_inst\,
      I6(0) => \n_22_master_sio_phy.axi_chip2chip_sio_input_inst\,
      O1 => \n_21_master_sio_phy.axi_chip2chip_sio_input_inst\,
      O4(4 downto 0) => delay_tap(4 downto 0),
      O8(8) => delay_load(16),
      O8(7) => delay_load(14),
      O8(6) => delay_load(12),
      O8(5) => delay_load(10),
      O8(4) => delay_load(8),
      O8(3) => delay_load(6),
      O8(2) => delay_load(4),
      O8(1) => delay_load(2),
      O8(0) => delay_load(0),
      Q(17 downto 0) => calib_data(17 downto 0),
      S(0) => \n_23_master_sio_phy.axi_chip2chip_sio_input_inst\,
      axi_c2c_selio_rx_clk_in => axi_c2c_selio_rx_clk_in,
      axi_c2c_selio_rx_data_in(8 downto 0) => axi_c2c_selio_rx_data_in(8 downto 0),
      clk_ph_out => \^clk_ph_out\,
      idelay_ready => idelay_ready,
      idelay_ref_clk => idelay_ref_clk,
      reset => \^tx_user_reset\,
      s_aresetn => s_aresetn
    );
\master_sio_phy.axi_chip2chip_sio_output_inst\: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_sio_output
    port map (
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      axi_c2c_selio_tx_clk_out => axi_c2c_selio_tx_clk_out,
      axi_c2c_selio_tx_data_out(8 downto 0) => axi_c2c_selio_tx_data_out(8 downto 0),
      data_in(17 downto 0) => data_in(17 downto 0),
      reset_in => \^tx_user_reset\
    );
\master_sio_phy.rx_reset_sync_inst\: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_reset_sync
    port map (
      I1 => \^clk_ph_out\,
      I2 => \n_21_master_sio_phy.axi_chip2chip_sio_input_inst\,
      O1 => \^sr\(0)
    );
\master_sio_phy.tx_reset_sync_inst\: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_reset_sync_0
    port map (
      I1 => \^axi_reset\,
      O1 => \^tx_user_reset\,
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end axi_chip2chip_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of axi_chip2chip_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.axi_chip2chip_0_blk_mem_gen_prim_width
    port map (
      D(51 downto 0) => D(51 downto 0),
      DIADI(17 downto 0) => DIADI(17 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      O5(7 downto 0) => O5(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_blk_mem_gen_generic_cstr_77 is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_blk_mem_gen_generic_cstr_77 : entity is "blk_mem_gen_generic_cstr";
end axi_chip2chip_0_blk_mem_gen_generic_cstr_77;

architecture STRUCTURE of axi_chip2chip_0_blk_mem_gen_generic_cstr_77 is
begin
\ramloop[0].ram.r\: entity work.axi_chip2chip_0_blk_mem_gen_prim_width_78
    port map (
      D(51 downto 0) => D(51 downto 0),
      I1(17 downto 0) => I1(17 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      O5(7 downto 0) => O5(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 43 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \axi_chip2chip_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\axi_chip2chip_0_blk_mem_gen_prim_width__parameterized0\
    port map (
      D(43 downto 0) => D(43 downto 0),
      I2(8 downto 0) => I2(8 downto 0),
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_blk_mem_gen_generic_cstr__parameterized0_23\ is
  port (
    D : out STD_LOGIC_VECTOR ( 40 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pack_data_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_blk_mem_gen_generic_cstr__parameterized0_23\ : entity is "blk_mem_gen_generic_cstr";
end \axi_chip2chip_0_blk_mem_gen_generic_cstr__parameterized0_23\;

architecture STRUCTURE of \axi_chip2chip_0_blk_mem_gen_generic_cstr__parameterized0_23\ is
begin
\ramloop[0].ram.r\: entity work.\axi_chip2chip_0_blk_mem_gen_prim_width__parameterized0_24\
    port map (
      D(40 downto 0) => D(40 downto 0),
      E(0) => E(0),
      I1(10 downto 0) => I1(10 downto 0),
      O1(8 downto 0) => O1(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      Q(0) => Q(0),
      clk_ph_out => clk_ph_out,
      pack_data_out(32 downto 0) => pack_data_out(32 downto 0),
      s_aclk => s_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_ph_out : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \axi_chip2chip_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \axi_chip2chip_0_fifo_generator_ramfifo__parameterized1\ is
  signal \^o36\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_gntv_or_sync_fifo.gcx.clkx\ : STD_LOGIC;
  signal \n_0_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal n_0_rstblk : STD_LOGIC;
  signal n_2_rstblk : STD_LOGIC;
  signal \n_9_gntv_or_sync_fifo.gcx.clkx\ : STD_LOGIC;
  signal \n_9_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  O36(1 downto 0) <= \^o36\(1 downto 0);
  O6(1 downto 0) <= \^o6\(1 downto 0);
\gntv_or_sync_fifo.gcx.clkx\: entity work.axi_chip2chip_0_clk_x_pntrs
    port map (
      E(0) => p_14_out,
      I1 => \n_9_gntv_or_sync_fifo.gl0.rd\,
      I2(7 downto 0) => p_8_out(7 downto 0),
      I3(7 downto 6) => \^o36\(1 downto 0),
      I3(5 downto 0) => p_9_out(5 downto 0),
      I4(7 downto 6) => \^o6\(1 downto 0),
      I4(5 downto 0) => p_20_out(5 downto 0),
      I5(0) => rd_rst_i(1),
      I6(0) => wr_rst_i(0),
      O1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      O2(7 downto 0) => p_1_out(7 downto 0),
      O3 => \n_9_gntv_or_sync_fifo.gcx.clkx\,
      O4(7 downto 0) => p_0_out(7 downto 0),
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      clk_ph_out => clk_ph_out,
      s_aclk => s_aclk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_chip2chip_0_rd_logic
    port map (
      E(0) => \n_0_gntv_or_sync_fifo.gl0.rd\,
      I1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      O1(7 downto 6) => \^o6\(1 downto 0),
      O1(5 downto 0) => p_20_out(5 downto 0),
      O2(7 downto 0) => p_1_out(7 downto 0),
      O3 => \n_9_gntv_or_sync_fifo.gl0.rd\,
      O4(4 downto 0) => rd_pntr_plus1(4 downto 0),
      O5(0) => p_14_out,
      O6(0) => p_15_out,
      Q(0) => n_2_rstblk,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_chip2chip_0_wr_logic
    port map (
      D(0) => D(0),
      I1 => I1,
      I2 => \n_9_gntv_or_sync_fifo.gcx.clkx\,
      I3(0) => n_0_rstblk,
      O1 => O1,
      O2 => O2,
      O3(7 downto 6) => \^o36\(1 downto 0),
      O3(5 downto 0) => p_9_out(5 downto 0),
      O4(7 downto 0) => p_0_out(7 downto 0),
      Q(7 downto 0) => p_8_out(7 downto 0),
      br_ch_data_valid => br_ch_data_valid,
      clk_ph_out => clk_ph_out,
      rst_full_gen_i => rst_full_gen_i
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_chip2chip_0_memory__parameterized1\
    port map (
      E(0) => \n_0_gntv_or_sync_fifo.gl0.rd\,
      I1(5 downto 0) => p_9_out(5 downto 0),
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18(7 downto 0) => I18(7 downto 0),
      I19(0) => rd_rst_i(0),
      I2 => I2,
      I20(0) => p_15_out,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1(5 downto 0) => p_20_out(5 downto 0),
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O20 => O20,
      O21 => O21,
      O22 => O22,
      O23 => O23,
      O24 => O24,
      O25 => O25,
      O26 => O26,
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => O3,
      O30 => O30,
      O31 => O31,
      O32 => O32,
      O33 => O33,
      O34 => O34,
      O35 => O35,
      O37(7 downto 0) => O37(7 downto 0),
      O4 => O4,
      O5 => O5,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      clk_ph_out => clk_ph_out,
      s_aclk => s_aclk
    );
rstblk: entity work.\axi_chip2chip_0_reset_blk_ramfifo__parameterized0\
    port map (
      O1(2) => n_2_rstblk,
      O1(1 downto 0) => rd_rst_i(1 downto 0),
      Q(1) => n_0_rstblk,
      Q(0) => wr_rst_i(0),
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_rd_logic__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wd_ch_data_ready : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \axi_chip2chip_0_rd_logic__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_rd_logic__parameterized0\ is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal n_0_rpntr : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
begin
\gr1.rfwft\: entity work.axi_chip2chip_0_rd_fwft
    port map (
      E(0) => p_14_out,
      I1(0) => I1(0),
      O1 => O1,
      O2(0) => E(0),
      Q(0) => Q(1),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      p_18_out => p_18_out,
      wd_ch_data_ready => wd_ch_data_ready
    );
\gras.rsts\: entity work.\axi_chip2chip_0_rd_status_flags_as__parameterized0\
    port map (
      E(0) => p_14_out,
      I1 => n_0_rpntr,
      Q(1 downto 0) => Q(1 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      comp0 => comp0,
      comp1 => comp1,
      p_18_out => p_18_out,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(4 downto 0) => \c0/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \c1/v1_reg\(4 downto 0)
    );
rpntr: entity work.\axi_chip2chip_0_rd_bin_cntr__parameterized0\
    port map (
      E(0) => p_14_out,
      O1 => n_0_rpntr,
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      Q(0) => Q(1),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      comp0 => comp0,
      comp1 => comp1,
      v1_reg(4 downto 0) => \c0/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \c1/v1_reg\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_rd_logic__parameterized0_16\ is
  port (
    O1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_rd_logic__parameterized0_16\ : entity is "rd_logic";
end \axi_chip2chip_0_rd_logic__parameterized0_16\;

architecture STRUCTURE of \axi_chip2chip_0_rd_logic__parameterized0_16\ is
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal n_0_rpntr : STD_LOGIC;
  signal n_10_rpntr : STD_LOGIC;
  signal n_11_rpntr : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
begin
\gr1.rfwft\: entity work.axi_chip2chip_0_rd_fwft_30
    port map (
      E(0) => p_14_out,
      O1(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      p_18_out => p_18_out,
      s_aclk => s_aclk,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gras.rsts\: entity work.\axi_chip2chip_0_rd_status_flags_as__parameterized0_31\
    port map (
      I1 => n_0_rpntr,
      I2 => n_10_rpntr,
      I3 => n_11_rpntr,
      Q(0) => Q(1),
      comp0 => comp0,
      comp1 => comp1,
      p_18_out => p_18_out,
      s_aclk => s_aclk,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
rpntr: entity work.\axi_chip2chip_0_rd_bin_cntr__parameterized0_32\
    port map (
      E(0) => p_14_out,
      I1(0) => I1(0),
      I2(0) => Q(1),
      O1 => n_0_rpntr,
      O2(8 downto 0) => O1(8 downto 0),
      O3 => n_10_rpntr,
      O4 => n_11_rpntr,
      Q(7 downto 0) => O2(7 downto 0),
      comp0 => comp0,
      comp1 => comp1,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_wr_logic__parameterized0\ is
  port (
    comp1 : out STD_LOGIC;
    comp2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \axi_chip2chip_0_wr_logic__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_wr_logic__parameterized0\ is
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  WEBWE(0) <= \^webwe\(0);
\gwas.wsts\: entity work.\axi_chip2chip_0_wr_status_flags_as__parameterized0\
    port map (
      E(0) => \^webwe\(0),
      I1 => I1,
      I2 => I2,
      O1 => O1,
      comp1 => comp1,
      comp2 => comp2,
      p_1_out => p_1_out,
      ram_full_i => ram_full_i,
      rst_d2 => rst_d2,
      s_aclk => s_aclk,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      v1_reg(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c2/v1_reg\(3 downto 0)
    );
wpntr: entity work.\axi_chip2chip_0_wr_bin_cntr__parameterized0\
    port map (
      E(0) => \^webwe\(0),
      I3(7 downto 0) => I3(7 downto 0),
      I4(0) => I4(0),
      O2(0) => O2(0),
      O3(8 downto 0) => O3(8 downto 0),
      Q(0) => Q(0),
      s_aclk => s_aclk,
      v1_reg(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c2/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_wr_logic__parameterized0_17\ is
  port (
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk_ph_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_gen_i : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_wr_logic__parameterized0_17\ : entity is "wr_logic";
end \axi_chip2chip_0_wr_logic__parameterized0_17\;

architecture STRUCTURE of \axi_chip2chip_0_wr_logic__parameterized0_17\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal comp1 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal n_10_wpntr : STD_LOGIC;
  signal n_11_wpntr : STD_LOGIC;
  signal n_12_wpntr : STD_LOGIC;
  signal n_21_wpntr : STD_LOGIC;
  signal n_22_wpntr : STD_LOGIC;
  signal n_23_wpntr : STD_LOGIC;
  signal n_24_wpntr : STD_LOGIC;
  signal n_25_wpntr : STD_LOGIC;
  signal n_26_wpntr : STD_LOGIC;
  signal n_27_wpntr : STD_LOGIC;
  signal \n_5_gwas.wsts\ : STD_LOGIC;
  signal n_8_wpntr : STD_LOGIC;
  signal n_9_wpntr : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  O4(7 downto 0) <= \^o4\(7 downto 0);
\gwas.gpf.wrpf\: entity work.\axi_chip2chip_0_wr_pf_as__parameterized0\
    port map (
      I1 => I1,
      I2(3) => n_21_wpntr,
      I2(2) => n_22_wpntr,
      I2(1) => n_23_wpntr,
      I2(0) => n_24_wpntr,
      I3(1) => n_11_wpntr,
      I3(0) => n_12_wpntr,
      I4(0) => I4(0),
      O3(0) => O3(0),
      S(2) => n_25_wpntr,
      S(1) => n_26_wpntr,
      S(0) => n_27_wpntr,
      clk_ph_out => clk_ph_out,
      p_1_out => p_1_out,
      rst_full_gen_i => rst_full_gen_i,
      wr_pntr_plus1_pad(8 downto 1) => \^o4\(7 downto 0),
      wr_pntr_plus1_pad(0) => \n_5_gwas.wsts\
    );
\gwas.wsts\: entity work.\axi_chip2chip_0_wr_status_flags_as__parameterized0_26\
    port map (
      E(0) => \^e\(0),
      I1 => n_9_wpntr,
      I2 => n_10_wpntr,
      I3 => n_8_wpntr,
      I4 => I1,
      O1 => O1,
      Q(0) => Q(0),
      clk_ph_out => clk_ph_out,
      comp1 => comp1,
      comp2 => comp2,
      p_1_out => p_1_out,
      rd_ch_data_valid => rd_ch_data_valid,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      wr_pntr_plus1_pad(0) => \n_5_gwas.wsts\
    );
wpntr: entity work.\axi_chip2chip_0_wr_bin_cntr__parameterized0_27\
    port map (
      E(0) => \^e\(0),
      I1(0) => Q(0),
      I2(0) => I2(0),
      I3(8 downto 0) => I3(8 downto 0),
      I4(0) => I4(0),
      O1 => n_8_wpntr,
      O2 => n_9_wpntr,
      O3 => n_10_wpntr,
      O4(1) => n_11_wpntr,
      O4(0) => n_12_wpntr,
      O5(7 downto 0) => \^o4\(7 downto 0),
      O6(3) => n_21_wpntr,
      O6(2) => n_22_wpntr,
      O6(1) => n_23_wpntr,
      O6(0) => n_24_wpntr,
      O7(8 downto 0) => O5(8 downto 0),
      Q(7 downto 0) => O2(7 downto 0),
      S(2) => n_25_wpntr,
      S(1) => n_26_wpntr,
      S(0) => n_27_wpntr,
      clk_ph_out => clk_ph_out,
      comp1 => comp1,
      comp2 => comp2,
      p_1_out => p_1_out,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end axi_chip2chip_0_blk_mem_gen_top;

architecture STRUCTURE of axi_chip2chip_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.axi_chip2chip_0_blk_mem_gen_generic_cstr
    port map (
      D(51 downto 0) => D(51 downto 0),
      DIADI(17 downto 0) => DIADI(17 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      O5(7 downto 0) => O5(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_blk_mem_gen_top_76 is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_blk_mem_gen_top_76 : entity is "blk_mem_gen_top";
end axi_chip2chip_0_blk_mem_gen_top_76;

architecture STRUCTURE of axi_chip2chip_0_blk_mem_gen_top_76 is
begin
\valid.cstr\: entity work.axi_chip2chip_0_blk_mem_gen_generic_cstr_77
    port map (
      D(51 downto 0) => D(51 downto 0),
      I1(17 downto 0) => I1(17 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      O5(7 downto 0) => O5(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_blk_mem_gen_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 43 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \axi_chip2chip_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\axi_chip2chip_0_blk_mem_gen_generic_cstr__parameterized0\
    port map (
      D(43 downto 0) => D(43 downto 0),
      I2(8 downto 0) => I2(8 downto 0),
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_blk_mem_gen_top__parameterized0_22\ is
  port (
    D : out STD_LOGIC_VECTOR ( 40 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pack_data_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_blk_mem_gen_top__parameterized0_22\ : entity is "blk_mem_gen_top";
end \axi_chip2chip_0_blk_mem_gen_top__parameterized0_22\;

architecture STRUCTURE of \axi_chip2chip_0_blk_mem_gen_top__parameterized0_22\ is
begin
\valid.cstr\: entity work.\axi_chip2chip_0_blk_mem_gen_generic_cstr__parameterized0_23\
    port map (
      D(40 downto 0) => D(40 downto 0),
      E(0) => E(0),
      I1(10 downto 0) => I1(10 downto 0),
      O1(8 downto 0) => O1(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      Q(0) => Q(0),
      clk_ph_out => clk_ph_out,
      pack_data_out(32 downto 0) => pack_data_out(32 downto 0),
      s_aclk => s_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_fifo_generator_top__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_ph_out : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \axi_chip2chip_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \axi_chip2chip_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\axi_chip2chip_0_fifo_generator_ramfifo__parameterized1\
    port map (
      D(0) => D(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18(7 downto 0) => I18(7 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => O2,
      O20 => O20,
      O21 => O21,
      O22 => O22,
      O23 => O23,
      O24 => O24,
      O25 => O25,
      O26 => O26,
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => O3,
      O30 => O30,
      O31 => O31,
      O32 => O32,
      O33 => O33,
      O34 => O34,
      O35 => O35,
      O36(1 downto 0) => O36(1 downto 0),
      O37(7 downto 0) => O37(7 downto 0),
      O4 => O4,
      O5 => O5,
      O6(1 downto 0) => O6(1 downto 0),
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      br_ch_data_valid => br_ch_data_valid,
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_blk_mem_gen_v8_2_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end axi_chip2chip_0_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of axi_chip2chip_0_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.axi_chip2chip_0_blk_mem_gen_top
    port map (
      D(51 downto 0) => D(51 downto 0),
      DIADI(17 downto 0) => DIADI(17 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      O5(7 downto 0) => O5(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_blk_mem_gen_v8_2_synth_75 is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_blk_mem_gen_v8_2_synth_75 : entity is "blk_mem_gen_v8_2_synth";
end axi_chip2chip_0_blk_mem_gen_v8_2_synth_75;

architecture STRUCTURE of axi_chip2chip_0_blk_mem_gen_v8_2_synth_75 is
begin
\gnativebmg.native_blk_mem_gen\: entity work.axi_chip2chip_0_blk_mem_gen_top_76
    port map (
      D(51 downto 0) => D(51 downto 0),
      I1(17 downto 0) => I1(17 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      O5(7 downto 0) => O5(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_blk_mem_gen_v8_2_synth__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 43 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_blk_mem_gen_v8_2_synth__parameterized0\ : entity is "blk_mem_gen_v8_2_synth";
end \axi_chip2chip_0_blk_mem_gen_v8_2_synth__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_blk_mem_gen_v8_2_synth__parameterized0\ is
begin
\gnativebmg.native_blk_mem_gen\: entity work.\axi_chip2chip_0_blk_mem_gen_top__parameterized0\
    port map (
      D(43 downto 0) => D(43 downto 0),
      I2(8 downto 0) => I2(8 downto 0),
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_blk_mem_gen_v8_2_synth__parameterized0_21\ is
  port (
    D : out STD_LOGIC_VECTOR ( 40 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pack_data_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_blk_mem_gen_v8_2_synth__parameterized0_21\ : entity is "blk_mem_gen_v8_2_synth";
end \axi_chip2chip_0_blk_mem_gen_v8_2_synth__parameterized0_21\;

architecture STRUCTURE of \axi_chip2chip_0_blk_mem_gen_v8_2_synth__parameterized0_21\ is
begin
\gnativebmg.native_blk_mem_gen\: entity work.\axi_chip2chip_0_blk_mem_gen_top__parameterized0_22\
    port map (
      D(40 downto 0) => D(40 downto 0),
      E(0) => E(0),
      I1(10 downto 0) => I1(10 downto 0),
      O1(8 downto 0) => O1(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      Q(0) => Q(0),
      clk_ph_out => clk_ph_out,
      pack_data_out(32 downto 0) => pack_data_out(32 downto 0),
      s_aclk => s_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_ph_out : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized1\ : entity is "fifo_generator_v12_0_synth";
end \axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized1\;

architecture STRUCTURE of \axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\axi_chip2chip_0_fifo_generator_top__parameterized1\
    port map (
      D(0) => D(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18(7 downto 0) => I18(7 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => O2,
      O20 => O20,
      O21 => O21,
      O22 => O22,
      O23 => O23,
      O24 => O24,
      O25 => O25,
      O26 => O26,
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => O3,
      O30 => O30,
      O31 => O31,
      O32 => O32,
      O33 => O33,
      O34 => O34,
      O35 => O35,
      O36(1 downto 0) => O36(1 downto 0),
      O37(7 downto 0) => O37(7 downto 0),
      O4 => O4,
      O5 => O5,
      O6(1 downto 0) => O6(1 downto 0),
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      br_ch_data_valid => br_ch_data_valid,
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_v8_2";
end \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized0\ is
begin
inst_blk_mem_gen: entity work.axi_chip2chip_0_blk_mem_gen_v8_2_synth
    port map (
      D(51 downto 0) => D(51 downto 0),
      DIADI(17 downto 0) => DIADI(17 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      O5(7 downto 0) => O5(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized0_74\ is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized0_74\ : entity is "blk_mem_gen_v8_2";
end \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized0_74\;

architecture STRUCTURE of \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized0_74\ is
begin
inst_blk_mem_gen: entity work.axi_chip2chip_0_blk_mem_gen_v8_2_synth_75
    port map (
      D(51 downto 0) => D(51 downto 0),
      I1(17 downto 0) => I1(17 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      O5(7 downto 0) => O5(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 43 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized2\ : entity is "blk_mem_gen_v8_2";
end \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized2\;

architecture STRUCTURE of \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized2\ is
begin
inst_blk_mem_gen: entity work.\axi_chip2chip_0_blk_mem_gen_v8_2_synth__parameterized0\
    port map (
      D(43 downto 0) => D(43 downto 0),
      I2(8 downto 0) => I2(8 downto 0),
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized2_20\ is
  port (
    D : out STD_LOGIC_VECTOR ( 40 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pack_data_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized2_20\ : entity is "blk_mem_gen_v8_2";
end \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized2_20\;

architecture STRUCTURE of \axi_chip2chip_0_blk_mem_gen_v8_2__parameterized2_20\ is
begin
inst_blk_mem_gen: entity work.\axi_chip2chip_0_blk_mem_gen_v8_2_synth__parameterized0_21\
    port map (
      D(40 downto 0) => D(40 downto 0),
      E(0) => E(0),
      I1(10 downto 0) => I1(10 downto 0),
      O1(8 downto 0) => O1(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      Q(0) => Q(0),
      clk_ph_out => clk_ph_out,
      pack_data_out(32 downto 0) => pack_data_out(32 downto 0),
      s_aclk => s_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_fifo_generator_v12_0__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_ph_out : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_fifo_generator_v12_0__parameterized1\ : entity is "fifo_generator_v12_0";
end \axi_chip2chip_0_fifo_generator_v12_0__parameterized1\;

architecture STRUCTURE of \axi_chip2chip_0_fifo_generator_v12_0__parameterized1\ is
begin
inst_fifo_gen: entity work.\axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized1\
    port map (
      D(0) => D(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18(7 downto 0) => I18(7 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => O2,
      O20 => O20,
      O21 => O21,
      O22 => O22,
      O23 => O23,
      O24 => O24,
      O25 => O25,
      O26 => O26,
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => O3,
      O30 => O30,
      O31 => O31,
      O32 => O32,
      O33 => O33,
      O34 => O34,
      O35 => O35,
      O36(1 downto 0) => O36(1 downto 0),
      O37(7 downto 0) => O37(7 downto 0),
      O4 => O4,
      O5 => O5,
      O6(1 downto 0) => O6(1 downto 0),
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      br_ch_data_valid => br_ch_data_valid,
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_ph_out : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized1\ : entity is "axi_chip2chip_v4_2_async_fifo";
end \axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized1\;

architecture STRUCTURE of \axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized1\ is
begin
U0: entity work.\axi_chip2chip_0_fifo_generator_v12_0__parameterized1\
    port map (
      D(0) => D(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18(7 downto 0) => I18(7 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => O2,
      O20 => O20,
      O21 => O21,
      O22 => O22,
      O23 => O23,
      O24 => O24,
      O25 => O25,
      O26 => O26,
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => O3,
      O30 => O30,
      O31 => O31,
      O32 => O32,
      O33 => O33,
      O34 => O34,
      O35 => O35,
      O36(1 downto 0) => O36(1 downto 0),
      O37(7 downto 0) => O37(7 downto 0),
      O4 => O4,
      O5 => O5,
      O6(1 downto 0) => O6(1 downto 0),
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      br_ch_data_valid => br_ch_data_valid,
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_memory is
  port (
    O3 : out STD_LOGIC_VECTOR ( 51 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_memory : entity is "memory";
end axi_chip2chip_0_memory;

architecture STRUCTURE of axi_chip2chip_0_memory is
  signal doutb : STD_LOGIC_VECTOR ( 51 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\axi_chip2chip_0_blk_mem_gen_v8_2__parameterized0\
    port map (
      D(51 downto 0) => doutb(51 downto 0),
      DIADI(17 downto 0) => DIADI(17 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      O5(7 downto 0) => O5(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(0),
      Q => O3(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(10),
      Q => O3(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(11),
      Q => O3(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(12),
      Q => O3(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(13),
      Q => O3(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(14),
      Q => O3(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(15),
      Q => O3(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(16),
      Q => O3(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(17),
      Q => O3(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(18),
      Q => O3(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(19),
      Q => O3(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(1),
      Q => O3(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(20),
      Q => O3(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(21),
      Q => O3(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(22),
      Q => O3(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(23),
      Q => O3(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(24),
      Q => O3(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(25),
      Q => O3(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(26),
      Q => O3(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(27),
      Q => O3(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(28),
      Q => O3(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(29),
      Q => O3(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(2),
      Q => O3(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(30),
      Q => O3(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(31),
      Q => O3(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(32),
      Q => O3(32),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(33),
      Q => O3(33),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(34),
      Q => O3(34),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(35),
      Q => O3(35),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(36),
      Q => O3(36),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(37),
      Q => O3(37),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(38),
      Q => O3(38),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(39),
      Q => O3(39),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(3),
      Q => O3(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(40),
      Q => O3(40),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(41),
      Q => O3(41),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(42),
      Q => O3(42),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(43),
      Q => O3(43),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(44),
      Q => O3(44),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(45),
      Q => O3(45),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(46),
      Q => O3(46),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(47),
      Q => O3(47),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(48),
      Q => O3(48),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(49),
      Q => O3(49),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(4),
      Q => O3(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(50),
      Q => O3(50),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(51),
      Q => O3(51),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(5),
      Q => O3(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(6),
      Q => O3(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(7),
      Q => O3(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(8),
      Q => O3(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(9),
      Q => O3(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_memory_72 is
  port (
    O2 : out STD_LOGIC_VECTOR ( 51 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_memory_72 : entity is "memory";
end axi_chip2chip_0_memory_72;

architecture STRUCTURE of axi_chip2chip_0_memory_72 is
  signal doutb : STD_LOGIC_VECTOR ( 51 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\axi_chip2chip_0_blk_mem_gen_v8_2__parameterized0_74\
    port map (
      D(51 downto 0) => doutb(51 downto 0),
      I1(17 downto 0) => I1(17 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      O5(7 downto 0) => O5(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(0),
      Q => O2(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(10),
      Q => O2(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(11),
      Q => O2(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(12),
      Q => O2(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(13),
      Q => O2(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(14),
      Q => O2(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(15),
      Q => O2(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(16),
      Q => O2(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(17),
      Q => O2(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(18),
      Q => O2(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(19),
      Q => O2(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(1),
      Q => O2(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(20),
      Q => O2(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(21),
      Q => O2(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(22),
      Q => O2(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(23),
      Q => O2(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(24),
      Q => O2(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(25),
      Q => O2(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(26),
      Q => O2(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(27),
      Q => O2(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(28),
      Q => O2(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(29),
      Q => O2(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(2),
      Q => O2(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(30),
      Q => O2(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(31),
      Q => O2(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(32),
      Q => O2(32),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(33),
      Q => O2(33),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(34),
      Q => O2(34),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(35),
      Q => O2(35),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(36),
      Q => O2(36),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(37),
      Q => O2(37),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(38),
      Q => O2(38),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(39),
      Q => O2(39),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(3),
      Q => O2(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(40),
      Q => O2(40),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(41),
      Q => O2(41),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(42),
      Q => O2(42),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(43),
      Q => O2(43),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(44),
      Q => O2(44),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(45),
      Q => O2(45),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(46),
      Q => O2(46),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(47),
      Q => O2(47),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(48),
      Q => O2(48),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(49),
      Q => O2(49),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(4),
      Q => O2(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(50),
      Q => O2(50),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(51),
      Q => O2(51),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(5),
      Q => O2(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(6),
      Q => O2(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(7),
      Q => O2(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(8),
      Q => O2(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(9),
      Q => O2(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_memory__parameterized0\ is
  port (
    O1 : out STD_LOGIC_VECTOR ( 43 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_memory__parameterized0\ : entity is "memory";
end \axi_chip2chip_0_memory__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_memory__parameterized0\ is
  signal doutb : STD_LOGIC_VECTOR ( 43 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\axi_chip2chip_0_blk_mem_gen_v8_2__parameterized2\
    port map (
      D(43 downto 0) => doutb(43 downto 0),
      I2(8 downto 0) => I2(8 downto 0),
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(0),
      Q => O1(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(10),
      Q => O1(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(11),
      Q => O1(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(12),
      Q => O1(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(13),
      Q => O1(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(14),
      Q => O1(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(15),
      Q => O1(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(16),
      Q => O1(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(17),
      Q => O1(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(18),
      Q => O1(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(19),
      Q => O1(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(1),
      Q => O1(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(20),
      Q => O1(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(21),
      Q => O1(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(22),
      Q => O1(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(23),
      Q => O1(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(24),
      Q => O1(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(25),
      Q => O1(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(26),
      Q => O1(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(27),
      Q => O1(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(28),
      Q => O1(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(29),
      Q => O1(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(2),
      Q => O1(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(30),
      Q => O1(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(31),
      Q => O1(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(32),
      Q => O1(32),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(33),
      Q => O1(33),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(34),
      Q => O1(34),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(35),
      Q => O1(35),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(36),
      Q => O1(36),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(37),
      Q => O1(37),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(38),
      Q => O1(38),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(39),
      Q => O1(39),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(3),
      Q => O1(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(40),
      Q => O1(40),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(41),
      Q => O1(41),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(42),
      Q => O1(42),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(43),
      Q => O1(43),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(4),
      Q => O1(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(5),
      Q => O1(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(6),
      Q => O1(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(7),
      Q => O1(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(8),
      Q => O1(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => doutb(9),
      Q => O1(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_memory__parameterized0_18\ is
  port (
    O4 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pack_data_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_memory__parameterized0_18\ : entity is "memory";
end \axi_chip2chip_0_memory__parameterized0_18\;

architecture STRUCTURE of \axi_chip2chip_0_memory__parameterized0_18\ is
  signal doutb : STD_LOGIC_VECTOR ( 40 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\axi_chip2chip_0_blk_mem_gen_v8_2__parameterized2_20\
    port map (
      D(40 downto 0) => doutb(40 downto 0),
      E(0) => E(0),
      I1(10 downto 0) => D(10 downto 0),
      O1(8 downto 0) => O1(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      Q(0) => Q(0),
      clk_ph_out => clk_ph_out,
      pack_data_out(32 downto 0) => pack_data_out(32 downto 0),
      s_aclk => s_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(0),
      Q => O4(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(10),
      Q => O4(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(11),
      Q => O4(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(12),
      Q => O4(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(13),
      Q => O4(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(14),
      Q => O4(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(15),
      Q => O4(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(16),
      Q => O4(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(17),
      Q => O4(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(18),
      Q => O4(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(19),
      Q => O4(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(1),
      Q => O4(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(20),
      Q => O4(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(21),
      Q => O4(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(22),
      Q => O4(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(23),
      Q => O4(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(24),
      Q => O4(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(25),
      Q => O4(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(26),
      Q => O4(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(27),
      Q => O4(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(28),
      Q => O4(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(29),
      Q => O4(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(2),
      Q => O4(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(30),
      Q => O4(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(31),
      Q => O4(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(32),
      Q => O4(32),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(33),
      Q => O4(33),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(34),
      Q => O4(34),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(35),
      Q => O4(35),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(36),
      Q => O4(36),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(37),
      Q => O4(37),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(38),
      Q => O4(38),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(39),
      Q => O4(39),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(3),
      Q => O4(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(40),
      Q => O4(40),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(4),
      Q => O4(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(5),
      Q => O4(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(6),
      Q => O4(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(7),
      Q => O4(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(8),
      Q => O4(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_aclk,
      CE => I1(0),
      D => doutb(9),
      Q => O4(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_b_fifo is
  port (
    p_1_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_ph_out : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_b_fifo : entity is "axi_chip2chip_v4_2_b_fifo";
end axi_chip2chip_0_axi_chip2chip_v4_2_b_fifo;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_b_fifo is
begin
axi_chip2chip_async_fifo_inst: entity work.\axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized1\
    port map (
      D(0) => D(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18(7 downto 0) => I18(7 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => p_1_out,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => O1,
      O20 => O20,
      O21 => O21,
      O22 => O22,
      O23 => O23,
      O24 => O24,
      O25 => O25,
      O26 => O26,
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => O2,
      O30 => O30,
      O31 => O31,
      O32 => O32,
      O33 => O33,
      O34 => O34,
      O35 => O35,
      O36(1 downto 0) => O6(1 downto 0),
      O37(7 downto 0) => O36(7 downto 0),
      O4 => O3,
      O5 => O4,
      O6(1 downto 0) => O5(1 downto 0),
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      br_ch_data_valid => br_ch_data_valid,
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_fifo_generator_ramfifo is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 17 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aw_ch_data_ready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end axi_chip2chip_0_fifo_generator_ramfifo;

architecture STRUCTURE of axi_chip2chip_0_fifo_generator_ramfifo is
  signal \^o1\ : STD_LOGIC;
  signal RD_RST : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal \gwas.wsts/ram_full_i\ : STD_LOGIC;
  signal \n_0_gntv_or_sync_fifo.gcx.clkx\ : STD_LOGIC;
  signal \n_0_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_10_gntv_or_sync_fifo.gcx.clkx\ : STD_LOGIC;
  signal \n_18_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_8_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_9_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rst_full_gen_i\ : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  O1 <= \^o1\;
  rst_full_gen_i <= \^rst_full_gen_i\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.axi_chip2chip_0_clk_x_pntrs_48
    port map (
      E(0) => p_14_out,
      I1 => \n_9_gntv_or_sync_fifo.gl0.rd\,
      I2 => \n_18_gntv_or_sync_fifo.gl0.rd\,
      I3(7 downto 0) => p_8_out(7 downto 0),
      I4(6 downto 0) => wr_pntr_plus2(7 downto 1),
      I5 => \n_0_gntv_or_sync_fifo.gl0.wr\,
      I6(7 downto 0) => p_9_out(7 downto 0),
      I7(7 downto 0) => p_20_out(7 downto 0),
      I8(0) => rd_rst_i(1),
      I9(0) => wr_rst_i(0),
      O1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      O2(7 downto 0) => p_1_out(7 downto 0),
      O3(0) => p_0_out(0),
      O4 => \n_10_gntv_or_sync_fifo.gcx.clkx\,
      Q(4 downto 0) => rd_pntr_plus1(7 downto 3),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      ram_full_i => \gwas.wsts/ram_full_i\,
      rst_full_gen_i => \^rst_full_gen_i\,
      s_aclk => s_aclk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_chip2chip_0_rd_logic_49
    port map (
      E(0) => p_14_out,
      I1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      I2(0) => Q(0),
      I3(7 downto 0) => p_1_out(7 downto 0),
      O1 => O2,
      O2(4 downto 0) => rd_pntr_plus1(7 downto 3),
      O3(0) => p_15_out,
      O4 => \n_9_gntv_or_sync_fifo.gl0.rd\,
      O5(7 downto 0) => p_20_out(7 downto 0),
      O6 => \n_18_gntv_or_sync_fifo.gl0.rd\,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      aw_ch_data_ready => aw_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_chip2chip_0_wr_logic_50
    port map (
      I1 => \^o1\,
      I2 => \n_10_gntv_or_sync_fifo.gcx.clkx\,
      I3(0) => WR_RST,
      O1 => \n_0_gntv_or_sync_fifo.gl0.wr\,
      O2(7 downto 0) => p_8_out(7 downto 0),
      O3(0) => p_0_out(0),
      O4(7 downto 0) => p_9_out(7 downto 0),
      Q(6 downto 0) => wr_pntr_plus2(7 downto 1),
      WEBWE(0) => \n_8_gntv_or_sync_fifo.gl0.wr\,
      ram_full_i => \gwas.wsts/ram_full_i\,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
\gntv_or_sync_fifo.mem\: entity work.axi_chip2chip_0_memory
    port map (
      DIADI(17 downto 0) => DIADI(17 downto 0),
      E(0) => p_15_out,
      O3(51 downto 0) => O3(51 downto 0),
      O4(7 downto 0) => p_9_out(7 downto 0),
      O5(7 downto 0) => p_20_out(7 downto 0),
      Q(0) => rd_rst_i(0),
      WEBWE(0) => \n_8_gntv_or_sync_fifo.gl0.wr\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.axi_chip2chip_0_reset_blk_ramfifo_51
    port map (
      O1 => \^o1\,
      O2(2) => RD_RST,
      O2(1 downto 0) => rd_rst_i(1 downto 0),
      Q(1) => WR_RST,
      Q(0) => wr_rst_i(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_full_gen_i => \^rst_full_gen_i\,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_fifo_generator_ramfifo_68 is
  port (
    O1 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    rst_d2 : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ar_ch_data_ready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_fifo_generator_ramfifo_68 : entity is "fifo_generator_ramfifo";
end axi_chip2chip_0_fifo_generator_ramfifo_68;

architecture STRUCTURE of axi_chip2chip_0_fifo_generator_ramfifo_68 is
  signal \gwas.wsts/ram_full_i\ : STD_LOGIC;
  signal \n_0_gntv_or_sync_fifo.gcx.clkx\ : STD_LOGIC;
  signal \n_0_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal n_0_rstblk : STD_LOGIC;
  signal \n_10_gntv_or_sync_fifo.gcx.clkx\ : STD_LOGIC;
  signal \n_18_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal n_2_rstblk : STD_LOGIC;
  signal \n_8_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_9_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.axi_chip2chip_0_clk_x_pntrs_69
    port map (
      E(0) => p_14_out,
      I1 => \n_9_gntv_or_sync_fifo.gl0.rd\,
      I2 => \n_18_gntv_or_sync_fifo.gl0.rd\,
      I3(7 downto 0) => p_8_out(7 downto 0),
      I4(6 downto 0) => wr_pntr_plus2(7 downto 1),
      I5 => \n_0_gntv_or_sync_fifo.gl0.wr\,
      I6(7 downto 0) => p_9_out(7 downto 0),
      I7(7 downto 0) => p_20_out(7 downto 0),
      I8(0) => rd_rst_i(1),
      I9(0) => wr_rst_i(0),
      O1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      O2(7 downto 0) => p_1_out(7 downto 0),
      O3(0) => p_0_out(0),
      O4 => \n_10_gntv_or_sync_fifo.gcx.clkx\,
      Q(4 downto 0) => rd_pntr_plus1(7 downto 3),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      ram_full_i => \gwas.wsts/ram_full_i\,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_chip2chip_0_rd_logic_70
    port map (
      E(0) => p_14_out,
      I1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      I2(0) => Q(0),
      I3(7 downto 0) => p_1_out(7 downto 0),
      O1 => O1,
      O2(4 downto 0) => rd_pntr_plus1(7 downto 3),
      O3(0) => p_15_out,
      O4 => \n_9_gntv_or_sync_fifo.gl0.rd\,
      O5(7 downto 0) => p_20_out(7 downto 0),
      O6 => \n_18_gntv_or_sync_fifo.gl0.rd\,
      Q(1) => n_2_rstblk,
      Q(0) => rd_rst_i(0),
      ar_ch_data_ready => ar_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_chip2chip_0_wr_logic_71
    port map (
      I1 => \n_10_gntv_or_sync_fifo.gcx.clkx\,
      I2(0) => n_0_rstblk,
      O1 => \n_0_gntv_or_sync_fifo.gl0.wr\,
      O2(7 downto 0) => p_8_out(7 downto 0),
      O3(0) => p_0_out(0),
      O4(7 downto 0) => p_9_out(7 downto 0),
      Q(6 downto 0) => wr_pntr_plus2(7 downto 1),
      WEBWE(0) => \n_8_gntv_or_sync_fifo.gl0.wr\,
      ram_full_i => \gwas.wsts/ram_full_i\,
      rst_d2 => rst_d2,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
\gntv_or_sync_fifo.mem\: entity work.axi_chip2chip_0_memory_72
    port map (
      E(0) => p_15_out,
      I1(17 downto 0) => I1(17 downto 0),
      O2(51 downto 0) => O2(51 downto 0),
      O4(7 downto 0) => p_9_out(7 downto 0),
      O5(7 downto 0) => p_20_out(7 downto 0),
      Q(0) => rd_rst_i(0),
      WEBWE(0) => \n_8_gntv_or_sync_fifo.gl0.wr\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.axi_chip2chip_0_reset_blk_ramfifo_73
    port map (
      O1(2) => n_2_rstblk,
      O1(1 downto 0) => rd_rst_i(1 downto 0),
      Q(1) => n_0_rstblk,
      Q(0) => wr_rst_i(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 43 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rst_d2 : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wd_ch_data_ready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \axi_chip2chip_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_fifo_generator_ramfifo__parameterized0\ is
  signal \gwas.wsts/comp1\ : STD_LOGIC;
  signal \gwas.wsts/comp2\ : STD_LOGIC;
  signal \gwas.wsts/ram_full_i\ : STD_LOGIC;
  signal \n_0_gntv_or_sync_fifo.gcx.clkx\ : STD_LOGIC;
  signal n_0_rstblk : STD_LOGIC;
  signal \n_2_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal n_2_rstblk : STD_LOGIC;
  signal \n_4_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_9_gntv_or_sync_fifo.gcx.clkx\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_out_0 : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_9_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\axi_chip2chip_0_clk_x_pntrs__parameterized0\
    port map (
      I1(0) => p_8_out(8),
      I2(0) => wr_pntr_plus2(8),
      I3 => \n_2_gntv_or_sync_fifo.gl0.wr\,
      I4(8 downto 0) => p_9_out(8 downto 0),
      I5(8 downto 0) => p_20_out(8 downto 0),
      I6(0) => rd_rst_i(1),
      I7(0) => wr_rst_i(0),
      O1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      O2 => \n_9_gntv_or_sync_fifo.gcx.clkx\,
      O3(8 downto 0) => p_1_out(8 downto 0),
      Q(7 downto 0) => p_0_out(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      comp1 => \gwas.wsts/comp1\,
      comp2 => \gwas.wsts/comp2\,
      p_1_out => p_1_out_0,
      ram_full_i => \gwas.wsts/ram_full_i\,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_wvalid => s_axi_wvalid
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\axi_chip2chip_0_rd_logic__parameterized0\
    port map (
      E(0) => p_15_out,
      I1(0) => Q(0),
      O1 => O1,
      O2(8 downto 0) => p_20_out(8 downto 0),
      O3(8 downto 0) => p_1_out(8 downto 0),
      Q(1) => n_2_rstblk,
      Q(0) => rd_rst_i(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wd_ch_data_ready => wd_ch_data_ready
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\axi_chip2chip_0_wr_logic__parameterized0\
    port map (
      I1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      I2 => \n_9_gntv_or_sync_fifo.gcx.clkx\,
      I3(7 downto 0) => p_0_out(7 downto 0),
      I4(0) => n_0_rstblk,
      O1 => \n_2_gntv_or_sync_fifo.gl0.wr\,
      O2(0) => p_8_out(8),
      O3(8 downto 0) => p_9_out(8 downto 0),
      Q(0) => wr_pntr_plus2(8),
      WEBWE(0) => \n_4_gntv_or_sync_fifo.gl0.wr\,
      comp1 => \gwas.wsts/comp1\,
      comp2 => \gwas.wsts/comp2\,
      p_1_out => p_1_out_0,
      ram_full_i => \gwas.wsts/ram_full_i\,
      rst_d2 => rst_d2,
      s_aclk => s_aclk,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_chip2chip_0_memory__parameterized0\
    port map (
      E(0) => p_15_out,
      I2(8 downto 0) => I2(8 downto 0),
      O1(43 downto 0) => O2(43 downto 0),
      O2(8 downto 0) => p_20_out(8 downto 0),
      O3(8 downto 0) => p_9_out(8 downto 0),
      Q(0) => rd_rst_i(0),
      WEBWE(0) => \n_4_gntv_or_sync_fifo.gl0.wr\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.axi_chip2chip_0_reset_blk_ramfifo
    port map (
      O1(2) => n_2_rstblk,
      O1(1 downto 0) => rd_rst_i(1 downto 0),
      Q(1) => n_0_rstblk,
      Q(0) => wr_rst_i(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_fifo_generator_ramfifo__parameterized0_14\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    s_aclk : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    pack_data_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_fifo_generator_ramfifo__parameterized0_14\ : entity is "fifo_generator_ramfifo";
end \axi_chip2chip_0_fifo_generator_ramfifo__parameterized0_14\;

architecture STRUCTURE of \axi_chip2chip_0_fifo_generator_ramfifo__parameterized0_14\ is
  signal \^o2\ : STD_LOGIC;
  signal \gras.rsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.wsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n_2_rstblk : STD_LOGIC;
  signal n_4_rstblk : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_20_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rst_full_gen_i\ : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  O2 <= \^o2\;
  rst_full_gen_i <= \^rst_full_gen_i\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.\axi_chip2chip_0_clk_x_pntrs__parameterized0_15\
    port map (
      I1(7 downto 0) => p_8_out(7 downto 0),
      I2(7 downto 0) => wr_pntr_plus2(7 downto 0),
      I3(8 downto 0) => p_20_out(8 downto 0),
      I4(7 downto 0) => rd_pntr_plus1(7 downto 0),
      I5(8 downto 0) => p_9_out(8 downto 0),
      I6(0) => rd_rst_i(1),
      I7(0) => wr_rst_i(0),
      O1(0) => p_1_out(8),
      Q(8 downto 0) => p_0_out(8 downto 0),
      clk_ph_out => clk_ph_out,
      s_aclk => s_aclk,
      v1_reg(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gras.rsts/c0/v1_reg\(3 downto 0),
      v1_reg_2(3 downto 0) => \gras.rsts/c1/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\axi_chip2chip_0_rd_logic__parameterized0_16\
    port map (
      E(0) => p_15_out,
      I1(0) => p_1_out(8),
      O1(8 downto 0) => p_20_out(8 downto 0),
      O2(7 downto 0) => rd_pntr_plus1(7 downto 0),
      Q(1) => n_4_rstblk,
      Q(0) => rd_rst_i(0),
      s_aclk => s_aclk,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(3 downto 0) => \gras.rsts/c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gras.rsts/c1/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\axi_chip2chip_0_wr_logic__parameterized0_17\
    port map (
      E(0) => p_3_out,
      I1 => \^o2\,
      I2(0) => E(0),
      I3(8 downto 0) => p_0_out(8 downto 0),
      I4(0) => n_2_rstblk,
      O1 => O1,
      O2(7 downto 0) => wr_pntr_plus2(7 downto 0),
      O3(0) => O3(0),
      O4(7 downto 0) => p_8_out(7 downto 0),
      O5(8 downto 0) => p_9_out(8 downto 0),
      Q(0) => Q(0),
      clk_ph_out => clk_ph_out,
      rd_ch_data_valid => rd_ch_data_valid,
      rst_full_gen_i => \^rst_full_gen_i\,
      v1_reg(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_chip2chip_0_memory__parameterized0_18\
    port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => p_3_out,
      I1(0) => p_15_out,
      O1(8 downto 0) => p_20_out(8 downto 0),
      O4(40 downto 0) => O4(40 downto 0),
      O5(8 downto 0) => p_9_out(8 downto 0),
      Q(0) => rd_rst_i(0),
      clk_ph_out => clk_ph_out,
      pack_data_out(32 downto 0) => pack_data_out(32 downto 0),
      s_aclk => s_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.axi_chip2chip_0_reset_blk_ramfifo_19
    port map (
      O1(2) => n_4_rstblk,
      O1(1 downto 0) => rd_rst_i(1 downto 0),
      O2 => \^o2\,
      Q(1) => n_2_rstblk,
      Q(0) => wr_rst_i(0),
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      rst_full_gen_i => \^rst_full_gen_i\,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_fifo_generator_top is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 17 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aw_ch_data_ready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_fifo_generator_top : entity is "fifo_generator_top";
end axi_chip2chip_0_fifo_generator_top;

architecture STRUCTURE of axi_chip2chip_0_fifo_generator_top is
begin
\grf.rf\: entity work.axi_chip2chip_0_fifo_generator_ramfifo
    port map (
      DIADI(17 downto 0) => DIADI(17 downto 0),
      O1 => O1,
      O2 => O2,
      O3(51 downto 0) => O3(51 downto 0),
      Q(0) => Q(0),
      aw_ch_data_ready => aw_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_fifo_generator_top_67 is
  port (
    O1 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    rst_d2 : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ar_ch_data_ready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_fifo_generator_top_67 : entity is "fifo_generator_top";
end axi_chip2chip_0_fifo_generator_top_67;

architecture STRUCTURE of axi_chip2chip_0_fifo_generator_top_67 is
begin
\grf.rf\: entity work.axi_chip2chip_0_fifo_generator_ramfifo_68
    port map (
      I1(17 downto 0) => I1(17 downto 0),
      O1 => O1,
      O2(51 downto 0) => O2(51 downto 0),
      Q(0) => Q(0),
      ar_ch_data_ready => ar_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_fifo_generator_top__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 43 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rst_d2 : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wd_ch_data_ready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \axi_chip2chip_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\axi_chip2chip_0_fifo_generator_ramfifo__parameterized0\
    port map (
      I2(8 downto 0) => I2(8 downto 0),
      O1 => O1,
      O2(43 downto 0) => O2(43 downto 0),
      Q(0) => Q(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wd_ch_data_ready => wd_ch_data_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_fifo_generator_top__parameterized0_13\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    s_aclk : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    pack_data_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_fifo_generator_top__parameterized0_13\ : entity is "fifo_generator_top";
end \axi_chip2chip_0_fifo_generator_top__parameterized0_13\;

architecture STRUCTURE of \axi_chip2chip_0_fifo_generator_top__parameterized0_13\ is
begin
\grf.rf\: entity work.\axi_chip2chip_0_fifo_generator_ramfifo__parameterized0_14\
    port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4(40 downto 0) => O4(40 downto 0),
      Q(0) => Q(0),
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      pack_data_out(32 downto 0) => pack_data_out(32 downto 0),
      rd_ch_data_valid => rd_ch_data_valid,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_fifo_generator_v12_0_synth is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 17 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aw_ch_data_ready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_fifo_generator_v12_0_synth : entity is "fifo_generator_v12_0_synth";
end axi_chip2chip_0_fifo_generator_v12_0_synth;

architecture STRUCTURE of axi_chip2chip_0_fifo_generator_v12_0_synth is
begin
\gconvfifo.rf\: entity work.axi_chip2chip_0_fifo_generator_top
    port map (
      DIADI(17 downto 0) => DIADI(17 downto 0),
      O1 => O1,
      O2 => O2,
      O3(51 downto 0) => O3(51 downto 0),
      Q(0) => Q(0),
      aw_ch_data_ready => aw_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_fifo_generator_v12_0_synth_66 is
  port (
    O1 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    rst_d2 : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ar_ch_data_ready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_fifo_generator_v12_0_synth_66 : entity is "fifo_generator_v12_0_synth";
end axi_chip2chip_0_fifo_generator_v12_0_synth_66;

architecture STRUCTURE of axi_chip2chip_0_fifo_generator_v12_0_synth_66 is
begin
\gconvfifo.rf\: entity work.axi_chip2chip_0_fifo_generator_top_67
    port map (
      I1(17 downto 0) => I1(17 downto 0),
      O1 => O1,
      O2(51 downto 0) => O2(51 downto 0),
      Q(0) => Q(0),
      ar_ch_data_ready => ar_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 43 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rst_d2 : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wd_ch_data_ready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized0\ : entity is "fifo_generator_v12_0_synth";
end \axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\axi_chip2chip_0_fifo_generator_top__parameterized0\
    port map (
      I2(8 downto 0) => I2(8 downto 0),
      O1 => O1,
      O2(43 downto 0) => O2(43 downto 0),
      Q(0) => Q(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wd_ch_data_ready => wd_ch_data_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized0_12\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    s_aclk : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    pack_data_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized0_12\ : entity is "fifo_generator_v12_0_synth";
end \axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized0_12\;

architecture STRUCTURE of \axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized0_12\ is
begin
\gconvfifo.rf\: entity work.\axi_chip2chip_0_fifo_generator_top__parameterized0_13\
    port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4(40 downto 0) => O4(40 downto 0),
      Q(0) => Q(0),
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      pack_data_out(32 downto 0) => pack_data_out(32 downto 0),
      rd_ch_data_valid => rd_ch_data_valid,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_fifo_generator_v12_0 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 17 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aw_ch_data_ready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_fifo_generator_v12_0 : entity is "fifo_generator_v12_0";
end axi_chip2chip_0_fifo_generator_v12_0;

architecture STRUCTURE of axi_chip2chip_0_fifo_generator_v12_0 is
begin
inst_fifo_gen: entity work.axi_chip2chip_0_fifo_generator_v12_0_synth
    port map (
      DIADI(17 downto 0) => DIADI(17 downto 0),
      O1 => O1,
      O2 => O2,
      O3(51 downto 0) => O3(51 downto 0),
      Q(0) => Q(0),
      aw_ch_data_ready => aw_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_fifo_generator_v12_0_65 is
  port (
    O1 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    rst_d2 : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ar_ch_data_ready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_fifo_generator_v12_0_65 : entity is "fifo_generator_v12_0";
end axi_chip2chip_0_fifo_generator_v12_0_65;

architecture STRUCTURE of axi_chip2chip_0_fifo_generator_v12_0_65 is
begin
inst_fifo_gen: entity work.axi_chip2chip_0_fifo_generator_v12_0_synth_66
    port map (
      I1(17 downto 0) => I1(17 downto 0),
      O1 => O1,
      O2(51 downto 0) => O2(51 downto 0),
      Q(0) => Q(0),
      ar_ch_data_ready => ar_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_fifo_generator_v12_0__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 43 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rst_d2 : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wd_ch_data_ready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_fifo_generator_v12_0__parameterized0\ : entity is "fifo_generator_v12_0";
end \axi_chip2chip_0_fifo_generator_v12_0__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_fifo_generator_v12_0__parameterized0\ is
begin
inst_fifo_gen: entity work.\axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized0\
    port map (
      I2(8 downto 0) => I2(8 downto 0),
      O1 => O1,
      O2(43 downto 0) => O2(43 downto 0),
      Q(0) => Q(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wd_ch_data_ready => wd_ch_data_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_fifo_generator_v12_0__parameterized0_11\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    s_aclk : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    pack_data_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_fifo_generator_v12_0__parameterized0_11\ : entity is "fifo_generator_v12_0";
end \axi_chip2chip_0_fifo_generator_v12_0__parameterized0_11\;

architecture STRUCTURE of \axi_chip2chip_0_fifo_generator_v12_0__parameterized0_11\ is
begin
inst_fifo_gen: entity work.\axi_chip2chip_0_fifo_generator_v12_0_synth__parameterized0_12\
    port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4(40 downto 0) => O4(40 downto 0),
      Q(0) => Q(0),
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      pack_data_out(32 downto 0) => pack_data_out(32 downto 0),
      rd_ch_data_valid => rd_ch_data_valid,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 17 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aw_ch_data_ready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo : entity is "axi_chip2chip_v4_2_async_fifo";
end axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo is
begin
U0: entity work.axi_chip2chip_0_fifo_generator_v12_0
    port map (
      DIADI(17 downto 0) => DIADI(17 downto 0),
      O1 => O1,
      O2 => O2,
      O3(51 downto 0) => O3(51 downto 0),
      Q(0) => Q(0),
      aw_ch_data_ready => aw_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo_63 is
  port (
    O1 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    rst_d2 : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ar_ch_data_ready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo_63 : entity is "axi_chip2chip_v4_2_async_fifo";
end axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo_63;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo_63 is
begin
U0: entity work.axi_chip2chip_0_fifo_generator_v12_0_65
    port map (
      I1(17 downto 0) => I1(17 downto 0),
      O1 => O1,
      O2(51 downto 0) => O2(51 downto 0),
      Q(0) => Q(0),
      ar_ch_data_ready => ar_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 43 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rst_d2 : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wd_ch_data_ready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized0\ : entity is "axi_chip2chip_v4_2_async_fifo";
end \axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized0\ is
begin
U0: entity work.\axi_chip2chip_0_fifo_generator_v12_0__parameterized0\
    port map (
      I2(8 downto 0) => I2(8 downto 0),
      O1 => O1,
      O2(43 downto 0) => O2(43 downto 0),
      Q(0) => Q(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wd_ch_data_ready => wd_ch_data_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized0_10\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    s_aclk : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    pack_data_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized0_10\ : entity is "axi_chip2chip_v4_2_async_fifo";
end \axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized0_10\;

architecture STRUCTURE of \axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized0_10\ is
begin
U0: entity work.\axi_chip2chip_0_fifo_generator_v12_0__parameterized0_11\
    port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4(40 downto 0) => O4(40 downto 0),
      Q(0) => Q(0),
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      pack_data_out(32 downto 0) => pack_data_out(32 downto 0),
      rd_ch_data_valid => rd_ch_data_valid,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    rst_d2 : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ar_ch_data_ready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    tx_user_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo : entity is "axi_chip2chip_v4_2_awr_fifo";
end axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo is
  signal p_0_in : STD_LOGIC;
  signal unpack_data_in : STD_LOGIC_VECTOR ( 51 downto 0 );
begin
axi_chip2chip_async_fifo_inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo_63
    port map (
      I1(17 downto 0) => I1(17 downto 0),
      O1 => O1,
      O2(51 downto 0) => unpack_data_in(51 downto 0),
      Q(0) => p_0_in,
      ar_ch_data_ready => ar_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
axi_chip2chip_unpacker_inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_unpacker_64
    port map (
      E(0) => E(0),
      I1(51 downto 0) => unpack_data_in(51 downto 0),
      O1(0) => p_0_in,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(0) => Q(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      tx_user_reset => tx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo_1 is
  port (
    rst_d2 : out STD_LOGIC;
    empty_fwft_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 17 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aw_ch_data_ready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    tx_user_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo_1 : entity is "axi_chip2chip_v4_2_awr_fifo";
end axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo_1;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo_1 is
  signal p_0_in : STD_LOGIC;
  signal unpack_data_in : STD_LOGIC_VECTOR ( 51 downto 0 );
begin
axi_chip2chip_async_fifo_inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo
    port map (
      DIADI(17 downto 0) => DIADI(17 downto 0),
      O1 => rst_d2,
      O2 => empty_fwft_i,
      O3(51 downto 0) => unpack_data_in(51 downto 0),
      Q(0) => p_0_in,
      aw_ch_data_ready => aw_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
axi_chip2chip_unpacker_inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_unpacker
    port map (
      E(0) => E(0),
      O1 => O1,
      O10 => O8,
      O11 => O9,
      O12 => O10,
      O13 => O11,
      O14 => O12,
      O15 => O13,
      O2(0) => p_0_in,
      O3(51 downto 0) => unpack_data_in(51 downto 0),
      O4 => O2,
      O5 => O3,
      O6 => O4,
      O7 => O5,
      O8 => O6,
      O9 => O7,
      Q(0) => Q(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      tx_user_reset => tx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rst_d2 : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wd_ch_data_ready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    tx_user_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo__parameterized0\ : entity is "axi_chip2chip_v4_2_awr_fifo";
end \axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo__parameterized0\;

architecture STRUCTURE of \axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo__parameterized0\ is
  signal p_0_in : STD_LOGIC;
  signal unpack_data_in : STD_LOGIC_VECTOR ( 43 downto 0 );
begin
axi_chip2chip_async_fifo_inst: entity work.\axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized0\
    port map (
      I2(8 downto 0) => I2(8 downto 0),
      O1 => O1,
      O2(43 downto 0) => unpack_data_in(43 downto 0),
      Q(0) => p_0_in,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wd_ch_data_ready => wd_ch_data_ready
    );
axi_chip2chip_unpacker_inst: entity work.\axi_chip2chip_0_axi_chip2chip_v4_2_unpacker__parameterized0\
    port map (
      E(0) => E(0),
      I1(43 downto 0) => unpack_data_in(43 downto 0),
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5(0) => O5(0),
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(0) => p_0_in,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      tx_user_reset => tx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    s_aclk : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo__parameterized1\ : entity is "axi_chip2chip_v4_2_awr_fifo";
end \axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo__parameterized1\;

architecture STRUCTURE of \axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo__parameterized1\ is
  signal p_0_in : STD_LOGIC;
  signal pack_data_out : STD_LOGIC_VECTOR ( 32 downto 0 );
begin
axi_chip2chip_async_fifo_inst: entity work.\axi_chip2chip_0_axi_chip2chip_v4_2_async_fifo__parameterized0_10\
    port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4(40 downto 0) => O4(40 downto 0),
      Q(0) => p_0_in,
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      pack_data_out(32 downto 0) => pack_data_out(32 downto 0),
      rd_ch_data_valid => rd_ch_data_valid,
      rst_full_gen_i => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
axi_chip2chip_packer_inst: entity work.\axi_chip2chip_0_axi_chip2chip_v4_2_packer__parameterized1\
    port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      Q(0) => p_0_in,
      SR(0) => SR(0),
      clk_ph_out => clk_ph_out,
      pack_data_out(32 downto 0) => pack_data_out(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2_master is
  port (
    O1 : out STD_LOGIC;
    tx_ch0_valid : out STD_LOGIC;
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    clk_ph_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    tx_user_reset : in STD_LOGIC;
    I4 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    axi_reset : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_phy_ready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2_master : entity is "axi_chip2chip_v4_2_master";
end axi_chip2chip_0_axi_chip2chip_v4_2_master;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2_master is
  signal ar_ch_data_ready : STD_LOGIC;
  signal aw_ch_data_ready : STD_LOGIC;
  signal \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\ : STD_LOGIC;
  signal \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i\ : STD_LOGIC;
  signal \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i_0\ : STD_LOGIC;
  signal \axi_chip2chip_packer_inst/p_0_in1_in\ : STD_LOGIC;
  signal \axi_chip2chip_unpacker_inst/p_0_in1_in\ : STD_LOGIC;
  signal \axi_chip2chip_unpacker_inst/p_0_in1_in_1\ : STD_LOGIC;
  signal \axi_chip2chip_unpacker_inst/p_0_in1_in_2\ : STD_LOGIC;
  signal br_ch_data_valid : STD_LOGIC;
  signal br_fifo_reset : STD_LOGIC;
  signal calib_pattern : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty_fwft_i : STD_LOGIC;
  signal n_0_RAM_reg_0_63_0_2_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_0_63_3_5_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_0_63_6_6_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_0_63_7_7_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_128_191_0_2_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_128_191_3_5_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_128_191_6_6_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_128_191_7_7_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_192_255_0_2_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_192_255_3_5_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_192_255_6_6_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_192_255_7_7_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_0_2_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_3_5_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_6_6_i_1 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_7_7_i_1 : STD_LOGIC;
  signal n_0_axi_chip2chip_ar_fifo_inst : STD_LOGIC;
  signal n_0_axi_chip2chip_r_fifo_inst : STD_LOGIC;
  signal n_0_axi_chip2chip_w_fifo_inst : STD_LOGIC;
  signal n_10_axi_chip2chip_ar_fifo_inst : STD_LOGIC;
  signal n_10_axi_chip2chip_aw_fifo_inst : STD_LOGIC;
  signal n_10_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_10_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_10_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_10_axi_chip2chip_w_fifo_inst : STD_LOGIC;
  signal n_11_axi_chip2chip_ar_fifo_inst : STD_LOGIC;
  signal n_11_axi_chip2chip_aw_fifo_inst : STD_LOGIC;
  signal n_11_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_11_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_11_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_11_axi_chip2chip_w_fifo_inst : STD_LOGIC;
  signal n_12_axi_chip2chip_ar_fifo_inst : STD_LOGIC;
  signal n_12_axi_chip2chip_aw_fifo_inst : STD_LOGIC;
  signal n_12_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_12_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_12_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_13_axi_chip2chip_ar_fifo_inst : STD_LOGIC;
  signal n_13_axi_chip2chip_aw_fifo_inst : STD_LOGIC;
  signal n_13_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_13_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_13_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_14_axi_chip2chip_aw_fifo_inst : STD_LOGIC;
  signal n_14_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_14_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_15_axi_chip2chip_aw_fifo_inst : STD_LOGIC;
  signal n_15_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_15_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_16_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_16_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_17_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_17_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_18_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_18_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_19_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_1_axi_chip2chip_ar_fifo_inst : STD_LOGIC;
  signal n_1_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_1_axi_chip2chip_r_fifo_inst : STD_LOGIC;
  signal n_1_axi_chip2chip_w_fifo_inst : STD_LOGIC;
  signal n_20_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_21_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_22_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_23_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_24_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_25_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_26_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_27_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_28_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_29_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_2_axi_chip2chip_ar_fifo_inst : STD_LOGIC;
  signal n_2_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_2_axi_chip2chip_w_fifo_inst : STD_LOGIC;
  signal n_30_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_31_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_32_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_33_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_34_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_35_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_36_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_37_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_38_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_3_axi_chip2chip_ar_fifo_inst : STD_LOGIC;
  signal n_3_axi_chip2chip_aw_fifo_inst : STD_LOGIC;
  signal n_3_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_3_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_3_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_3_axi_chip2chip_w_fifo_inst : STD_LOGIC;
  signal n_4_axi_chip2chip_ar_fifo_inst : STD_LOGIC;
  signal n_4_axi_chip2chip_aw_fifo_inst : STD_LOGIC;
  signal n_4_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_4_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_4_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_4_axi_chip2chip_w_fifo_inst : STD_LOGIC;
  signal \n_4_sio_io_stage.axi_chip2chip_cir_buf_inst\ : STD_LOGIC;
  signal n_5_axi_chip2chip_ar_fifo_inst : STD_LOGIC;
  signal n_5_axi_chip2chip_aw_fifo_inst : STD_LOGIC;
  signal n_5_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_5_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_5_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_5_axi_chip2chip_w_fifo_inst : STD_LOGIC;
  signal \n_5_sio_io_stage.axi_chip2chip_cir_buf_inst\ : STD_LOGIC;
  signal n_6_axi_chip2chip_ar_fifo_inst : STD_LOGIC;
  signal n_6_axi_chip2chip_aw_fifo_inst : STD_LOGIC;
  signal n_6_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_6_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_6_axi_chip2chip_w_fifo_inst : STD_LOGIC;
  signal n_7_axi_chip2chip_ar_fifo_inst : STD_LOGIC;
  signal n_7_axi_chip2chip_aw_fifo_inst : STD_LOGIC;
  signal n_7_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_7_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_7_axi_chip2chip_tdm_inst : STD_LOGIC;
  signal n_7_axi_chip2chip_w_fifo_inst : STD_LOGIC;
  signal n_8_axi_chip2chip_ar_fifo_inst : STD_LOGIC;
  signal n_8_axi_chip2chip_aw_fifo_inst : STD_LOGIC;
  signal n_8_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_8_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_8_axi_chip2chip_tdm_inst : STD_LOGIC;
  signal n_8_axi_chip2chip_w_fifo_inst : STD_LOGIC;
  signal n_9_axi_chip2chip_ar_fifo_inst : STD_LOGIC;
  signal n_9_axi_chip2chip_aw_fifo_inst : STD_LOGIC;
  signal n_9_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_9_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_9_axi_chip2chip_w_fifo_inst : STD_LOGIC;
  signal next_int_ch1_ready : STD_LOGIC;
  signal next_int_ch2_ready : STD_LOGIC;
  signal next_int_ch3_ready : STD_LOGIC;
  signal one_hot_ss : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC;
  signal rd_ch_data_valid : STD_LOGIC;
  signal rst_d2 : STD_LOGIC;
  signal rx_intr_data : STD_LOGIC;
  signal rx_user_data_flop : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rx_user_data_flop__0\ : STD_LOGIC_VECTOR ( 17 downto 2 );
  signal rx_user_data_valid_flop : STD_LOGIC;
  signal send_ch0 : STD_LOGIC;
  signal slot_select : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tdm_data_out : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal tx_ch0_ready : STD_LOGIC;
  signal \^tx_ch0_valid\ : STD_LOGIC;
  signal wd_ch_data_ready : STD_LOGIC;
  signal wd_ch_fc : STD_LOGIC;
begin
  tx_ch0_valid <= \^tx_ch0_valid\;
RAM_reg_0_63_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => n_1_axi_chip2chip_b_fifo_inst,
      I1 => br_ch_data_valid,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      O => n_0_RAM_reg_0_63_0_2_i_1
    );
RAM_reg_0_63_3_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => n_1_axi_chip2chip_b_fifo_inst,
      I1 => br_ch_data_valid,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      O => n_0_RAM_reg_0_63_3_5_i_1
    );
RAM_reg_0_63_6_6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => n_1_axi_chip2chip_b_fifo_inst,
      I1 => br_ch_data_valid,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      O => n_0_RAM_reg_0_63_6_6_i_1
    );
RAM_reg_0_63_7_7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => n_1_axi_chip2chip_b_fifo_inst,
      I1 => br_ch_data_valid,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      O => n_0_RAM_reg_0_63_7_7_i_1
    );
RAM_reg_128_191_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I1 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => br_ch_data_valid,
      I4 => n_1_axi_chip2chip_b_fifo_inst,
      O => n_0_RAM_reg_128_191_0_2_i_1
    );
RAM_reg_128_191_3_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I1 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => br_ch_data_valid,
      I4 => n_1_axi_chip2chip_b_fifo_inst,
      O => n_0_RAM_reg_128_191_3_5_i_1
    );
RAM_reg_128_191_6_6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I1 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => br_ch_data_valid,
      I4 => n_1_axi_chip2chip_b_fifo_inst,
      O => n_0_RAM_reg_128_191_6_6_i_1
    );
RAM_reg_128_191_7_7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I1 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => br_ch_data_valid,
      I4 => n_1_axi_chip2chip_b_fifo_inst,
      O => n_0_RAM_reg_128_191_7_7_i_1
    );
RAM_reg_192_255_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => n_1_axi_chip2chip_b_fifo_inst,
      I1 => br_ch_data_valid,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      O => n_0_RAM_reg_192_255_0_2_i_1
    );
RAM_reg_192_255_3_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => n_1_axi_chip2chip_b_fifo_inst,
      I1 => br_ch_data_valid,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      O => n_0_RAM_reg_192_255_3_5_i_1
    );
RAM_reg_192_255_6_6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => n_1_axi_chip2chip_b_fifo_inst,
      I1 => br_ch_data_valid,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      O => n_0_RAM_reg_192_255_6_6_i_1
    );
RAM_reg_192_255_7_7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => n_1_axi_chip2chip_b_fifo_inst,
      I1 => br_ch_data_valid,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      O => n_0_RAM_reg_192_255_7_7_i_1
    );
RAM_reg_64_127_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      I1 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => br_ch_data_valid,
      I4 => n_1_axi_chip2chip_b_fifo_inst,
      O => n_0_RAM_reg_64_127_0_2_i_1
    );
RAM_reg_64_127_3_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      I1 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => br_ch_data_valid,
      I4 => n_1_axi_chip2chip_b_fifo_inst,
      O => n_0_RAM_reg_64_127_3_5_i_1
    );
RAM_reg_64_127_6_6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      I1 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => br_ch_data_valid,
      I4 => n_1_axi_chip2chip_b_fifo_inst,
      O => n_0_RAM_reg_64_127_6_6_i_1
    );
RAM_reg_64_127_7_7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7),
      I1 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(6),
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      I3 => br_ch_data_valid,
      I4 => n_1_axi_chip2chip_b_fifo_inst,
      O => n_0_RAM_reg_64_127_7_7_i_1
    );
aw_fifo_reset_reg: unisim.vcomponents.FDPE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I5,
      PRE => axi_reset,
      Q => br_fifo_reset
    );
axi_chip2chip_ar_fifo_inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo
    port map (
      E(0) => \axi_chip2chip_unpacker_inst/p_0_in1_in_1\,
      I1(17 downto 0) => I1(17 downto 0),
      O1 => n_0_axi_chip2chip_ar_fifo_inst,
      O10 => n_9_axi_chip2chip_ar_fifo_inst,
      O11 => n_10_axi_chip2chip_ar_fifo_inst,
      O12 => n_11_axi_chip2chip_ar_fifo_inst,
      O13 => n_12_axi_chip2chip_ar_fifo_inst,
      O14 => n_13_axi_chip2chip_ar_fifo_inst,
      O2 => n_1_axi_chip2chip_ar_fifo_inst,
      O3 => n_2_axi_chip2chip_ar_fifo_inst,
      O4 => n_3_axi_chip2chip_ar_fifo_inst,
      O5 => n_4_axi_chip2chip_ar_fifo_inst,
      O6 => n_5_axi_chip2chip_ar_fifo_inst,
      O7 => n_6_axi_chip2chip_ar_fifo_inst,
      O8 => n_7_axi_chip2chip_ar_fifo_inst,
      O9 => n_8_axi_chip2chip_ar_fifo_inst,
      Q(0) => slot_select(2),
      ar_ch_data_ready => ar_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_d2 => rst_d2,
      rst_full_gen_i => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i\,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      tx_user_reset => tx_user_reset
    );
axi_chip2chip_aw_fifo_inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo_1
    port map (
      DIADI(17 downto 0) => DIADI(17 downto 0),
      E(0) => \axi_chip2chip_unpacker_inst/p_0_in1_in_2\,
      O1 => n_3_axi_chip2chip_aw_fifo_inst,
      O10 => n_12_axi_chip2chip_aw_fifo_inst,
      O11 => n_13_axi_chip2chip_aw_fifo_inst,
      O12 => n_14_axi_chip2chip_aw_fifo_inst,
      O13 => n_15_axi_chip2chip_aw_fifo_inst,
      O2 => n_4_axi_chip2chip_aw_fifo_inst,
      O3 => n_5_axi_chip2chip_aw_fifo_inst,
      O4 => n_6_axi_chip2chip_aw_fifo_inst,
      O5 => n_7_axi_chip2chip_aw_fifo_inst,
      O6 => n_8_axi_chip2chip_aw_fifo_inst,
      O7 => n_9_axi_chip2chip_aw_fifo_inst,
      O8 => n_10_axi_chip2chip_aw_fifo_inst,
      O9 => n_11_axi_chip2chip_aw_fifo_inst,
      Q(0) => slot_select(1),
      aw_ch_data_ready => aw_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      empty_fwft_i => empty_fwft_i,
      rst_d2 => rst_d2,
      rst_full_gen_i => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i\,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      tx_user_reset => tx_user_reset
    );
axi_chip2chip_b_fifo_inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_b_fifo
    port map (
      D(0) => data_in(1),
      I1 => n_1_axi_chip2chip_r_fifo_inst,
      I10 => n_0_RAM_reg_0_63_6_6_i_1,
      I11 => n_0_RAM_reg_0_63_7_7_i_1,
      I12 => n_0_RAM_reg_64_127_6_6_i_1,
      I13 => n_0_RAM_reg_64_127_7_7_i_1,
      I14 => n_0_RAM_reg_128_191_6_6_i_1,
      I15 => n_0_RAM_reg_128_191_7_7_i_1,
      I16 => n_0_RAM_reg_192_255_6_6_i_1,
      I17 => n_0_RAM_reg_192_255_7_7_i_1,
      I18(7 downto 0) => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(7 downto 0),
      I2 => n_0_RAM_reg_0_63_0_2_i_1,
      I3 => n_0_RAM_reg_64_127_0_2_i_1,
      I4 => n_0_RAM_reg_128_191_0_2_i_1,
      I5 => n_0_RAM_reg_192_255_0_2_i_1,
      I6 => n_0_RAM_reg_0_63_3_5_i_1,
      I7 => n_0_RAM_reg_64_127_3_5_i_1,
      I8 => n_0_RAM_reg_128_191_3_5_i_1,
      I9 => n_0_RAM_reg_192_255_3_5_i_1,
      O1 => n_1_axi_chip2chip_b_fifo_inst,
      O10 => n_13_axi_chip2chip_b_fifo_inst,
      O11 => n_14_axi_chip2chip_b_fifo_inst,
      O12 => n_15_axi_chip2chip_b_fifo_inst,
      O13 => n_16_axi_chip2chip_b_fifo_inst,
      O14 => n_17_axi_chip2chip_b_fifo_inst,
      O15 => n_18_axi_chip2chip_b_fifo_inst,
      O16 => n_19_axi_chip2chip_b_fifo_inst,
      O17 => n_20_axi_chip2chip_b_fifo_inst,
      O18 => n_21_axi_chip2chip_b_fifo_inst,
      O19 => n_22_axi_chip2chip_b_fifo_inst,
      O2 => n_3_axi_chip2chip_b_fifo_inst,
      O20 => n_23_axi_chip2chip_b_fifo_inst,
      O21 => n_24_axi_chip2chip_b_fifo_inst,
      O22 => n_25_axi_chip2chip_b_fifo_inst,
      O23 => n_26_axi_chip2chip_b_fifo_inst,
      O24 => n_27_axi_chip2chip_b_fifo_inst,
      O25 => n_28_axi_chip2chip_b_fifo_inst,
      O26 => n_29_axi_chip2chip_b_fifo_inst,
      O27 => n_30_axi_chip2chip_b_fifo_inst,
      O28 => n_31_axi_chip2chip_b_fifo_inst,
      O29 => n_32_axi_chip2chip_b_fifo_inst,
      O3 => n_4_axi_chip2chip_b_fifo_inst,
      O30 => n_33_axi_chip2chip_b_fifo_inst,
      O31 => n_34_axi_chip2chip_b_fifo_inst,
      O32 => n_35_axi_chip2chip_b_fifo_inst,
      O33 => n_36_axi_chip2chip_b_fifo_inst,
      O34 => n_37_axi_chip2chip_b_fifo_inst,
      O35 => n_38_axi_chip2chip_b_fifo_inst,
      O36(7 downto 0) => O3(7 downto 0),
      O4 => n_5_axi_chip2chip_b_fifo_inst,
      O5(1 downto 0) => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(7 downto 6),
      O6(1 downto 0) => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_9_out\(7 downto 6),
      O7 => n_10_axi_chip2chip_b_fifo_inst,
      O8 => n_11_axi_chip2chip_b_fifo_inst,
      O9 => n_12_axi_chip2chip_b_fifo_inst,
      Q(7) => n_6_axi_chip2chip_decoder_inst,
      Q(6) => n_7_axi_chip2chip_decoder_inst,
      Q(5) => n_8_axi_chip2chip_decoder_inst,
      Q(4) => n_9_axi_chip2chip_decoder_inst,
      Q(3) => n_10_axi_chip2chip_decoder_inst,
      Q(2) => n_11_axi_chip2chip_decoder_inst,
      Q(1) => n_12_axi_chip2chip_decoder_inst,
      Q(0) => n_13_axi_chip2chip_decoder_inst,
      br_ch_data_valid => br_ch_data_valid,
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      p_1_out => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_1_out\,
      rst_full_gen_i => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i_0\,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
axi_chip2chip_ch0_ctrl_inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_ch0_ctrl
    port map (
      D(16) => n_2_axi_chip2chip_ch0_ctrl_inst,
      D(15) => n_3_axi_chip2chip_ch0_ctrl_inst,
      D(14) => n_4_axi_chip2chip_ch0_ctrl_inst,
      D(13) => n_5_axi_chip2chip_ch0_ctrl_inst,
      D(12) => n_6_axi_chip2chip_ch0_ctrl_inst,
      D(11) => n_7_axi_chip2chip_ch0_ctrl_inst,
      D(10) => n_8_axi_chip2chip_ch0_ctrl_inst,
      D(9) => n_9_axi_chip2chip_ch0_ctrl_inst,
      D(8) => n_10_axi_chip2chip_ch0_ctrl_inst,
      D(7) => n_11_axi_chip2chip_ch0_ctrl_inst,
      D(6) => n_12_axi_chip2chip_ch0_ctrl_inst,
      D(5) => n_13_axi_chip2chip_ch0_ctrl_inst,
      D(4) => n_14_axi_chip2chip_ch0_ctrl_inst,
      D(3) => n_15_axi_chip2chip_ch0_ctrl_inst,
      D(2) => n_16_axi_chip2chip_ch0_ctrl_inst,
      D(1) => n_17_axi_chip2chip_ch0_ctrl_inst,
      D(0) => n_18_axi_chip2chip_ch0_ctrl_inst,
      E(0) => E(0),
      I1 => n_15_axi_chip2chip_aw_fifo_inst,
      I10 => n_7_axi_chip2chip_aw_fifo_inst,
      I11 => n_5_axi_chip2chip_ar_fifo_inst,
      I12 => n_3_axi_chip2chip_w_fifo_inst,
      I13 => n_1_axi_chip2chip_ar_fifo_inst,
      I14 => n_3_axi_chip2chip_aw_fifo_inst,
      I15 => n_12_axi_chip2chip_aw_fifo_inst,
      I16 => n_10_axi_chip2chip_ar_fifo_inst,
      I17 => n_8_axi_chip2chip_w_fifo_inst,
      I18 => n_8_axi_chip2chip_aw_fifo_inst,
      I19 => n_6_axi_chip2chip_ar_fifo_inst,
      I2 => n_13_axi_chip2chip_ar_fifo_inst,
      I20 => n_4_axi_chip2chip_w_fifo_inst,
      I21 => n_2_axi_chip2chip_ar_fifo_inst,
      I22 => n_4_axi_chip2chip_aw_fifo_inst,
      I23 => n_5_axi_chip2chip_aw_fifo_inst,
      I24 => n_3_axi_chip2chip_ar_fifo_inst,
      I25 => n_1_axi_chip2chip_w_fifo_inst,
      I26(2 downto 0) => Q(2 downto 0),
      I27(1) => \n_4_sio_io_stage.axi_chip2chip_cir_buf_inst\,
      I27(0) => \n_5_sio_io_stage.axi_chip2chip_cir_buf_inst\,
      I28 => n_14_axi_chip2chip_aw_fifo_inst,
      I29 => n_12_axi_chip2chip_ar_fifo_inst,
      I3 => I3,
      I30 => n_10_axi_chip2chip_w_fifo_inst,
      I31 => n_10_axi_chip2chip_aw_fifo_inst,
      I32 => n_8_axi_chip2chip_ar_fifo_inst,
      I33 => n_6_axi_chip2chip_w_fifo_inst,
      I34 => n_6_axi_chip2chip_aw_fifo_inst,
      I35 => n_4_axi_chip2chip_ar_fifo_inst,
      I36 => n_2_axi_chip2chip_w_fifo_inst,
      I37 => n_13_axi_chip2chip_aw_fifo_inst,
      I38 => n_11_axi_chip2chip_ar_fifo_inst,
      I39 => n_9_axi_chip2chip_w_fifo_inst,
      I4 => I4,
      I40 => n_9_axi_chip2chip_aw_fifo_inst,
      I41 => n_7_axi_chip2chip_ar_fifo_inst,
      I42 => n_5_axi_chip2chip_w_fifo_inst,
      I43(0) => I7(0),
      I44(2 downto 0) => D(2 downto 0),
      I45(0) => rx_intr_data,
      I46(3) => n_10_axi_chip2chip_decoder_inst,
      I46(2) => n_11_axi_chip2chip_decoder_inst,
      I46(1) => n_12_axi_chip2chip_decoder_inst,
      I46(0) => n_13_axi_chip2chip_decoder_inst,
      I5 => n_11_axi_chip2chip_w_fifo_inst,
      I6 => I6,
      I7 => n_11_axi_chip2chip_aw_fifo_inst,
      I8 => n_9_axi_chip2chip_ar_fifo_inst,
      I9 => n_7_axi_chip2chip_w_fifo_inst,
      O1 => O1,
      O2(0) => calib_pattern(0),
      O3(0) => one_hot_ss(0),
      O4 => \^tx_ch0_valid\,
      Q(3 downto 0) => slot_select(3 downto 0),
      SR(0) => SR(0),
      axi_c2c_m2s_intr_in(3 downto 0) => axi_c2c_m2s_intr_in(3 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      axi_c2c_s2m_intr_out(3 downto 0) => axi_c2c_s2m_intr_out(3 downto 0),
      axi_reset => axi_reset,
      clk_ph_out => clk_ph_out,
      s_aclk => s_aclk,
      send_ch0 => send_ch0,
      tx_ch0_ready => tx_ch0_ready,
      tx_user_reset => tx_user_reset
    );
axi_chip2chip_decoder_inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_decoder
    port map (
      E(0) => \axi_chip2chip_packer_inst/p_0_in1_in\,
      I1 => n_0_axi_chip2chip_r_fifo_inst,
      I2(17 downto 6) => \rx_user_data_flop__0\(17 downto 6),
      I2(5) => rx_user_data_flop(5),
      I2(4 downto 2) => \rx_user_data_flop__0\(4 downto 2),
      I2(1 downto 0) => rx_user_data_flop(1 downto 0),
      I45(0) => rx_intr_data,
      O1(2 downto 0) => data_in(4 downto 2),
      Q(10) => n_3_axi_chip2chip_decoder_inst,
      Q(9) => n_4_axi_chip2chip_decoder_inst,
      Q(8) => n_5_axi_chip2chip_decoder_inst,
      Q(7) => n_6_axi_chip2chip_decoder_inst,
      Q(6) => n_7_axi_chip2chip_decoder_inst,
      Q(5) => n_8_axi_chip2chip_decoder_inst,
      Q(4) => n_9_axi_chip2chip_decoder_inst,
      Q(3) => n_10_axi_chip2chip_decoder_inst,
      Q(2) => n_11_axi_chip2chip_decoder_inst,
      Q(1) => n_12_axi_chip2chip_decoder_inst,
      Q(0) => n_13_axi_chip2chip_decoder_inst,
      SR(0) => SR(0),
      br_ch_data_valid => br_ch_data_valid,
      clk_ph_out => clk_ph_out,
      rd_ch_data_valid => rd_ch_data_valid,
      rx_phy_ready => rx_phy_ready,
      rx_user_data_valid_flop => rx_user_data_valid_flop
    );
axi_chip2chip_r_fifo_inst: entity work.\axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo__parameterized1\
    port map (
      D(10) => n_3_axi_chip2chip_decoder_inst,
      D(9) => n_4_axi_chip2chip_decoder_inst,
      D(8) => n_5_axi_chip2chip_decoder_inst,
      D(7) => n_6_axi_chip2chip_decoder_inst,
      D(6) => n_7_axi_chip2chip_decoder_inst,
      D(5) => n_8_axi_chip2chip_decoder_inst,
      D(4) => n_9_axi_chip2chip_decoder_inst,
      D(3) => n_10_axi_chip2chip_decoder_inst,
      D(2) => n_11_axi_chip2chip_decoder_inst,
      D(1) => n_12_axi_chip2chip_decoder_inst,
      D(0) => n_13_axi_chip2chip_decoder_inst,
      E(0) => \axi_chip2chip_packer_inst/p_0_in1_in\,
      O1 => n_0_axi_chip2chip_r_fifo_inst,
      O2 => n_1_axi_chip2chip_r_fifo_inst,
      O3(0) => data_in(0),
      O4(40 downto 0) => O2(40 downto 0),
      SR(0) => SR(0),
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      rd_ch_data_valid => rd_ch_data_valid,
      rst_full_gen_i => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i_0\,
      s_aclk => s_aclk,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
axi_chip2chip_tdm_inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_tdm
    port map (
      D(3) => next_int_ch3_ready,
      D(2) => next_int_ch2_ready,
      D(1) => next_int_ch1_ready,
      D(0) => one_hot_ss(0),
      E(0) => \axi_chip2chip_unpacker_inst/p_0_in1_in_2\,
      I1 => n_0_axi_chip2chip_ar_fifo_inst,
      I2 => n_0_axi_chip2chip_w_fifo_inst,
      I3(0) => Q(3),
      I4(0) => calib_pattern(0),
      I5(16) => n_2_axi_chip2chip_ch0_ctrl_inst,
      I5(15) => n_3_axi_chip2chip_ch0_ctrl_inst,
      I5(14) => n_4_axi_chip2chip_ch0_ctrl_inst,
      I5(13) => n_5_axi_chip2chip_ch0_ctrl_inst,
      I5(12) => n_6_axi_chip2chip_ch0_ctrl_inst,
      I5(11) => n_7_axi_chip2chip_ch0_ctrl_inst,
      I5(10) => n_8_axi_chip2chip_ch0_ctrl_inst,
      I5(9) => n_9_axi_chip2chip_ch0_ctrl_inst,
      I5(8) => n_10_axi_chip2chip_ch0_ctrl_inst,
      I5(7) => n_11_axi_chip2chip_ch0_ctrl_inst,
      I5(6) => n_12_axi_chip2chip_ch0_ctrl_inst,
      I5(5) => n_13_axi_chip2chip_ch0_ctrl_inst,
      I5(4) => n_14_axi_chip2chip_ch0_ctrl_inst,
      I5(3) => n_15_axi_chip2chip_ch0_ctrl_inst,
      I5(2) => n_16_axi_chip2chip_ch0_ctrl_inst,
      I5(1) => n_17_axi_chip2chip_ch0_ctrl_inst,
      I5(0) => n_18_axi_chip2chip_ch0_ctrl_inst,
      O1(0) => \axi_chip2chip_unpacker_inst/p_0_in1_in_1\,
      O2(0) => \axi_chip2chip_unpacker_inst/p_0_in1_in\,
      O3 => n_7_axi_chip2chip_tdm_inst,
      O4 => n_8_axi_chip2chip_tdm_inst,
      O5(3 downto 0) => slot_select(3 downto 0),
      O6(17 downto 0) => tdm_data_out(17 downto 0),
      Q(0) => wd_ch_fc,
      ar_ch_data_ready => ar_ch_data_ready,
      aw_ch_data_ready => aw_ch_data_ready,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      empty_fwft_i => empty_fwft_i,
      p_1_in => p_1_in,
      send_ch0 => send_ch0,
      tx_ch0_ready => tx_ch0_ready,
      tx_ch0_valid => \^tx_ch0_valid\,
      tx_user_reset => tx_user_reset,
      wd_ch_data_ready => wd_ch_data_ready
    );
axi_chip2chip_w_fifo_inst: entity work.\axi_chip2chip_0_axi_chip2chip_v4_2_awr_fifo__parameterized0\
    port map (
      E(0) => \axi_chip2chip_unpacker_inst/p_0_in1_in\,
      I2(8 downto 0) => I2(8 downto 0),
      O1 => n_0_axi_chip2chip_w_fifo_inst,
      O10 => n_8_axi_chip2chip_w_fifo_inst,
      O11 => n_9_axi_chip2chip_w_fifo_inst,
      O12 => n_10_axi_chip2chip_w_fifo_inst,
      O13 => n_11_axi_chip2chip_w_fifo_inst,
      O2 => n_1_axi_chip2chip_w_fifo_inst,
      O3 => n_2_axi_chip2chip_w_fifo_inst,
      O4 => n_3_axi_chip2chip_w_fifo_inst,
      O5(0) => slot_select(3),
      O6 => n_4_axi_chip2chip_w_fifo_inst,
      O7 => n_5_axi_chip2chip_w_fifo_inst,
      O8 => n_6_axi_chip2chip_w_fifo_inst,
      O9 => n_7_axi_chip2chip_w_fifo_inst,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      rst_d2 => rst_d2,
      rst_full_gen_i => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i\,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      tx_user_reset => tx_user_reset,
      wd_ch_data_ready => wd_ch_data_ready
    );
\gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_16_axi_chip2chip_b_fifo_inst,
      I1 => n_13_axi_chip2chip_b_fifo_inst,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(7),
      I3 => n_10_axi_chip2chip_b_fifo_inst,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(6),
      I5 => n_3_axi_chip2chip_b_fifo_inst,
      O => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(0)
    );
\gpr1.dout_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_17_axi_chip2chip_b_fifo_inst,
      I1 => n_14_axi_chip2chip_b_fifo_inst,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(7),
      I3 => n_11_axi_chip2chip_b_fifo_inst,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(6),
      I5 => n_4_axi_chip2chip_b_fifo_inst,
      O => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(1)
    );
\gpr1.dout_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_18_axi_chip2chip_b_fifo_inst,
      I1 => n_15_axi_chip2chip_b_fifo_inst,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(7),
      I3 => n_12_axi_chip2chip_b_fifo_inst,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(6),
      I5 => n_5_axi_chip2chip_b_fifo_inst,
      O => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(2)
    );
\gpr1.dout_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_28_axi_chip2chip_b_fifo_inst,
      I1 => n_25_axi_chip2chip_b_fifo_inst,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(7),
      I3 => n_22_axi_chip2chip_b_fifo_inst,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(6),
      I5 => n_19_axi_chip2chip_b_fifo_inst,
      O => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(3)
    );
\gpr1.dout_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_29_axi_chip2chip_b_fifo_inst,
      I1 => n_26_axi_chip2chip_b_fifo_inst,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(7),
      I3 => n_23_axi_chip2chip_b_fifo_inst,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(6),
      I5 => n_20_axi_chip2chip_b_fifo_inst,
      O => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(4)
    );
\gpr1.dout_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_30_axi_chip2chip_b_fifo_inst,
      I1 => n_27_axi_chip2chip_b_fifo_inst,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(7),
      I3 => n_24_axi_chip2chip_b_fifo_inst,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(6),
      I5 => n_21_axi_chip2chip_b_fifo_inst,
      O => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(5)
    );
\gpr1.dout_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_37_axi_chip2chip_b_fifo_inst,
      I1 => n_35_axi_chip2chip_b_fifo_inst,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(7),
      I3 => n_33_axi_chip2chip_b_fifo_inst,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(6),
      I5 => n_31_axi_chip2chip_b_fifo_inst,
      O => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(6)
    );
\gpr1.dout_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_38_axi_chip2chip_b_fifo_inst,
      I1 => n_36_axi_chip2chip_b_fifo_inst,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(7),
      I3 => n_34_axi_chip2chip_b_fifo_inst,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out\(6),
      I5 => n_32_axi_chip2chip_b_fifo_inst,
      O => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out\(7)
    );
\sio_io_stage.axi_chip2chip_cir_buf_inst\: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_cir_buf
    port map (
      D(2) => next_int_ch3_ready,
      D(1) => next_int_ch2_ready,
      D(0) => next_int_ch1_ready,
      I1 => n_7_axi_chip2chip_tdm_inst,
      I2 => n_0_axi_chip2chip_ar_fifo_inst,
      I3 => n_0_axi_chip2chip_w_fifo_inst,
      I4 => n_8_axi_chip2chip_tdm_inst,
      I5(4 downto 0) => data_in(4 downto 0),
      O1(2) => wd_ch_fc,
      O1(1) => \n_4_sio_io_stage.axi_chip2chip_cir_buf_inst\,
      O1(0) => \n_5_sio_io_stage.axi_chip2chip_cir_buf_inst\,
      Q(0) => Q(3),
      SR(0) => SR(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      clk_ph_out => clk_ph_out,
      empty_fwft_i => empty_fwft_i,
      p_1_in => p_1_in,
      send_ch0 => send_ch0
    );
\sio_io_stage.rx_user_data_flop_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(0),
      Q => rx_user_data_flop(0),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(10),
      Q => \rx_user_data_flop__0\(10),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(11),
      Q => \rx_user_data_flop__0\(11),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(12),
      Q => \rx_user_data_flop__0\(12),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(13),
      Q => \rx_user_data_flop__0\(13),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(14),
      Q => \rx_user_data_flop__0\(14),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(15),
      Q => \rx_user_data_flop__0\(15),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(16),
      Q => \rx_user_data_flop__0\(16),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(17),
      Q => \rx_user_data_flop__0\(17),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(1),
      Q => rx_user_data_flop(1),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(2),
      Q => \rx_user_data_flop__0\(2),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(3),
      Q => \rx_user_data_flop__0\(3),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(4),
      Q => \rx_user_data_flop__0\(4),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(5),
      Q => rx_user_data_flop(5),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(6),
      Q => \rx_user_data_flop__0\(6),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(7),
      Q => \rx_user_data_flop__0\(7),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(8),
      Q => \rx_user_data_flop__0\(8),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_flop_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I8(9),
      Q => \rx_user_data_flop__0\(9),
      R => SR(0)
    );
\sio_io_stage.rx_user_data_valid_flop_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => '1',
      Q => rx_user_data_valid_flop,
      R => SR(0)
    );
\sio_io_stage.tdm_user_data_flop_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(0),
      Q => O4(0),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(10),
      Q => O4(10),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(11),
      Q => O4(11),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(12),
      Q => O4(12),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(13),
      Q => O4(13),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(14),
      Q => O4(14),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(15),
      Q => O4(15),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(16),
      Q => O4(16),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(17),
      Q => O4(17),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(1),
      Q => O4(1),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(2),
      Q => O4(2),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(3),
      Q => O4(3),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(4),
      Q => O4(4),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(5),
      Q => O4(5),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(6),
      Q => O4(6),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(7),
      Q => O4(7),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(8),
      Q => O4(8),
      R => tx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tdm_data_out(9),
      Q => O4(9),
      R => tx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0_axi_chip2chip_v4_2 is
  port (
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_aclk : in STD_LOGIC;
    m_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    axi_c2c_s2m_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_m2s_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    idelay_ref_clk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    axi_c2c_selio_tx_clk_out : out STD_LOGIC;
    axi_c2c_selio_tx_data_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_rx_clk_in : in STD_LOGIC;
    axi_c2c_selio_rx_data_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_tx_diff_clk_out_p : out STD_LOGIC;
    axi_c2c_selio_tx_diff_clk_out_n : out STD_LOGIC;
    axi_c2c_selio_tx_diff_data_out_p : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_tx_diff_data_out_n : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_rx_diff_clk_in_p : in STD_LOGIC;
    axi_c2c_selio_rx_diff_clk_in_n : in STD_LOGIC;
    axi_c2c_selio_rx_diff_data_in_p : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_rx_diff_data_in_n : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_aurora_channel_up : in STD_LOGIC;
    axi_c2c_aurora_tx_tready : in STD_LOGIC;
    axi_c2c_aurora_tx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_tx_tvalid : out STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC;
    aurora_do_cc : out STD_LOGIC;
    aurora_pma_init_in : in STD_LOGIC;
    aurora_init_clk : in STD_LOGIC;
    aurora_pma_init_out : out STD_LOGIC;
    aurora_mmcm_not_locked : in STD_LOGIC;
    aurora_reset_pb : out STD_LOGIC;
    axi_c2c_config_error_out : out STD_LOGIC;
    axi_c2c_link_status_out : out STD_LOGIC;
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC;
    m_aclk_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_arprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    m_axi_lite_aclk : in STD_LOGIC;
    m_axi_lite_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_awprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_awvalid : out STD_LOGIC;
    m_axi_lite_awready : in STD_LOGIC;
    m_axi_lite_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_lite_wvalid : out STD_LOGIC;
    m_axi_lite_wready : in STD_LOGIC;
    m_axi_lite_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_bvalid : in STD_LOGIC;
    m_axi_lite_bready : out STD_LOGIC;
    m_axi_lite_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_arprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_arvalid : out STD_LOGIC;
    m_axi_lite_arready : in STD_LOGIC;
    m_axi_lite_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_rvalid : in STD_LOGIC;
    m_axi_lite_rready : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is "yes";
  attribute C_FAMILY : string;
  attribute C_FAMILY of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is "zynq";
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is "axi_c2c";
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 0;
  attribute C_MASTER_FPGA : integer;
  attribute C_MASTER_FPGA of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 1;
  attribute C_AXI_BUS_TYPE : integer;
  attribute C_AXI_BUS_TYPE of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 0;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 1;
  attribute C_INTERFACE_MODE : integer;
  attribute C_INTERFACE_MODE of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 2;
  attribute C_NUM_OF_IO : integer;
  attribute C_NUM_OF_IO of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 20;
  attribute C_SELECTIO_PHY_CLK : integer;
  attribute C_SELECTIO_PHY_CLK of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 100;
  attribute C_INCLUDE_AXILITE : integer;
  attribute C_INCLUDE_AXILITE of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 0;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 6;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 4;
  attribute C_DISABLE_DESKEW : integer;
  attribute C_DISABLE_DESKEW of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 0;
  attribute C_DISABLE_CLK_SHIFT : integer;
  attribute C_DISABLE_CLK_SHIFT of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 0;
  attribute C_USE_DIFF_CLK : integer;
  attribute C_USE_DIFF_CLK of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 0;
  attribute C_USE_DIFF_IO : integer;
  attribute C_USE_DIFF_IO of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 0;
  attribute C_AURORA_WIDTH : integer;
  attribute C_AURORA_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 64;
  attribute C_ECC_ENABLE : integer;
  attribute C_ECC_ENABLE of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 1;
  attribute C_AXI_STB_WIDTH : integer;
  attribute C_AXI_STB_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 4;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 32;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 8;
  attribute C_AXI_SIZE_WIDTH : integer;
  attribute C_AXI_SIZE_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 3;
  attribute C_AXI_BRST_WIDTH : integer;
  attribute C_AXI_BRST_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 2;
  attribute C_AXI_RESP_WIDTH : integer;
  attribute C_AXI_RESP_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 2;
  attribute C_INTERRUPT_WIDTH : integer;
  attribute C_INTERRUPT_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 4;
  attribute C_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_AXI_LITE_ADDR_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 32;
  attribute C_AXI_LITE_PROT_WIDTH : integer;
  attribute C_AXI_LITE_PROT_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 2;
  attribute C_AXI_LITE_DATA_WIDTH : integer;
  attribute C_AXI_LITE_DATA_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 32;
  attribute C_AXI_LITE_STB_WIDTH : integer;
  attribute C_AXI_LITE_STB_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 4;
  attribute C_AXI_LITE_RESP_WIDTH : integer;
  attribute C_AXI_LITE_RESP_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 2;
  attribute C_AXI_SIZE_WIDTH_INTERNAL : integer;
  attribute C_AXI_SIZE_WIDTH_INTERNAL of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 2;
  attribute C_SYNC_STAGE : integer;
  attribute C_SYNC_STAGE of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 3;
  attribute C_PHY_SELECT : integer;
  attribute C_PHY_SELECT of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 0;
  attribute C_SELECTIO_DDR : integer;
  attribute C_SELECTIO_DDR of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 1;
  attribute C_WIDTH_CONVERSION : integer;
  attribute C_WIDTH_CONVERSION of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 4;
  attribute C_SELECTIO_WIDTH : integer;
  attribute C_SELECTIO_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 9;
  attribute PHY_DATA_WIDTH : integer;
  attribute PHY_DATA_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 18;
  attribute ADDR_MUX_RATIO : integer;
  attribute ADDR_MUX_RATIO of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 4;
  attribute DATA_MUX_RATIO : integer;
  attribute DATA_MUX_RATIO of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 4;
  attribute AFIFO_DATA_SIZE : integer;
  attribute AFIFO_DATA_SIZE of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 50;
  attribute AFIFO_DATA_SIZE_M2 : integer;
  attribute AFIFO_DATA_SIZE_M2 of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 0;
  attribute AFIFO_DATA_SIZE_M3 : integer;
  attribute AFIFO_DATA_SIZE_M3 of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 2;
  attribute AFIFO_DATA_SIZE_M4 : integer;
  attribute AFIFO_DATA_SIZE_M4 of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 2;
  attribute AFIFO_WIDTH : integer;
  attribute AFIFO_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 52;
  attribute AFIFO_TIE_WIDTH : integer;
  attribute AFIFO_TIE_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 3;
  attribute WFIFO_DATA_SIZE : integer;
  attribute WFIFO_DATA_SIZE of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 41;
  attribute WFIFO_DATA_SIZE_M2 : integer;
  attribute WFIFO_DATA_SIZE_M2 of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 1;
  attribute WFIFO_DATA_SIZE_M3 : integer;
  attribute WFIFO_DATA_SIZE_M3 of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 2;
  attribute WFIFO_DATA_SIZE_M4 : integer;
  attribute WFIFO_DATA_SIZE_M4 of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 1;
  attribute WFIFO_WIDTH : integer;
  attribute WFIFO_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 44;
  attribute WFIFO_TIE_WIDTH : integer;
  attribute WFIFO_TIE_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 4;
  attribute RFIFO_DATA_SIZE : integer;
  attribute RFIFO_DATA_SIZE of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 41;
  attribute RFIFO_DATA_SIZE_M2 : integer;
  attribute RFIFO_DATA_SIZE_M2 of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 1;
  attribute RFIFO_DATA_SIZE_M3 : integer;
  attribute RFIFO_DATA_SIZE_M3 of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 2;
  attribute RFIFO_DATA_SIZE_M4 : integer;
  attribute RFIFO_DATA_SIZE_M4 of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 1;
  attribute RFIFO_WIDTH : integer;
  attribute RFIFO_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 44;
  attribute RFIFO_TIE_WIDTH : integer;
  attribute RFIFO_TIE_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 4;
  attribute BFIFO_DATA_SIZE : integer;
  attribute BFIFO_DATA_SIZE of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 8;
  attribute BFIFO_WIDTH : integer;
  attribute BFIFO_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 8;
  attribute AWB_FC_WIDTH : integer;
  attribute AWB_FC_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 2;
  attribute RB_FC_WIDTH : integer;
  attribute RB_FC_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 3;
  attribute TDM_ID_WIDTH : integer;
  attribute TDM_ID_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 2;
  attribute TDM_VAL_BITS : integer;
  attribute TDM_VAL_BITS of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 1;
  attribute PHY_CTRL_WIDTH : integer;
  attribute PHY_CTRL_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 3;
  attribute AXILITE_WIDTH : integer;
  attribute AXILITE_WIDTH of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_chip2chip_0_axi_chip2chip_v4_2 : entity is "axi_chip2chip_v4_2";
end axi_chip2chip_0_axi_chip2chip_v4_2;

architecture STRUCTURE of axi_chip2chip_0_axi_chip2chip_v4_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \axi_chip2chip_phy_init_inst/aurora_rst_out_cdc_to\ : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of \axi_chip2chip_phy_init_inst/aurora_rst_out_cdc_to\ : signal is "true";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \axi_chip2chip_phy_init_inst/aurora_rst_out_cdc_to\ : signal is std.standard.true;
  signal \axi_chip2chip_phy_init_inst/aurora_rst_out_r1\ : STD_LOGIC;
  attribute async_reg of \axi_chip2chip_phy_init_inst/aurora_rst_out_r1\ : signal is "true";
  attribute DONT_TOUCH of \axi_chip2chip_phy_init_inst/aurora_rst_out_r1\ : signal is std.standard.true;
  signal \axi_chip2chip_phy_init_inst/aurora_rst_out_r2\ : STD_LOGIC;
  attribute async_reg of \axi_chip2chip_phy_init_inst/aurora_rst_out_r2\ : signal is "true";
  attribute DONT_TOUCH of \axi_chip2chip_phy_init_inst/aurora_rst_out_r2\ : signal is std.standard.true;
  signal axi_reset : STD_LOGIC;
  signal \n_0_master_fpga_gen.axi_chip2chip_master_inst\ : STD_LOGIC;
  signal \n_13_master_fpga_gen.axi_chip2chip_master_phy_inst\ : STD_LOGIC;
  signal \n_14_master_fpga_gen.axi_chip2chip_master_phy_inst\ : STD_LOGIC;
  signal \n_15_master_fpga_gen.axi_chip2chip_master_phy_inst\ : STD_LOGIC;
  signal \n_16_master_fpga_gen.axi_chip2chip_master_phy_inst\ : STD_LOGIC;
  signal \n_17_master_fpga_gen.axi_chip2chip_master_phy_inst\ : STD_LOGIC;
  signal \n_18_master_fpga_gen.axi_chip2chip_master_phy_inst\ : STD_LOGIC;
  signal \n_19_master_fpga_gen.axi_chip2chip_master_phy_inst\ : STD_LOGIC;
  signal \n_20_master_fpga_gen.axi_chip2chip_master_phy_inst\ : STD_LOGIC;
  signal \n_8_master_fpga_gen.axi_chip2chip_master_phy_inst\ : STD_LOGIC;
  signal rx_phy_ready : STD_LOGIC;
  signal rx_user_clk : STD_LOGIC;
  signal rx_user_data : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rx_user_reset : STD_LOGIC;
  signal tx_ch0_valid : STD_LOGIC;
  signal tx_phy_ctrl : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tx_phy_ready : STD_LOGIC;
  signal tx_user_data : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal tx_user_reset : STD_LOGIC;
begin
  aurora_do_cc <= \<const0>\;
  aurora_pma_init_out <= \<const0>\;
  aurora_reset_pb <= \<const0>\;
  axi_c2c_aurora_tx_tdata(63) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(62) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(61) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(60) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(59) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(58) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(57) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(56) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(55) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(54) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(53) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(52) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(51) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(50) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(49) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(48) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(47) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(46) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(45) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(44) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(43) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(42) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(41) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(40) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(39) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(38) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(37) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(36) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(35) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(34) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(33) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(32) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(31) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(30) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(29) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(28) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(27) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(26) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(25) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(24) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(23) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(22) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(21) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(20) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(19) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(18) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(17) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(16) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(15) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(14) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(13) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(12) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(11) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(10) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(9) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(8) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(7) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(6) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(5) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(0) <= \<const0>\;
  axi_c2c_aurora_tx_tvalid <= \<const0>\;
  axi_c2c_m2s_intr_out(3) <= \<const0>\;
  axi_c2c_m2s_intr_out(2) <= \<const0>\;
  axi_c2c_m2s_intr_out(1) <= \<const0>\;
  axi_c2c_m2s_intr_out(0) <= \<const0>\;
  axi_c2c_selio_tx_diff_clk_out_n <= \<const0>\;
  axi_c2c_selio_tx_diff_clk_out_p <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(8) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(7) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(6) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(5) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(4) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(3) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(2) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(1) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(0) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(8) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(7) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(6) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(5) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(4) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(3) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(2) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(1) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(0) <= \<const0>\;
  m_aclk_out <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arid(5) <= \<const0>\;
  m_axi_arid(4) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awid(5) <= \<const0>\;
  m_axi_awid(4) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_lite_araddr(31) <= \<const0>\;
  m_axi_lite_araddr(30) <= \<const0>\;
  m_axi_lite_araddr(29) <= \<const0>\;
  m_axi_lite_araddr(28) <= \<const0>\;
  m_axi_lite_araddr(27) <= \<const0>\;
  m_axi_lite_araddr(26) <= \<const0>\;
  m_axi_lite_araddr(25) <= \<const0>\;
  m_axi_lite_araddr(24) <= \<const0>\;
  m_axi_lite_araddr(23) <= \<const0>\;
  m_axi_lite_araddr(22) <= \<const0>\;
  m_axi_lite_araddr(21) <= \<const0>\;
  m_axi_lite_araddr(20) <= \<const0>\;
  m_axi_lite_araddr(19) <= \<const0>\;
  m_axi_lite_araddr(18) <= \<const0>\;
  m_axi_lite_araddr(17) <= \<const0>\;
  m_axi_lite_araddr(16) <= \<const0>\;
  m_axi_lite_araddr(15) <= \<const0>\;
  m_axi_lite_araddr(14) <= \<const0>\;
  m_axi_lite_araddr(13) <= \<const0>\;
  m_axi_lite_araddr(12) <= \<const0>\;
  m_axi_lite_araddr(11) <= \<const0>\;
  m_axi_lite_araddr(10) <= \<const0>\;
  m_axi_lite_araddr(9) <= \<const0>\;
  m_axi_lite_araddr(8) <= \<const0>\;
  m_axi_lite_araddr(7) <= \<const0>\;
  m_axi_lite_araddr(6) <= \<const0>\;
  m_axi_lite_araddr(5) <= \<const0>\;
  m_axi_lite_araddr(4) <= \<const0>\;
  m_axi_lite_araddr(3) <= \<const0>\;
  m_axi_lite_araddr(2) <= \<const0>\;
  m_axi_lite_araddr(1) <= \<const0>\;
  m_axi_lite_araddr(0) <= \<const0>\;
  m_axi_lite_arprot(1) <= \<const0>\;
  m_axi_lite_arprot(0) <= \<const0>\;
  m_axi_lite_arvalid <= \<const0>\;
  m_axi_lite_awaddr(31) <= \<const0>\;
  m_axi_lite_awaddr(30) <= \<const0>\;
  m_axi_lite_awaddr(29) <= \<const0>\;
  m_axi_lite_awaddr(28) <= \<const0>\;
  m_axi_lite_awaddr(27) <= \<const0>\;
  m_axi_lite_awaddr(26) <= \<const0>\;
  m_axi_lite_awaddr(25) <= \<const0>\;
  m_axi_lite_awaddr(24) <= \<const0>\;
  m_axi_lite_awaddr(23) <= \<const0>\;
  m_axi_lite_awaddr(22) <= \<const0>\;
  m_axi_lite_awaddr(21) <= \<const0>\;
  m_axi_lite_awaddr(20) <= \<const0>\;
  m_axi_lite_awaddr(19) <= \<const0>\;
  m_axi_lite_awaddr(18) <= \<const0>\;
  m_axi_lite_awaddr(17) <= \<const0>\;
  m_axi_lite_awaddr(16) <= \<const0>\;
  m_axi_lite_awaddr(15) <= \<const0>\;
  m_axi_lite_awaddr(14) <= \<const0>\;
  m_axi_lite_awaddr(13) <= \<const0>\;
  m_axi_lite_awaddr(12) <= \<const0>\;
  m_axi_lite_awaddr(11) <= \<const0>\;
  m_axi_lite_awaddr(10) <= \<const0>\;
  m_axi_lite_awaddr(9) <= \<const0>\;
  m_axi_lite_awaddr(8) <= \<const0>\;
  m_axi_lite_awaddr(7) <= \<const0>\;
  m_axi_lite_awaddr(6) <= \<const0>\;
  m_axi_lite_awaddr(5) <= \<const0>\;
  m_axi_lite_awaddr(4) <= \<const0>\;
  m_axi_lite_awaddr(3) <= \<const0>\;
  m_axi_lite_awaddr(2) <= \<const0>\;
  m_axi_lite_awaddr(1) <= \<const0>\;
  m_axi_lite_awaddr(0) <= \<const0>\;
  m_axi_lite_awprot(1) <= \<const0>\;
  m_axi_lite_awprot(0) <= \<const0>\;
  m_axi_lite_awvalid <= \<const0>\;
  m_axi_lite_bready <= \<const0>\;
  m_axi_lite_rready <= \<const0>\;
  m_axi_lite_wdata(31) <= \<const0>\;
  m_axi_lite_wdata(30) <= \<const0>\;
  m_axi_lite_wdata(29) <= \<const0>\;
  m_axi_lite_wdata(28) <= \<const0>\;
  m_axi_lite_wdata(27) <= \<const0>\;
  m_axi_lite_wdata(26) <= \<const0>\;
  m_axi_lite_wdata(25) <= \<const0>\;
  m_axi_lite_wdata(24) <= \<const0>\;
  m_axi_lite_wdata(23) <= \<const0>\;
  m_axi_lite_wdata(22) <= \<const0>\;
  m_axi_lite_wdata(21) <= \<const0>\;
  m_axi_lite_wdata(20) <= \<const0>\;
  m_axi_lite_wdata(19) <= \<const0>\;
  m_axi_lite_wdata(18) <= \<const0>\;
  m_axi_lite_wdata(17) <= \<const0>\;
  m_axi_lite_wdata(16) <= \<const0>\;
  m_axi_lite_wdata(15) <= \<const0>\;
  m_axi_lite_wdata(14) <= \<const0>\;
  m_axi_lite_wdata(13) <= \<const0>\;
  m_axi_lite_wdata(12) <= \<const0>\;
  m_axi_lite_wdata(11) <= \<const0>\;
  m_axi_lite_wdata(10) <= \<const0>\;
  m_axi_lite_wdata(9) <= \<const0>\;
  m_axi_lite_wdata(8) <= \<const0>\;
  m_axi_lite_wdata(7) <= \<const0>\;
  m_axi_lite_wdata(6) <= \<const0>\;
  m_axi_lite_wdata(5) <= \<const0>\;
  m_axi_lite_wdata(4) <= \<const0>\;
  m_axi_lite_wdata(3) <= \<const0>\;
  m_axi_lite_wdata(2) <= \<const0>\;
  m_axi_lite_wdata(1) <= \<const0>\;
  m_axi_lite_wdata(0) <= \<const0>\;
  m_axi_lite_wstrb(3) <= \<const0>\;
  m_axi_lite_wstrb(2) <= \<const0>\;
  m_axi_lite_wstrb(1) <= \<const0>\;
  m_axi_lite_wstrb(0) <= \<const0>\;
  m_axi_lite_wvalid <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(3) <= \<const0>\;
  m_axi_wuser(2) <= \<const0>\;
  m_axi_wuser(1) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  s_axi_lite_arready <= \<const0>\;
  s_axi_lite_awready <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_bvalid <= \<const0>\;
  s_axi_lite_rdata(31) <= \<const0>\;
  s_axi_lite_rdata(30) <= \<const0>\;
  s_axi_lite_rdata(29) <= \<const0>\;
  s_axi_lite_rdata(28) <= \<const0>\;
  s_axi_lite_rdata(27) <= \<const0>\;
  s_axi_lite_rdata(26) <= \<const0>\;
  s_axi_lite_rdata(25) <= \<const0>\;
  s_axi_lite_rdata(24) <= \<const0>\;
  s_axi_lite_rdata(23) <= \<const0>\;
  s_axi_lite_rdata(22) <= \<const0>\;
  s_axi_lite_rdata(21) <= \<const0>\;
  s_axi_lite_rdata(20) <= \<const0>\;
  s_axi_lite_rdata(19) <= \<const0>\;
  s_axi_lite_rdata(18) <= \<const0>\;
  s_axi_lite_rdata(17) <= \<const0>\;
  s_axi_lite_rdata(16) <= \<const0>\;
  s_axi_lite_rdata(15) <= \<const0>\;
  s_axi_lite_rdata(14) <= \<const0>\;
  s_axi_lite_rdata(13) <= \<const0>\;
  s_axi_lite_rdata(12) <= \<const0>\;
  s_axi_lite_rdata(11) <= \<const0>\;
  s_axi_lite_rdata(10) <= \<const0>\;
  s_axi_lite_rdata(9) <= \<const0>\;
  s_axi_lite_rdata(8) <= \<const0>\;
  s_axi_lite_rdata(7) <= \<const0>\;
  s_axi_lite_rdata(6) <= \<const0>\;
  s_axi_lite_rdata(5) <= \<const0>\;
  s_axi_lite_rdata(4) <= \<const0>\;
  s_axi_lite_rdata(3) <= \<const0>\;
  s_axi_lite_rdata(2) <= \<const0>\;
  s_axi_lite_rdata(1) <= \<const0>\;
  s_axi_lite_rdata(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_rvalid <= \<const0>\;
  s_axi_lite_wready <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\master_fpga_gen.axi_chip2chip_master_inst\: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_master
    port map (
      D(2) => \n_16_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      D(1) => \n_17_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      D(0) => \n_18_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      DIADI(17 downto 16) => s_axi_awburst(1 downto 0),
      DIADI(15 downto 14) => s_axi_awsize(1 downto 0),
      DIADI(13 downto 6) => s_axi_awlen(7 downto 0),
      DIADI(5 downto 0) => s_axi_awid(5 downto 0),
      E(0) => \n_13_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      I1(17 downto 16) => s_axi_arburst(1 downto 0),
      I1(15 downto 14) => s_axi_arsize(1 downto 0),
      I1(13 downto 6) => s_axi_arlen(7 downto 0),
      I1(5 downto 0) => s_axi_arid(5 downto 0),
      I2(8 downto 5) => s_axi_wstrb(3 downto 0),
      I2(4) => s_axi_wlast,
      I2(3 downto 0) => s_axi_wuser(3 downto 0),
      I3 => \n_20_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      I4 => \n_15_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      I5 => \n_19_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      I6 => \n_8_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      I7(0) => \n_14_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      I8(17 downto 0) => rx_user_data(17 downto 0),
      O1 => \n_0_master_fpga_gen.axi_chip2chip_master_inst\,
      O2(40 downto 9) => s_axi_rdata(31 downto 0),
      O2(8 downto 7) => s_axi_rresp(1 downto 0),
      O2(6) => s_axi_rlast,
      O2(5 downto 0) => s_axi_rid(5 downto 0),
      O3(7 downto 6) => s_axi_bresp(1 downto 0),
      O3(5 downto 0) => s_axi_bid(5 downto 0),
      O4(17 downto 0) => tx_user_data(17 downto 0),
      Q(3) => tx_phy_ready,
      Q(2 downto 0) => tx_phy_ctrl(2 downto 0),
      SR(0) => rx_user_reset,
      axi_c2c_m2s_intr_in(3 downto 0) => axi_c2c_m2s_intr_in(3 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      axi_c2c_s2m_intr_out(3 downto 0) => axi_c2c_s2m_intr_out(3 downto 0),
      axi_reset => axi_reset,
      clk_ph_out => rx_user_clk,
      rx_phy_ready => rx_phy_ready,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      tx_ch0_valid => tx_ch0_valid,
      tx_user_reset => tx_user_reset
    );
\master_fpga_gen.axi_chip2chip_master_phy_inst\: entity work.axi_chip2chip_0_axi_chip2chip_v4_2_phy_if
    port map (
      D(2) => \n_16_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      D(1) => \n_17_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      D(0) => \n_18_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      E(0) => \n_13_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      I1 => \n_0_master_fpga_gen.axi_chip2chip_master_inst\,
      I7(0) => \n_14_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      O1 => \n_8_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      O2 => \n_15_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      O3 => \n_19_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      O4 => \n_20_master_fpga_gen.axi_chip2chip_master_phy_inst\,
      O5(17 downto 0) => rx_user_data(17 downto 0),
      O6(2) => axi_c2c_link_status_out,
      O6(1) => axi_c2c_multi_bit_error_out,
      O6(0) => axi_c2c_config_error_out,
      Q(3) => tx_phy_ready,
      Q(2 downto 0) => tx_phy_ctrl(2 downto 0),
      SR(0) => rx_user_reset,
      aurora_rst_out_cdc_to => \axi_chip2chip_phy_init_inst/aurora_rst_out_cdc_to\,
      aurora_rst_out_r1 => \axi_chip2chip_phy_init_inst/aurora_rst_out_r1\,
      aurora_rst_out_r2 => \axi_chip2chip_phy_init_inst/aurora_rst_out_r2\,
      axi_c2c_link_error_out => axi_c2c_link_error_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      axi_c2c_selio_rx_clk_in => axi_c2c_selio_rx_clk_in,
      axi_c2c_selio_rx_data_in(8 downto 0) => axi_c2c_selio_rx_data_in(8 downto 0),
      axi_c2c_selio_tx_clk_out => axi_c2c_selio_tx_clk_out,
      axi_c2c_selio_tx_data_out(8 downto 0) => axi_c2c_selio_tx_data_out(8 downto 0),
      axi_reset => axi_reset,
      clk_ph_out => rx_user_clk,
      data_in(17 downto 0) => tx_user_data(17 downto 0),
      idelay_ref_clk => idelay_ref_clk,
      rx_phy_ready => rx_phy_ready,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      tx_ch0_valid => tx_ch0_valid,
      tx_user_reset => tx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_chip2chip_0 is
  port (
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    idelay_ref_clk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    axi_c2c_selio_tx_clk_out : out STD_LOGIC;
    axi_c2c_selio_tx_data_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_rx_clk_in : in STD_LOGIC;
    axi_c2c_selio_rx_data_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_link_status_out : out STD_LOGIC;
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of axi_chip2chip_0 : entity is true;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axi_chip2chip_0 : entity is "axi_chip2chip_v4_2,Vivado 2014.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_chip2chip_0 : entity is "axi_chip2chip_0,axi_chip2chip_v4_2,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of axi_chip2chip_0 : entity is "axi_chip2chip_0,axi_chip2chip_v4_2,{x_ipProduct=Vivado 2014.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_chip2chip,x_ipVersion=4.2,x_ipCoreRevision=1,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_INSTANCE=axi_c2c,C_SIMULATION=0,C_MASTER_FPGA=1,C_AXI_BUS_TYPE=0,C_COMMON_CLK=0,C_INTERFACE_TYPE=1,C_INTERFACE_MODE=2,C_NUM_OF_IO=20,C_SELECTIO_PHY_CLK=100,C_INCLUDE_AXILITE=0,C_AXI_DATA_WIDTH=32,C_AXI_ID_WIDTH=6,C_AXI_WUSER_WIDTH=4,C_DISABLE_DESKEW=0,C_DISABLE_CLK_SHIFT=0,C_USE_DIFF_CLK=0,C_USE_DIFF_IO=0,C_AURORA_WIDTH=64,C_ECC_ENABLE=1,C_AXI_STB_WIDTH=4,C_AXI_ADDR_WIDTH=32,C_AXI_LEN_WIDTH=8,C_AXI_SIZE_WIDTH=3,C_AXI_BRST_WIDTH=2,C_AXI_RESP_WIDTH=2,C_INTERRUPT_WIDTH=4,C_AXI_LITE_ADDR_WIDTH=32,C_AXI_LITE_PROT_WIDTH=2,C_AXI_LITE_DATA_WIDTH=32,C_AXI_LITE_STB_WIDTH=4,C_AXI_LITE_RESP_WIDTH=2}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_chip2chip_0 : entity is "yes";
end axi_chip2chip_0;

architecture STRUCTURE of axi_chip2chip_0 is
  signal NLW_inst_aurora_do_cc_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_aurora_pma_init_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_aurora_reset_pb_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_aurora_tx_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_config_error_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_selio_tx_diff_clk_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_selio_tx_diff_clk_out_p_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_aclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_aurora_tx_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_axi_c2c_m2s_intr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_lite_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_lite_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_lite_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_lite_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ADDR_MUX_RATIO : integer;
  attribute ADDR_MUX_RATIO of inst : label is 4;
  attribute AFIFO_DATA_SIZE : integer;
  attribute AFIFO_DATA_SIZE of inst : label is 50;
  attribute AFIFO_DATA_SIZE_M2 : integer;
  attribute AFIFO_DATA_SIZE_M2 of inst : label is 0;
  attribute AFIFO_DATA_SIZE_M3 : integer;
  attribute AFIFO_DATA_SIZE_M3 of inst : label is 2;
  attribute AFIFO_DATA_SIZE_M4 : integer;
  attribute AFIFO_DATA_SIZE_M4 of inst : label is 2;
  attribute AFIFO_TIE_WIDTH : integer;
  attribute AFIFO_TIE_WIDTH of inst : label is 3;
  attribute AFIFO_WIDTH : integer;
  attribute AFIFO_WIDTH of inst : label is 52;
  attribute AWB_FC_WIDTH : integer;
  attribute AWB_FC_WIDTH of inst : label is 2;
  attribute AXILITE_WIDTH : integer;
  attribute AXILITE_WIDTH of inst : label is 20;
  attribute BFIFO_DATA_SIZE : integer;
  attribute BFIFO_DATA_SIZE of inst : label is 8;
  attribute BFIFO_WIDTH : integer;
  attribute BFIFO_WIDTH of inst : label is 8;
  attribute C_AURORA_WIDTH : integer;
  attribute C_AURORA_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_BRST_WIDTH : integer;
  attribute C_AXI_BRST_WIDTH of inst : label is 2;
  attribute C_AXI_BUS_TYPE : integer;
  attribute C_AXI_BUS_TYPE of inst : label is 0;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 6;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of inst : label is 8;
  attribute C_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_AXI_LITE_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_LITE_DATA_WIDTH : integer;
  attribute C_AXI_LITE_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_LITE_PROT_WIDTH : integer;
  attribute C_AXI_LITE_PROT_WIDTH of inst : label is 2;
  attribute C_AXI_LITE_RESP_WIDTH : integer;
  attribute C_AXI_LITE_RESP_WIDTH of inst : label is 2;
  attribute C_AXI_LITE_STB_WIDTH : integer;
  attribute C_AXI_LITE_STB_WIDTH of inst : label is 4;
  attribute C_AXI_RESP_WIDTH : integer;
  attribute C_AXI_RESP_WIDTH of inst : label is 2;
  attribute C_AXI_SIZE_WIDTH : integer;
  attribute C_AXI_SIZE_WIDTH of inst : label is 3;
  attribute C_AXI_SIZE_WIDTH_INTERNAL : integer;
  attribute C_AXI_SIZE_WIDTH_INTERNAL of inst : label is 2;
  attribute C_AXI_STB_WIDTH : integer;
  attribute C_AXI_STB_WIDTH of inst : label is 4;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 4;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of inst : label is 0;
  attribute C_DISABLE_CLK_SHIFT : integer;
  attribute C_DISABLE_CLK_SHIFT of inst : label is 0;
  attribute C_DISABLE_DESKEW : integer;
  attribute C_DISABLE_DESKEW of inst : label is 0;
  attribute C_ECC_ENABLE : integer;
  attribute C_ECC_ENABLE of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_INCLUDE_AXILITE : integer;
  attribute C_INCLUDE_AXILITE of inst : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of inst : label is "axi_c2c";
  attribute C_INTERFACE_MODE : integer;
  attribute C_INTERFACE_MODE of inst : label is 2;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of inst : label is 1;
  attribute C_INTERRUPT_WIDTH : integer;
  attribute C_INTERRUPT_WIDTH of inst : label is 4;
  attribute C_MASTER_FPGA : integer;
  attribute C_MASTER_FPGA of inst : label is 1;
  attribute C_NUM_OF_IO : integer;
  attribute C_NUM_OF_IO of inst : label is 20;
  attribute C_PHY_SELECT : integer;
  attribute C_PHY_SELECT of inst : label is 0;
  attribute C_SELECTIO_DDR : integer;
  attribute C_SELECTIO_DDR of inst : label is 1;
  attribute C_SELECTIO_PHY_CLK : integer;
  attribute C_SELECTIO_PHY_CLK of inst : label is 100;
  attribute C_SELECTIO_WIDTH : integer;
  attribute C_SELECTIO_WIDTH of inst : label is 9;
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of inst : label is 0;
  attribute C_SYNC_STAGE : integer;
  attribute C_SYNC_STAGE of inst : label is 3;
  attribute C_USE_DIFF_CLK : integer;
  attribute C_USE_DIFF_CLK of inst : label is 0;
  attribute C_USE_DIFF_IO : integer;
  attribute C_USE_DIFF_IO of inst : label is 0;
  attribute C_WIDTH_CONVERSION : integer;
  attribute C_WIDTH_CONVERSION of inst : label is 4;
  attribute DATA_MUX_RATIO : integer;
  attribute DATA_MUX_RATIO of inst : label is 4;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute PHY_CTRL_WIDTH : integer;
  attribute PHY_CTRL_WIDTH of inst : label is 3;
  attribute PHY_DATA_WIDTH : integer;
  attribute PHY_DATA_WIDTH of inst : label is 18;
  attribute RB_FC_WIDTH : integer;
  attribute RB_FC_WIDTH of inst : label is 3;
  attribute RFIFO_DATA_SIZE : integer;
  attribute RFIFO_DATA_SIZE of inst : label is 41;
  attribute RFIFO_DATA_SIZE_M2 : integer;
  attribute RFIFO_DATA_SIZE_M2 of inst : label is 1;
  attribute RFIFO_DATA_SIZE_M3 : integer;
  attribute RFIFO_DATA_SIZE_M3 of inst : label is 2;
  attribute RFIFO_DATA_SIZE_M4 : integer;
  attribute RFIFO_DATA_SIZE_M4 of inst : label is 1;
  attribute RFIFO_TIE_WIDTH : integer;
  attribute RFIFO_TIE_WIDTH of inst : label is 4;
  attribute RFIFO_WIDTH : integer;
  attribute RFIFO_WIDTH of inst : label is 44;
  attribute TDM_ID_WIDTH : integer;
  attribute TDM_ID_WIDTH of inst : label is 2;
  attribute TDM_VAL_BITS : integer;
  attribute TDM_VAL_BITS of inst : label is 1;
  attribute WFIFO_DATA_SIZE : integer;
  attribute WFIFO_DATA_SIZE of inst : label is 41;
  attribute WFIFO_DATA_SIZE_M2 : integer;
  attribute WFIFO_DATA_SIZE_M2 of inst : label is 1;
  attribute WFIFO_DATA_SIZE_M3 : integer;
  attribute WFIFO_DATA_SIZE_M3 of inst : label is 2;
  attribute WFIFO_DATA_SIZE_M4 : integer;
  attribute WFIFO_DATA_SIZE_M4 of inst : label is 1;
  attribute WFIFO_TIE_WIDTH : integer;
  attribute WFIFO_TIE_WIDTH of inst : label is 4;
  attribute WFIFO_WIDTH : integer;
  attribute WFIFO_WIDTH of inst : label is 44;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of inst : label is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
begin
inst: entity work.axi_chip2chip_0_axi_chip2chip_v4_2
    port map (
      aurora_do_cc => NLW_inst_aurora_do_cc_UNCONNECTED,
      aurora_init_clk => '0',
      aurora_mmcm_not_locked => '0',
      aurora_pma_init_in => '0',
      aurora_pma_init_out => NLW_inst_aurora_pma_init_out_UNCONNECTED,
      aurora_reset_pb => NLW_inst_aurora_reset_pb_UNCONNECTED,
      axi_c2c_aurora_channel_up => '0',
      axi_c2c_aurora_rx_tdata(63) => '0',
      axi_c2c_aurora_rx_tdata(62) => '0',
      axi_c2c_aurora_rx_tdata(61) => '0',
      axi_c2c_aurora_rx_tdata(60) => '0',
      axi_c2c_aurora_rx_tdata(59) => '0',
      axi_c2c_aurora_rx_tdata(58) => '0',
      axi_c2c_aurora_rx_tdata(57) => '0',
      axi_c2c_aurora_rx_tdata(56) => '0',
      axi_c2c_aurora_rx_tdata(55) => '0',
      axi_c2c_aurora_rx_tdata(54) => '0',
      axi_c2c_aurora_rx_tdata(53) => '0',
      axi_c2c_aurora_rx_tdata(52) => '0',
      axi_c2c_aurora_rx_tdata(51) => '0',
      axi_c2c_aurora_rx_tdata(50) => '0',
      axi_c2c_aurora_rx_tdata(49) => '0',
      axi_c2c_aurora_rx_tdata(48) => '0',
      axi_c2c_aurora_rx_tdata(47) => '0',
      axi_c2c_aurora_rx_tdata(46) => '0',
      axi_c2c_aurora_rx_tdata(45) => '0',
      axi_c2c_aurora_rx_tdata(44) => '0',
      axi_c2c_aurora_rx_tdata(43) => '0',
      axi_c2c_aurora_rx_tdata(42) => '0',
      axi_c2c_aurora_rx_tdata(41) => '0',
      axi_c2c_aurora_rx_tdata(40) => '0',
      axi_c2c_aurora_rx_tdata(39) => '0',
      axi_c2c_aurora_rx_tdata(38) => '0',
      axi_c2c_aurora_rx_tdata(37) => '0',
      axi_c2c_aurora_rx_tdata(36) => '0',
      axi_c2c_aurora_rx_tdata(35) => '0',
      axi_c2c_aurora_rx_tdata(34) => '0',
      axi_c2c_aurora_rx_tdata(33) => '0',
      axi_c2c_aurora_rx_tdata(32) => '0',
      axi_c2c_aurora_rx_tdata(31) => '0',
      axi_c2c_aurora_rx_tdata(30) => '0',
      axi_c2c_aurora_rx_tdata(29) => '0',
      axi_c2c_aurora_rx_tdata(28) => '0',
      axi_c2c_aurora_rx_tdata(27) => '0',
      axi_c2c_aurora_rx_tdata(26) => '0',
      axi_c2c_aurora_rx_tdata(25) => '0',
      axi_c2c_aurora_rx_tdata(24) => '0',
      axi_c2c_aurora_rx_tdata(23) => '0',
      axi_c2c_aurora_rx_tdata(22) => '0',
      axi_c2c_aurora_rx_tdata(21) => '0',
      axi_c2c_aurora_rx_tdata(20) => '0',
      axi_c2c_aurora_rx_tdata(19) => '0',
      axi_c2c_aurora_rx_tdata(18) => '0',
      axi_c2c_aurora_rx_tdata(17) => '0',
      axi_c2c_aurora_rx_tdata(16) => '0',
      axi_c2c_aurora_rx_tdata(15) => '0',
      axi_c2c_aurora_rx_tdata(14) => '0',
      axi_c2c_aurora_rx_tdata(13) => '0',
      axi_c2c_aurora_rx_tdata(12) => '0',
      axi_c2c_aurora_rx_tdata(11) => '0',
      axi_c2c_aurora_rx_tdata(10) => '0',
      axi_c2c_aurora_rx_tdata(9) => '0',
      axi_c2c_aurora_rx_tdata(8) => '0',
      axi_c2c_aurora_rx_tdata(7) => '0',
      axi_c2c_aurora_rx_tdata(6) => '0',
      axi_c2c_aurora_rx_tdata(5) => '0',
      axi_c2c_aurora_rx_tdata(4) => '0',
      axi_c2c_aurora_rx_tdata(3) => '0',
      axi_c2c_aurora_rx_tdata(2) => '0',
      axi_c2c_aurora_rx_tdata(1) => '0',
      axi_c2c_aurora_rx_tdata(0) => '0',
      axi_c2c_aurora_rx_tvalid => '0',
      axi_c2c_aurora_tx_tdata(63 downto 0) => NLW_inst_axi_c2c_aurora_tx_tdata_UNCONNECTED(63 downto 0),
      axi_c2c_aurora_tx_tready => '0',
      axi_c2c_aurora_tx_tvalid => NLW_inst_axi_c2c_aurora_tx_tvalid_UNCONNECTED,
      axi_c2c_config_error_out => NLW_inst_axi_c2c_config_error_out_UNCONNECTED,
      axi_c2c_link_error_out => axi_c2c_link_error_out,
      axi_c2c_link_status_out => axi_c2c_link_status_out,
      axi_c2c_m2s_intr_in(3 downto 0) => axi_c2c_m2s_intr_in(3 downto 0),
      axi_c2c_m2s_intr_out(3 downto 0) => NLW_inst_axi_c2c_m2s_intr_out_UNCONNECTED(3 downto 0),
      axi_c2c_multi_bit_error_out => axi_c2c_multi_bit_error_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      axi_c2c_s2m_intr_in(3) => '0',
      axi_c2c_s2m_intr_in(2) => '0',
      axi_c2c_s2m_intr_in(1) => '0',
      axi_c2c_s2m_intr_in(0) => '0',
      axi_c2c_s2m_intr_out(3 downto 0) => axi_c2c_s2m_intr_out(3 downto 0),
      axi_c2c_selio_rx_clk_in => axi_c2c_selio_rx_clk_in,
      axi_c2c_selio_rx_data_in(8 downto 0) => axi_c2c_selio_rx_data_in(8 downto 0),
      axi_c2c_selio_rx_diff_clk_in_n => '0',
      axi_c2c_selio_rx_diff_clk_in_p => '0',
      axi_c2c_selio_rx_diff_data_in_n(8) => '0',
      axi_c2c_selio_rx_diff_data_in_n(7) => '0',
      axi_c2c_selio_rx_diff_data_in_n(6) => '0',
      axi_c2c_selio_rx_diff_data_in_n(5) => '0',
      axi_c2c_selio_rx_diff_data_in_n(4) => '0',
      axi_c2c_selio_rx_diff_data_in_n(3) => '0',
      axi_c2c_selio_rx_diff_data_in_n(2) => '0',
      axi_c2c_selio_rx_diff_data_in_n(1) => '0',
      axi_c2c_selio_rx_diff_data_in_n(0) => '0',
      axi_c2c_selio_rx_diff_data_in_p(8) => '0',
      axi_c2c_selio_rx_diff_data_in_p(7) => '0',
      axi_c2c_selio_rx_diff_data_in_p(6) => '0',
      axi_c2c_selio_rx_diff_data_in_p(5) => '0',
      axi_c2c_selio_rx_diff_data_in_p(4) => '0',
      axi_c2c_selio_rx_diff_data_in_p(3) => '0',
      axi_c2c_selio_rx_diff_data_in_p(2) => '0',
      axi_c2c_selio_rx_diff_data_in_p(1) => '0',
      axi_c2c_selio_rx_diff_data_in_p(0) => '0',
      axi_c2c_selio_tx_clk_out => axi_c2c_selio_tx_clk_out,
      axi_c2c_selio_tx_data_out(8 downto 0) => axi_c2c_selio_tx_data_out(8 downto 0),
      axi_c2c_selio_tx_diff_clk_out_n => NLW_inst_axi_c2c_selio_tx_diff_clk_out_n_UNCONNECTED,
      axi_c2c_selio_tx_diff_clk_out_p => NLW_inst_axi_c2c_selio_tx_diff_clk_out_p_UNCONNECTED,
      axi_c2c_selio_tx_diff_data_out_n(8 downto 0) => NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED(8 downto 0),
      axi_c2c_selio_tx_diff_data_out_p(8 downto 0) => NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED(8 downto 0),
      idelay_ref_clk => idelay_ref_clk,
      m_aclk => '0',
      m_aclk_out => NLW_inst_m_aclk_out_UNCONNECTED,
      m_aresetn => '1',
      m_axi_araddr(31 downto 0) => NLW_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arid(5 downto 0) => NLW_inst_m_axi_arid_UNCONNECTED(5 downto 0),
      m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arready => '0',
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_arvalid => NLW_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awid(5 downto 0) => NLW_inst_m_axi_awid_UNCONNECTED(5 downto 0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awready => '0',
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awvalid => NLW_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(5) => '0',
      m_axi_bid(4) => '0',
      m_axi_bid(3) => '0',
      m_axi_bid(2) => '0',
      m_axi_bid(1) => '0',
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1) => '0',
      m_axi_bresp(0) => '0',
      m_axi_bvalid => '0',
      m_axi_lite_aclk => '0',
      m_axi_lite_araddr(31 downto 0) => NLW_inst_m_axi_lite_araddr_UNCONNECTED(31 downto 0),
      m_axi_lite_arprot(1 downto 0) => NLW_inst_m_axi_lite_arprot_UNCONNECTED(1 downto 0),
      m_axi_lite_arready => '0',
      m_axi_lite_arvalid => NLW_inst_m_axi_lite_arvalid_UNCONNECTED,
      m_axi_lite_awaddr(31 downto 0) => NLW_inst_m_axi_lite_awaddr_UNCONNECTED(31 downto 0),
      m_axi_lite_awprot(1 downto 0) => NLW_inst_m_axi_lite_awprot_UNCONNECTED(1 downto 0),
      m_axi_lite_awready => '0',
      m_axi_lite_awvalid => NLW_inst_m_axi_lite_awvalid_UNCONNECTED,
      m_axi_lite_bready => NLW_inst_m_axi_lite_bready_UNCONNECTED,
      m_axi_lite_bresp(1) => '0',
      m_axi_lite_bresp(0) => '0',
      m_axi_lite_bvalid => '0',
      m_axi_lite_rdata(31) => '0',
      m_axi_lite_rdata(30) => '0',
      m_axi_lite_rdata(29) => '0',
      m_axi_lite_rdata(28) => '0',
      m_axi_lite_rdata(27) => '0',
      m_axi_lite_rdata(26) => '0',
      m_axi_lite_rdata(25) => '0',
      m_axi_lite_rdata(24) => '0',
      m_axi_lite_rdata(23) => '0',
      m_axi_lite_rdata(22) => '0',
      m_axi_lite_rdata(21) => '0',
      m_axi_lite_rdata(20) => '0',
      m_axi_lite_rdata(19) => '0',
      m_axi_lite_rdata(18) => '0',
      m_axi_lite_rdata(17) => '0',
      m_axi_lite_rdata(16) => '0',
      m_axi_lite_rdata(15) => '0',
      m_axi_lite_rdata(14) => '0',
      m_axi_lite_rdata(13) => '0',
      m_axi_lite_rdata(12) => '0',
      m_axi_lite_rdata(11) => '0',
      m_axi_lite_rdata(10) => '0',
      m_axi_lite_rdata(9) => '0',
      m_axi_lite_rdata(8) => '0',
      m_axi_lite_rdata(7) => '0',
      m_axi_lite_rdata(6) => '0',
      m_axi_lite_rdata(5) => '0',
      m_axi_lite_rdata(4) => '0',
      m_axi_lite_rdata(3) => '0',
      m_axi_lite_rdata(2) => '0',
      m_axi_lite_rdata(1) => '0',
      m_axi_lite_rdata(0) => '0',
      m_axi_lite_rready => NLW_inst_m_axi_lite_rready_UNCONNECTED,
      m_axi_lite_rresp(1) => '0',
      m_axi_lite_rresp(0) => '0',
      m_axi_lite_rvalid => '0',
      m_axi_lite_wdata(31 downto 0) => NLW_inst_m_axi_lite_wdata_UNCONNECTED(31 downto 0),
      m_axi_lite_wready => '0',
      m_axi_lite_wstrb(3 downto 0) => NLW_inst_m_axi_lite_wstrb_UNCONNECTED(3 downto 0),
      m_axi_lite_wvalid => NLW_inst_m_axi_lite_wvalid_UNCONNECTED,
      m_axi_rdata(31) => '0',
      m_axi_rdata(30) => '0',
      m_axi_rdata(29) => '0',
      m_axi_rdata(28) => '0',
      m_axi_rdata(27) => '0',
      m_axi_rdata(26) => '0',
      m_axi_rdata(25) => '0',
      m_axi_rdata(24) => '0',
      m_axi_rdata(23) => '0',
      m_axi_rdata(22) => '0',
      m_axi_rdata(21) => '0',
      m_axi_rdata(20) => '0',
      m_axi_rdata(19) => '0',
      m_axi_rdata(18) => '0',
      m_axi_rdata(17) => '0',
      m_axi_rdata(16) => '0',
      m_axi_rdata(15) => '0',
      m_axi_rdata(14) => '0',
      m_axi_rdata(13) => '0',
      m_axi_rdata(12) => '0',
      m_axi_rdata(11) => '0',
      m_axi_rdata(10) => '0',
      m_axi_rdata(9) => '0',
      m_axi_rdata(8) => '0',
      m_axi_rdata(7) => '0',
      m_axi_rdata(6) => '0',
      m_axi_rdata(5) => '0',
      m_axi_rdata(4) => '0',
      m_axi_rdata(3) => '0',
      m_axi_rdata(2) => '0',
      m_axi_rdata(1) => '0',
      m_axi_rdata(0) => '0',
      m_axi_rid(5) => '0',
      m_axi_rid(4) => '0',
      m_axi_rid(3) => '0',
      m_axi_rid(2) => '0',
      m_axi_rid(1) => '0',
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1) => '0',
      m_axi_rresp(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(31 downto 0) => NLW_inst_m_axi_wdata_UNCONNECTED(31 downto 0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(3 downto 0) => NLW_inst_m_axi_wstrb_UNCONNECTED(3 downto 0),
      m_axi_wuser(3 downto 0) => NLW_inst_m_axi_wuser_UNCONNECTED(3 downto 0),
      m_axi_wvalid => NLW_inst_m_axi_wvalid_UNCONNECTED,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arid(5 downto 0) => s_axi_arid(5 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awid(5 downto 0) => s_axi_awid(5 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(5 downto 0) => s_axi_bid(5 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_lite_aclk => '0',
      s_axi_lite_araddr(31) => '0',
      s_axi_lite_araddr(30) => '0',
      s_axi_lite_araddr(29) => '0',
      s_axi_lite_araddr(28) => '0',
      s_axi_lite_araddr(27) => '0',
      s_axi_lite_araddr(26) => '0',
      s_axi_lite_araddr(25) => '0',
      s_axi_lite_araddr(24) => '0',
      s_axi_lite_araddr(23) => '0',
      s_axi_lite_araddr(22) => '0',
      s_axi_lite_araddr(21) => '0',
      s_axi_lite_araddr(20) => '0',
      s_axi_lite_araddr(19) => '0',
      s_axi_lite_araddr(18) => '0',
      s_axi_lite_araddr(17) => '0',
      s_axi_lite_araddr(16) => '0',
      s_axi_lite_araddr(15) => '0',
      s_axi_lite_araddr(14) => '0',
      s_axi_lite_araddr(13) => '0',
      s_axi_lite_araddr(12) => '0',
      s_axi_lite_araddr(11) => '0',
      s_axi_lite_araddr(10) => '0',
      s_axi_lite_araddr(9) => '0',
      s_axi_lite_araddr(8) => '0',
      s_axi_lite_araddr(7) => '0',
      s_axi_lite_araddr(6) => '0',
      s_axi_lite_araddr(5) => '0',
      s_axi_lite_araddr(4) => '0',
      s_axi_lite_araddr(3) => '0',
      s_axi_lite_araddr(2) => '0',
      s_axi_lite_araddr(1) => '0',
      s_axi_lite_araddr(0) => '0',
      s_axi_lite_arprot(1) => '0',
      s_axi_lite_arprot(0) => '0',
      s_axi_lite_arready => NLW_inst_s_axi_lite_arready_UNCONNECTED,
      s_axi_lite_arvalid => '0',
      s_axi_lite_awaddr(31) => '0',
      s_axi_lite_awaddr(30) => '0',
      s_axi_lite_awaddr(29) => '0',
      s_axi_lite_awaddr(28) => '0',
      s_axi_lite_awaddr(27) => '0',
      s_axi_lite_awaddr(26) => '0',
      s_axi_lite_awaddr(25) => '0',
      s_axi_lite_awaddr(24) => '0',
      s_axi_lite_awaddr(23) => '0',
      s_axi_lite_awaddr(22) => '0',
      s_axi_lite_awaddr(21) => '0',
      s_axi_lite_awaddr(20) => '0',
      s_axi_lite_awaddr(19) => '0',
      s_axi_lite_awaddr(18) => '0',
      s_axi_lite_awaddr(17) => '0',
      s_axi_lite_awaddr(16) => '0',
      s_axi_lite_awaddr(15) => '0',
      s_axi_lite_awaddr(14) => '0',
      s_axi_lite_awaddr(13) => '0',
      s_axi_lite_awaddr(12) => '0',
      s_axi_lite_awaddr(11) => '0',
      s_axi_lite_awaddr(10) => '0',
      s_axi_lite_awaddr(9) => '0',
      s_axi_lite_awaddr(8) => '0',
      s_axi_lite_awaddr(7) => '0',
      s_axi_lite_awaddr(6) => '0',
      s_axi_lite_awaddr(5) => '0',
      s_axi_lite_awaddr(4) => '0',
      s_axi_lite_awaddr(3) => '0',
      s_axi_lite_awaddr(2) => '0',
      s_axi_lite_awaddr(1) => '0',
      s_axi_lite_awaddr(0) => '0',
      s_axi_lite_awprot(1) => '0',
      s_axi_lite_awprot(0) => '0',
      s_axi_lite_awready => NLW_inst_s_axi_lite_awready_UNCONNECTED,
      s_axi_lite_awvalid => '0',
      s_axi_lite_bready => '0',
      s_axi_lite_bresp(1 downto 0) => NLW_inst_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => NLW_inst_s_axi_lite_bvalid_UNCONNECTED,
      s_axi_lite_rdata(31 downto 0) => NLW_inst_s_axi_lite_rdata_UNCONNECTED(31 downto 0),
      s_axi_lite_rready => '0',
      s_axi_lite_rresp(1 downto 0) => NLW_inst_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => NLW_inst_s_axi_lite_rvalid_UNCONNECTED,
      s_axi_lite_wdata(31) => '0',
      s_axi_lite_wdata(30) => '0',
      s_axi_lite_wdata(29) => '0',
      s_axi_lite_wdata(28) => '0',
      s_axi_lite_wdata(27) => '0',
      s_axi_lite_wdata(26) => '0',
      s_axi_lite_wdata(25) => '0',
      s_axi_lite_wdata(24) => '0',
      s_axi_lite_wdata(23) => '0',
      s_axi_lite_wdata(22) => '0',
      s_axi_lite_wdata(21) => '0',
      s_axi_lite_wdata(20) => '0',
      s_axi_lite_wdata(19) => '0',
      s_axi_lite_wdata(18) => '0',
      s_axi_lite_wdata(17) => '0',
      s_axi_lite_wdata(16) => '0',
      s_axi_lite_wdata(15) => '0',
      s_axi_lite_wdata(14) => '0',
      s_axi_lite_wdata(13) => '0',
      s_axi_lite_wdata(12) => '0',
      s_axi_lite_wdata(11) => '0',
      s_axi_lite_wdata(10) => '0',
      s_axi_lite_wdata(9) => '0',
      s_axi_lite_wdata(8) => '0',
      s_axi_lite_wdata(7) => '0',
      s_axi_lite_wdata(6) => '0',
      s_axi_lite_wdata(5) => '0',
      s_axi_lite_wdata(4) => '0',
      s_axi_lite_wdata(3) => '0',
      s_axi_lite_wdata(2) => '0',
      s_axi_lite_wdata(1) => '0',
      s_axi_lite_wdata(0) => '0',
      s_axi_lite_wready => NLW_inst_s_axi_lite_wready_UNCONNECTED,
      s_axi_lite_wstrb(3) => '0',
      s_axi_lite_wstrb(2) => '0',
      s_axi_lite_wstrb(1) => '0',
      s_axi_lite_wstrb(0) => '0',
      s_axi_lite_wvalid => '0',
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(5 downto 0) => s_axi_rid(5 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wuser(3 downto 0) => s_axi_wuser(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
