

================================================================
== Vitis HLS Report for 'scoring_product'
================================================================
* Date:           Wed Mar 27 18:58:10 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_scoring
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        ?|  3.333 ns|         ?|    1|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                    |                                          |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_scoring_product_Pipeline_VITIS_LOOP_15_1_fu_36  |scoring_product_Pipeline_VITIS_LOOP_15_1  |       15|        ?|  49.995 ns|         ?|   15|    ?|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      233|      193|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       65|    -|
|Register             |        -|     -|       36|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      269|      284|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |grp_scoring_product_Pipeline_VITIS_LOOP_15_1_fu_36  |scoring_product_Pipeline_VITIS_LOOP_15_1  |        0|   0|  233|  193|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                          |        0|   0|  233|  193|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n   |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n   |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n   |       and|   0|  0|   2|           1|           2|
    |icmp_ln15_fu_52_p2  |      icmp|   0|  0|  20|          32|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          35|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  20|          4|    1|          4|
    |grp_fu_90_ce     |   9|          2|    1|          2|
    |grp_fu_94_ce     |   9|          2|    1|          2|
    |in1_stream_read  |   9|          2|    1|          2|
    |in2_stream_read  |   9|          2|    1|          2|
    |result_o         |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  65|         14|   37|         76|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   3|   0|    3|          0|
    |empty_reg_72                                                     |  31|   0|   31|          0|
    |grp_scoring_product_Pipeline_VITIS_LOOP_15_1_fu_36_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln15_reg_83                                                 |   1|   0|    1|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  36|   0|   36|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_186_p_din0          |  out|   32|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_186_p_din1          |  out|   32|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_186_p_opcode        |  out|    2|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_186_p_dout0         |   in|   32|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_186_p_ce            |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_190_p_din0          |  out|   32|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_190_p_din1          |  out|   32|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_190_p_dout0         |   in|   32|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_190_p_ce            |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|size                       |   in|   32|     ap_none|             size|        scalar|
|result_i                   |   in|   32|     ap_ovld|           result|       pointer|
|result_o                   |  out|   32|     ap_ovld|           result|       pointer|
|result_o_ap_vld            |  out|    1|     ap_ovld|           result|       pointer|
|in1_stream_dout            |   in|   32|     ap_fifo|       in1_stream|       pointer|
|in1_stream_num_data_valid  |   in|    2|     ap_fifo|       in1_stream|       pointer|
|in1_stream_fifo_cap        |   in|    2|     ap_fifo|       in1_stream|       pointer|
|in1_stream_empty_n         |   in|    1|     ap_fifo|       in1_stream|       pointer|
|in1_stream_read            |  out|    1|     ap_fifo|       in1_stream|       pointer|
|in2_stream_dout            |   in|   32|     ap_fifo|       in2_stream|       pointer|
|in2_stream_num_data_valid  |   in|    2|     ap_fifo|       in2_stream|       pointer|
|in2_stream_fifo_cap        |   in|    2|     ap_fifo|       in2_stream|       pointer|
|in2_stream_empty_n         |   in|    1|     ap_fifo|       in2_stream|       pointer|
|in2_stream_read            |  out|    1|     ap_fifo|       in2_stream|       pointer|
+---------------------------+-----+-----+------------+-----------------+--------------+

