
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.32
 Yosys 0.16+65 (git sha1 7987105a9, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_mubi_pkg.sv prim_secded_pkg.sv tl_main_pkg.sv top_pkg.sv tlul_pkg.sv prim_arbiter_ppc.sv prim_arbiter_tree.sv prim_fifo_async.sv prim_fifo_sync.sv prim_flop_2sync.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_socket_1n.sv tlul_socket_m1.sv xbar_main.sv

yosys> verific -sv prim_mubi_pkg.sv prim_secded_pkg.sv tl_main_pkg.sv top_pkg.sv tlul_pkg.sv prim_arbiter_ppc.sv prim_arbiter_tree.sv prim_fifo_async.sv prim_fifo_sync.sv prim_flop_2sync.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_socket_1n.sv tlul_socket_m1.sv xbar_main.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tl_main_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_ppc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_tree.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_m1.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'xbar_main.sv'

yosys> synth_rs -top xbar_main -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.50

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top xbar_main

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] xbar_main.sv:120: compiling module 'xbar_main'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:43: compiling module 'tlul_socket_1n(HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=16'b0,DRspDepth=16'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b011)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101110,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:9: compiling module 'tlul_err_resp'
VERIFIC-INFO [VERI-1018] tlul_socket_m1.sv:24: compiling module 'tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqDepth=4'b0,DRspDepth=4'b0)'
VERIFIC-INFO [VERI-1018] prim_arbiter_ppc.sv:27: compiling module 'prim_arbiter_ppc(N=32'b011,DW=32'b01101101)'
VERIFIC-INFO [VERI-1018] tlul_socket_m1.sv:24: compiling module 'tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqPass=1'b0,DRspPass=1'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Pass=1'b0,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Pass=1'b0,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_arbiter_ppc.sv:27: compiling module 'prim_arbiter_ppc(N=32'b010,DW=32'b01101101)'
VERIFIC-INFO [VERI-1018] tlul_socket_m1.sv:24: compiling module 'tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqPass=1'b0,DRspPass=1'b0)'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:43: compiling module 'tlul_socket_1n(N=32'b010111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=92'b0,DRspDepth=92'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b0101)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01110000,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_socket_m1.sv:24: compiling module 'tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqDepth=4'b0,DRspDepth=4'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_async.sv:9: compiling module 'tlul_fifo_async(ReqDepth=32'b0100,RspDepth=32'b0100)'
VERIFIC-INFO [VERI-1018] prim_fifo_async.sv:8: compiling module 'prim_fifo_async(Width=32'b01101011,Depth=32'b0100)'
VERIFIC-INFO [VERI-2571] prim_fifo_async.sv:164: extracting RAM for identifier 'storage'
VERIFIC-WARNING [VERI-1209] prim_fifo_async.sv:187: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:7: compiling module 'prim_flop_2sync(Width=3)'
VERIFIC-WARNING [VERI-1209] prim_fifo_async.sv:187: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] prim_fifo_async.sv:8: compiling module 'prim_fifo_async(Width=32'b01000000,Depth=32'b0100)'
VERIFIC-INFO [VERI-2571] prim_fifo_async.sv:164: extracting RAM for identifier 'storage'
VERIFIC-WARNING [VERI-1209] prim_fifo_async.sv:187: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] prim_fifo_async.sv:187: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:43: compiling module 'tlul_socket_1n(N=32'b010110,HReqPass=1'b0,HRspPass=1'b0,DReqDepth=88'b0,DRspDepth=88'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b0101)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01110000,Pass=1'b0,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
Importing module xbar_main.
Importing module tlul_fifo_async(ReqDepth=32'b0100,RspDepth=32'b0100).
Importing module prim_fifo_async(Width=32'b01000000,Depth=32'b0100).
Importing module prim_fifo_async(Width=32'b01101011,Depth=32'b0100).
Importing module prim_flop_2sync(Width=3).
Importing module tlul_socket_1n(HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=16'b0,DRspDepth=16'b0).
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Importing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b011).
Importing module prim_fifo_sync(Width=32'b01101110,Depth=32'b0).
Importing module tlul_socket_1n(N=32'b010110,HReqPass=1'b0,HRspPass=1'b0,DReqDepth=88'b0,DRspDepth=88'b0).
Importing module tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b0101).
Importing module prim_fifo_sync(Width=32'b01000001,Pass=1'b0,Depth=32'b010).
Importing module prim_fifo_sync(Width=32'b01110000,Pass=1'b0,Depth=32'b010).
Importing module tlul_socket_1n(N=32'b010111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=92'b0,DRspDepth=92'b0).
Importing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b0101).
Importing module prim_fifo_sync(Width=32'b01110000,Depth=32'b0).
Importing module tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqDepth=4'b0,DRspDepth=4'b0).
Importing module prim_arbiter_ppc(N=32'b010,DW=32'b01101101).
Importing module tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqPass=1'b0,DRspPass=1'b0).
Importing module tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010).
Importing module prim_fifo_sync(Width=32'b01101100,Pass=1'b0,Depth=32'b010).
Importing module tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqDepth=4'b0,DRspDepth=4'b0).
Importing module prim_arbiter_ppc(N=32'b011,DW=32'b01101101).
Importing module tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqPass=1'b0,DRspPass=1'b0).

3.3.1. Analyzing design hierarchy..
Top module:  \xbar_main
Used module:     \tlul_socket_1n(N=32'b010110,HReqPass=1'b0,HRspPass=1'b0,DReqDepth=88'b0,DRspDepth=88'b0)
Used module:         \tlul_err_resp
Used module:         \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)
Used module:             \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:             \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:         \tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b0101)
Used module:             \prim_fifo_sync(Width=32'b01000001,Pass=1'b0,Depth=32'b010)
Used module:             \prim_fifo_sync(Width=32'b01110000,Pass=1'b0,Depth=32'b010)
Used module:     \tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqPass=1'b0,DRspPass=1'b0)
Used module:         \prim_arbiter_ppc(N=32'b010,DW=32'b01101101)
Used module:         \tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010)
Used module:             \prim_fifo_sync(Width=32'b01101100,Pass=1'b0,Depth=32'b010)
Used module:     \tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqDepth=4'b0,DRspDepth=4'b0)
Used module:     \tlul_fifo_async(ReqDepth=32'b0100,RspDepth=32'b0100)
Used module:         \prim_fifo_async(Width=32'b01000000,Depth=32'b0100)
Used module:             \prim_flop_2sync(Width=3)
Used module:         \prim_fifo_async(Width=32'b01101011,Depth=32'b0100)
Used module:     \tlul_socket_1n(N=32'b010111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=92'b0,DRspDepth=92'b0)
Used module:         \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b0101)
Used module:             \prim_fifo_sync(Width=32'b01110000,Depth=32'b0)
Used module:     \tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqPass=1'b0,DRspPass=1'b0)
Used module:         \prim_arbiter_ppc(N=32'b011,DW=32'b01101101)
Used module:     \tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqDepth=4'b0,DRspDepth=4'b0)
Used module:     \tlul_socket_1n(HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=16'b0,DRspDepth=16'b0)
Used module:         \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b011)
Used module:             \prim_fifo_sync(Width=32'b01101110,Depth=32'b0)

3.3.2. Analyzing design hierarchy..
Top module:  \xbar_main
Used module:     \tlul_socket_1n(N=32'b010110,HReqPass=1'b0,HRspPass=1'b0,DReqDepth=88'b0,DRspDepth=88'b0)
Used module:         \tlul_err_resp
Used module:         \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)
Used module:             \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:             \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:         \tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b0101)
Used module:             \prim_fifo_sync(Width=32'b01000001,Pass=1'b0,Depth=32'b010)
Used module:             \prim_fifo_sync(Width=32'b01110000,Pass=1'b0,Depth=32'b010)
Used module:     \tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqPass=1'b0,DRspPass=1'b0)
Used module:         \prim_arbiter_ppc(N=32'b010,DW=32'b01101101)
Used module:         \tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010)
Used module:             \prim_fifo_sync(Width=32'b01101100,Pass=1'b0,Depth=32'b010)
Used module:     \tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqDepth=4'b0,DRspDepth=4'b0)
Used module:     \tlul_fifo_async(ReqDepth=32'b0100,RspDepth=32'b0100)
Used module:         \prim_fifo_async(Width=32'b01000000,Depth=32'b0100)
Used module:             \prim_flop_2sync(Width=3)
Used module:         \prim_fifo_async(Width=32'b01101011,Depth=32'b0100)
Used module:     \tlul_socket_1n(N=32'b010111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=92'b0,DRspDepth=92'b0)
Used module:         \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b0101)
Used module:             \prim_fifo_sync(Width=32'b01110000,Depth=32'b0)
Used module:     \tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqPass=1'b0,DRspPass=1'b0)
Used module:         \prim_arbiter_ppc(N=32'b011,DW=32'b01101101)
Used module:     \tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqDepth=4'b0,DRspDepth=4'b0)
Used module:     \tlul_socket_1n(HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=16'b0,DRspDepth=16'b0)
Used module:         \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b011)
Used module:             \prim_fifo_sync(Width=32'b01101110,Depth=32'b0)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqPass=1'b0,DRspPass=1'b0).
<suppressed ~4 debug messages>
Optimizing module prim_arbiter_ppc(N=32'b011,DW=32'b01101101).
<suppressed ~2 debug messages>
Optimizing module tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqDepth=4'b0,DRspDepth=4'b0).
<suppressed ~4 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01101100,Pass=1'b0,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010).
Optimizing module tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqPass=1'b0,DRspPass=1'b0).
Optimizing module prim_arbiter_ppc(N=32'b010,DW=32'b01101101).
<suppressed ~2 debug messages>
Optimizing module tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqDepth=4'b0,DRspDepth=4'b0).
Optimizing module prim_fifo_sync(Width=32'b01110000,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b0101).
Optimizing module tlul_socket_1n(N=32'b010111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=92'b0,DRspDepth=92'b0).
<suppressed ~7 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01110000,Pass=1'b0,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000001,Pass=1'b0,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b0101).
Optimizing module tlul_socket_1n(N=32'b010110,HReqPass=1'b0,HRspPass=1'b0,DReqDepth=88'b0,DRspDepth=88'b0).
<suppressed ~7 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01101110,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b011).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Optimizing module tlul_err_resp.
<suppressed ~11 debug messages>
Optimizing module tlul_socket_1n(HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=16'b0,DRspDepth=16'b0).
<suppressed ~7 debug messages>
Optimizing module prim_flop_2sync(Width=3).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_async(Width=32'b01101011,Depth=32'b0100).
<suppressed ~8 debug messages>
Optimizing module prim_fifo_async(Width=32'b01000000,Depth=32'b0100).
<suppressed ~8 debug messages>
Optimizing module tlul_fifo_async(ReqDepth=32'b0100,RspDepth=32'b0100).
Optimizing module xbar_main.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqPass=1'b0,DRspPass=1'b0).
Deleting now unused module prim_arbiter_ppc(N=32'b011,DW=32'b01101101).
Deleting now unused module tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqDepth=4'b0,DRspDepth=4'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Pass=1'b0,Depth=32'b010).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010).
Deleting now unused module tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqPass=1'b0,DRspPass=1'b0).
Deleting now unused module prim_arbiter_ppc(N=32'b010,DW=32'b01101101).
Deleting now unused module tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqDepth=4'b0,DRspDepth=4'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01110000,Depth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b0101).
Deleting now unused module tlul_socket_1n(N=32'b010111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=92'b0,DRspDepth=92'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01110000,Pass=1'b0,Depth=32'b010).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Pass=1'b0,Depth=32'b010).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b0101).
Deleting now unused module tlul_socket_1n(N=32'b010110,HReqPass=1'b0,HRspPass=1'b0,DReqDepth=88'b0,DRspDepth=88'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01101110,Depth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b011).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_socket_1n(HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=16'b0,DRspDepth=16'b0).
Deleting now unused module prim_flop_2sync(Width=3).
Deleting now unused module prim_fifo_async(Width=32'b01101011,Depth=32'b0100).
Deleting now unused module prim_fifo_async(Width=32'b01000000,Depth=32'b0100).
Deleting now unused module tlul_fifo_async(ReqDepth=32'b0100,RspDepth=32'b0100).
<suppressed ~118 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~68 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 393 unused cells and 123712 unused wires.
<suppressed ~3898 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module xbar_main...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~39 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~309 debug messages>
Removed a total of 103 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_asf_36.\reqfifo.$verific$mux_38$prim_fifo_async.sv:183$23872: $flatten\u_asf_36.\reqfifo.$verific$n26$23785 -> { 1'0 $flatten\u_asf_36.\reqfifo.$verific$n26$23785 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_36.\reqfifo.$verific$mux_85$prim_fifo_async.sv:183$23909: $flatten\u_asf_36.\reqfifo.$verific$n168$23809 -> { 1'0 $flatten\u_asf_36.\reqfifo.$verific$n168$23809 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_36.\rspfifo.$verific$mux_38$prim_fifo_async.sv:183$23663: $flatten\u_asf_36.\rspfifo.$verific$n26$23576 -> { 1'0 $flatten\u_asf_36.\rspfifo.$verific$n26$23576 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_36.\rspfifo.$verific$mux_85$prim_fifo_async.sv:183$23700: $flatten\u_asf_36.\rspfifo.$verific$n168$23600 -> { 1'0 $flatten\u_asf_36.\rspfifo.$verific$n168$23600 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_38.\reqfifo.$verific$mux_38$prim_fifo_async.sv:183$23872: $flatten\u_asf_38.\reqfifo.$verific$n26$23785 -> { 1'0 $flatten\u_asf_38.\reqfifo.$verific$n26$23785 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_38.\reqfifo.$verific$mux_85$prim_fifo_async.sv:183$23909: $flatten\u_asf_38.\reqfifo.$verific$n168$23809 -> { 1'0 $flatten\u_asf_38.\reqfifo.$verific$n168$23809 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_38.\rspfifo.$verific$mux_38$prim_fifo_async.sv:183$23663: $flatten\u_asf_38.\rspfifo.$verific$n26$23576 -> { 1'0 $flatten\u_asf_38.\rspfifo.$verific$n26$23576 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_38.\rspfifo.$verific$mux_85$prim_fifo_async.sv:183$23700: $flatten\u_asf_38.\rspfifo.$verific$n168$23600 -> { 1'0 $flatten\u_asf_38.\rspfifo.$verific$n168$23600 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_34.\reqfifo.$verific$mux_38$prim_fifo_async.sv:183$23872: $flatten\u_asf_34.\reqfifo.$verific$n26$23785 -> { 1'0 $flatten\u_asf_34.\reqfifo.$verific$n26$23785 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_34.\reqfifo.$verific$mux_85$prim_fifo_async.sv:183$23909: $flatten\u_asf_34.\reqfifo.$verific$n168$23809 -> { 1'0 $flatten\u_asf_34.\reqfifo.$verific$n168$23809 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_34.\rspfifo.$verific$mux_38$prim_fifo_async.sv:183$23663: $flatten\u_asf_34.\rspfifo.$verific$n26$23576 -> { 1'0 $flatten\u_asf_34.\rspfifo.$verific$n26$23576 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_34.\rspfifo.$verific$mux_85$prim_fifo_async.sv:183$23700: $flatten\u_asf_34.\rspfifo.$verific$n168$23600 -> { 1'0 $flatten\u_asf_34.\rspfifo.$verific$n168$23600 [1:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_sm1_27.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_27.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_27.\gen_host_fifo[2].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_27.\u_devicefifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_28.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_28.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_29.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_29.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_29.\gen_host_fifo[2].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_29.\u_devicefifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_30.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_30.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_30.\gen_host_fifo[2].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_32.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_32.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_32.\u_devicefifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_33.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_33.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_35.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_35.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_35.\u_devicefifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_37.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_37.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_37.\u_devicefifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_39.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_39.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_39.\u_devicefifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_40.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_40.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_41.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_41.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_42.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_42.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_43.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_43.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_44.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_44.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_45.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_45.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_46.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_46.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_47.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_47.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_48.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_48.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_49.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_49.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_50.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_50.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_51.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_51.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_52.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_52.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_52.\u_devicefifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_53.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_53.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
Removed 56 multiplexer ports.
<suppressed ~310 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_53.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_52.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_51.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23865 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_50.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23879 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23932 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23903 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_49.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23915 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_48.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_47.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_46.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23656 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23670 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23865 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_45.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23694 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23879 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_44.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23706 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23932 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_43.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23903 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_42.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23915 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_41.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_40.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_39.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_37.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_35.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_33.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_32.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23656 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23670 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$51486 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23694 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23706 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$51486 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_28.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$51486 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$26150 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$26152 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$26172 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$26149 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$26151 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36424 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36430 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$27510 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$27511 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$26150 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$26152 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$26172 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$26149 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$26151 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_31.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$37028 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_31.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$37029 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$26150 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$26152 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$26172 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$26149 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$26151 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_26.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$24408 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_26.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$24409 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23656 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23670 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23694 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23706 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23865 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23879 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23932 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23903 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23915 ($aldff) from module xbar_main.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 121 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~326 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~326 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_53.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_53.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_53.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_52.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_52.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_52.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_51.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_51.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_51.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_50.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_50.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_50.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_49.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_49.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_49.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_48.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_48.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_48.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_47.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_47.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_47.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_46.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_46.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_46.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_45.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_45.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_45.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_44.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_44.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_44.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_43.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_43.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_43.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_42.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_42.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_42.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_41.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_41.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_41.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_40.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_40.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_40.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_39.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_39.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_39.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_37.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_37.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_37.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_35.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_35.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_35.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_33.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_33.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_33.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_32.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_32.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_32.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$51486 ($adff) from module xbar_main (D = $flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$n103$51455, Q = \u_sm1_30.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$51486 ($adff) from module xbar_main (D = $flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$n103$51455, Q = \u_sm1_29.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_28.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_28.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_28.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$51486 ($adff) from module xbar_main (D = $flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$n103$51455, Q = \u_sm1_27.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$26150 ($adff) from module xbar_main (D = \u_s1n_54.fifo_h.reqfifo.rdata_o [103:96], Q = \u_s1n_54.gen_err_resp.err_resp.err_source).
Adding EN signal on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$26152 ($adff) from module xbar_main (D = \u_s1n_54.fifo_h.reqfifo.rdata_o [105:104], Q = \u_s1n_54.gen_err_resp.err_resp.err_size).
Adding EN signal on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$26149 ($adff) from module xbar_main (D = $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$n45$26113, Q = \u_s1n_54.gen_err_resp.err_resp.err_req_pending).
Adding EN signal on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$26151 ($adff) from module xbar_main (D = \u_s1n_54.fifo_h.reqfifo.rdata_o [111:109], Q = \u_s1n_54.gen_err_resp.err_resp.err_opcode).
Adding EN signal on $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$n58$36301, Q = \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$n91$36307, Q = \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36424 ($adff) from module xbar_main (D = $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$n58$36383, Q = \u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36430 ($adff) from module xbar_main (D = $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$n91$36389, Q = \u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_s1n_54.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$27510 ($adff) from module xbar_main (D = $flatten\u_s1n_54.$verific$n215$27083, Q = \u_s1n_54.num_req_outstanding).
Adding EN signal on $flatten\u_s1n_54.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$27511 ($adff) from module xbar_main (D = \u_s1n_54.fifo_h.reqfifo.rdata_o [4:0], Q = \u_s1n_54.dev_select_outstanding).
Adding EN signal on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$26150 ($adff) from module xbar_main (D = \tl_rv_core_ibex__cored_i.a_source, Q = \u_s1n_31.gen_err_resp.err_resp.err_source).
Adding EN signal on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$26152 ($adff) from module xbar_main (D = \tl_rv_core_ibex__cored_i.a_size, Q = \u_s1n_31.gen_err_resp.err_resp.err_size).
Adding EN signal on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$26149 ($adff) from module xbar_main (D = $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$n45$26113, Q = \u_s1n_31.gen_err_resp.err_resp.err_req_pending).
Adding EN signal on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$26151 ($adff) from module xbar_main (D = \tl_rv_core_ibex__cored_i.a_opcode, Q = \u_s1n_31.gen_err_resp.err_resp.err_opcode).
Adding EN signal on $flatten\u_s1n_31.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$37028 ($adff) from module xbar_main (D = $flatten\u_s1n_31.$verific$n215$36599, Q = \u_s1n_31.num_req_outstanding).
Adding EN signal on $flatten\u_s1n_31.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$37029 ($adff) from module xbar_main (D = \u_s1n_31.dev_select_t, Q = \u_s1n_31.dev_select_outstanding).
Adding EN signal on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$26150 ($adff) from module xbar_main (D = \tl_rv_core_ibex__corei_i.a_source, Q = \u_s1n_26.gen_err_resp.err_resp.err_source).
Adding EN signal on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$26152 ($adff) from module xbar_main (D = \tl_rv_core_ibex__corei_i.a_size, Q = \u_s1n_26.gen_err_resp.err_resp.err_size).
Adding EN signal on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$26149 ($adff) from module xbar_main (D = $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$n45$26113, Q = \u_s1n_26.gen_err_resp.err_resp.err_req_pending).
Adding EN signal on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$26151 ($adff) from module xbar_main (D = \tl_rv_core_ibex__corei_i.a_opcode, Q = \u_s1n_26.gen_err_resp.err_resp.err_opcode).
Adding EN signal on $flatten\u_s1n_26.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$24408 ($adff) from module xbar_main (D = $flatten\u_s1n_26.$verific$n209$24021, Q = \u_s1n_26.num_req_outstanding).
Adding EN signal on $flatten\u_s1n_26.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$24409 ($adff) from module xbar_main (D = \u_s1n_26.dev_select_t, Q = \u_s1n_26.dev_select_outstanding).
Adding EN signal on $flatten\u_asf_38.\rspfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23656 ($adff) from module xbar_main (D = $flatten\u_asf_38.\rspfifo.$verific$n34$23578, Q = \u_asf_38.rspfifo.fifo_wptr).
Adding EN signal on $flatten\u_asf_38.\rspfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23670 ($adff) from module xbar_main (D = $flatten\u_asf_38.\rspfifo.$verific$n112$23593, Q = \u_asf_38.rspfifo.fifo_wptr_gray).
Adding EN signal on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23694 ($adff) from module xbar_main (D = $flatten\u_asf_38.\rspfifo.$verific$n176$23602, Q = \u_asf_38.rspfifo.fifo_rptr).
Adding EN signal on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23706 ($adff) from module xbar_main (D = $flatten\u_asf_38.\rspfifo.$verific$n254$23617, Q = \u_asf_38.rspfifo.fifo_rptr_gray).
Adding EN signal on $flatten\u_asf_38.\reqfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23865 ($adff) from module xbar_main (D = $flatten\u_asf_38.\reqfifo.$verific$n34$23787, Q = \u_asf_38.reqfifo.fifo_wptr).
Adding EN signal on $flatten\u_asf_38.\reqfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23879 ($adff) from module xbar_main (D = $flatten\u_asf_38.\reqfifo.$verific$n112$23802, Q = \u_asf_38.reqfifo.fifo_wptr_gray).
Adding EN signal on $flatten\u_asf_38.\reqfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23903 ($adff) from module xbar_main (D = $flatten\u_asf_38.\reqfifo.$verific$n176$23811, Q = \u_asf_38.reqfifo.fifo_rptr).
Adding EN signal on $flatten\u_asf_38.\reqfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23915 ($adff) from module xbar_main (D = $flatten\u_asf_38.\reqfifo.$verific$n254$23826, Q = \u_asf_38.reqfifo.fifo_rptr_gray).
Adding EN signal on $flatten\u_asf_36.\rspfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23656 ($adff) from module xbar_main (D = $flatten\u_asf_36.\rspfifo.$verific$n34$23578, Q = \u_asf_36.rspfifo.fifo_wptr).
Adding EN signal on $flatten\u_asf_36.\rspfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23670 ($adff) from module xbar_main (D = $flatten\u_asf_36.\rspfifo.$verific$n112$23593, Q = \u_asf_36.rspfifo.fifo_wptr_gray).
Adding EN signal on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23694 ($adff) from module xbar_main (D = $flatten\u_asf_36.\rspfifo.$verific$n176$23602, Q = \u_asf_36.rspfifo.fifo_rptr).
Adding EN signal on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23706 ($adff) from module xbar_main (D = $flatten\u_asf_36.\rspfifo.$verific$n254$23617, Q = \u_asf_36.rspfifo.fifo_rptr_gray).
Adding EN signal on $flatten\u_asf_36.\reqfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23865 ($adff) from module xbar_main (D = $flatten\u_asf_36.\reqfifo.$verific$n34$23787, Q = \u_asf_36.reqfifo.fifo_wptr).
Adding EN signal on $flatten\u_asf_36.\reqfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23879 ($adff) from module xbar_main (D = $flatten\u_asf_36.\reqfifo.$verific$n112$23802, Q = \u_asf_36.reqfifo.fifo_wptr_gray).
Adding EN signal on $flatten\u_asf_36.\reqfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23903 ($adff) from module xbar_main (D = $flatten\u_asf_36.\reqfifo.$verific$n176$23811, Q = \u_asf_36.reqfifo.fifo_rptr).
Adding EN signal on $flatten\u_asf_36.\reqfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23915 ($adff) from module xbar_main (D = $flatten\u_asf_36.\reqfifo.$verific$n254$23826, Q = \u_asf_36.reqfifo.fifo_rptr_gray).
Adding EN signal on $flatten\u_asf_34.\rspfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23656 ($adff) from module xbar_main (D = $flatten\u_asf_34.\rspfifo.$verific$n34$23578, Q = \u_asf_34.rspfifo.fifo_wptr).
Adding EN signal on $flatten\u_asf_34.\rspfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23670 ($adff) from module xbar_main (D = $flatten\u_asf_34.\rspfifo.$verific$n112$23593, Q = \u_asf_34.rspfifo.fifo_wptr_gray).
Adding EN signal on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23694 ($adff) from module xbar_main (D = $flatten\u_asf_34.\rspfifo.$verific$n176$23602, Q = \u_asf_34.rspfifo.fifo_rptr).
Adding EN signal on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23706 ($adff) from module xbar_main (D = $flatten\u_asf_34.\rspfifo.$verific$n254$23617, Q = \u_asf_34.rspfifo.fifo_rptr_gray).
Adding EN signal on $flatten\u_asf_34.\reqfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23865 ($adff) from module xbar_main (D = $flatten\u_asf_34.\reqfifo.$verific$n34$23787, Q = \u_asf_34.reqfifo.fifo_wptr).
Adding EN signal on $flatten\u_asf_34.\reqfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23879 ($adff) from module xbar_main (D = $flatten\u_asf_34.\reqfifo.$verific$n112$23802, Q = \u_asf_34.reqfifo.fifo_wptr_gray).
Adding EN signal on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23903 ($adff) from module xbar_main (D = $flatten\u_asf_34.\reqfifo.$verific$n176$23811, Q = \u_asf_34.reqfifo.fifo_rptr).
Adding EN signal on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23915 ($adff) from module xbar_main (D = $flatten\u_asf_34.\reqfifo.$verific$n254$23826, Q = \u_asf_34.reqfifo.fifo_rptr_gray).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53593 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53593 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53593 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53591 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53591 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53591 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53589 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53589 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53589 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53587 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53587 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53587 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53585 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53585 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53585 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53583 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53583 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53583 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53581 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53581 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53581 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53579 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53579 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53579 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53577 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53577 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53577 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53575 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53575 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53575 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53573 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53573 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53573 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53571 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53571 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53571 ($adffe) from module xbar_main.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 182 unused cells and 224 unused wires.
<suppressed ~183 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~23 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~275 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 40 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~267 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~22 debug messages>

3.13.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.13.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.13.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23932 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23932 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23932 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.

yosys> opt_clean

3.13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~4 debug messages>

3.13.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.13.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.13.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.34. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.13.37. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.13.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.13.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.41. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.13.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.13.44. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 16 bits (of 17) from port B of cell xbar_main.$verific$equal_161$xbar_main.sv:643$264 ($eq).
Removed top 15 bits (of 20) from port B of cell xbar_main.$verific$equal_162$xbar_main.sv:647$265 ($eq).
Removed top 3 bits (of 15) from port B of cell xbar_main.$verific$equal_163$xbar_main.sv:651$266 ($eq).
Removed top 2 bits (of 12) from port B of cell xbar_main.$verific$equal_164$xbar_main.sv:655$267 ($eq).
Removed top 16 bits (of 17) from port B of cell xbar_main.$verific$equal_169$xbar_main.sv:664$272 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_170$xbar_main.sv:668$273 ($eq).
Removed top 15 bits (of 20) from port B of cell xbar_main.$verific$equal_171$xbar_main.sv:672$274 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_172$xbar_main.sv:676$275 ($eq).
Removed top 3 bits (of 15) from port B of cell xbar_main.$verific$equal_173$xbar_main.sv:680$276 ($eq).
Removed top 1 bits (of 11) from port B of cell xbar_main.$verific$equal_174$xbar_main.sv:684$277 ($eq).
Removed top 1 bits (of 10) from port B of cell xbar_main.$verific$equal_175$xbar_main.sv:685$278 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_177$xbar_main.sv:690$280 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_178$xbar_main.sv:694$281 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_179$xbar_main.sv:698$282 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_180$xbar_main.sv:702$283 ($eq).
Removed top 2 bits (of 12) from port B of cell xbar_main.$verific$equal_181$xbar_main.sv:706$284 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_182$xbar_main.sv:710$285 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_183$xbar_main.sv:714$286 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_184$xbar_main.sv:718$287 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_185$xbar_main.sv:722$288 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_186$xbar_main.sv:726$289 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_187$xbar_main.sv:730$290 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$verific$equal_188$xbar_main.sv:734$291 ($eq).
Removed top 1 bits (of 16) from port B of cell xbar_main.$verific$equal_189$xbar_main.sv:738$292 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_190$xbar_main.sv:742$293 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_191$xbar_main.sv:746$294 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_192$xbar_main.sv:750$295 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_193$xbar_main.sv:754$296 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_217$xbar_main.sv:763$320 ($eq).
Removed top 16 bits (of 17) from port B of cell xbar_main.$verific$equal_218$xbar_main.sv:767$321 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_219$xbar_main.sv:771$322 ($eq).
Removed top 1 bits (of 11) from port B of cell xbar_main.$verific$equal_220$xbar_main.sv:775$323 ($eq).
Removed top 1 bits (of 10) from port B of cell xbar_main.$verific$equal_221$xbar_main.sv:776$324 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_223$xbar_main.sv:781$326 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_224$xbar_main.sv:785$327 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_225$xbar_main.sv:789$328 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_226$xbar_main.sv:793$329 ($eq).
Removed top 2 bits (of 12) from port B of cell xbar_main.$verific$equal_227$xbar_main.sv:797$330 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_228$xbar_main.sv:801$331 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_229$xbar_main.sv:805$332 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_230$xbar_main.sv:809$333 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_231$xbar_main.sv:813$334 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_232$xbar_main.sv:817$335 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_233$xbar_main.sv:821$336 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_234$xbar_main.sv:825$337 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$verific$equal_235$xbar_main.sv:829$338 ($eq).
Removed top 1 bits (of 16) from port B of cell xbar_main.$verific$equal_236$xbar_main.sv:833$339 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_237$xbar_main.sv:837$340 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_238$xbar_main.sv:841$341 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_239$xbar_main.sv:845$342 ($eq).
Removed top 3 bits (of 15) from port B of cell xbar_main.$verific$equal_240$xbar_main.sv:849$343 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.\gen_dfifo[3].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.\gen_dfifo[2].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.\gen_dfifo[1].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.\gen_dfifo[0].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:75$26925 ($eq).
Removed top 1 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.$verific$equal_104$tlul_socket_1n.sv:169$24483 ($eq).
Removed top 1 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.$verific$equal_101$tlul_socket_1n.sv:169$24480 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.$verific$equal_98$tlul_socket_1n.sv:169$24477 ($eq).
Removed top 1 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.$verific$equal_64$tlul_socket_1n.sv:138$24451 ($eq).
Removed top 1 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.$verific$equal_51$tlul_socket_1n.sv:138$24439 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.$verific$equal_38$tlul_socket_1n.sv:138$24427 ($eq).
Removed top 8 bits (of 9) from port B of cell xbar_main.$flatten\u_s1n_26.$verific$sub_14$tlul_socket_1n.sv:122$24403 ($sub).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$mux_38$prim_arbiter_ppc.sv:109$51492 ($mux).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_27.$verific$equal_31$tlul_socket_m1.sv:231$51428 ($eq).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_28.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_28.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$mux_38$prim_arbiter_ppc.sv:109$51492 ($mux).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_29.$verific$equal_31$tlul_socket_m1.sv:231$51428 ($eq).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$mux_38$prim_arbiter_ppc.sv:109$51492 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_30.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_30.$verific$equal_31$tlul_socket_m1.sv:231$53388 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[22].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[21].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[20].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[19].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[18].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[17].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[16].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[15].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[14].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[13].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[12].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[11].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[9].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[8].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[7].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[6].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[5].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[3].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[1].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:75$46168 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_444$tlul_socket_1n.sv:169$37405 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_441$tlul_socket_1n.sv:169$37402 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_438$tlul_socket_1n.sv:169$37399 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_435$tlul_socket_1n.sv:169$37396 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_432$tlul_socket_1n.sv:169$37393 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_429$tlul_socket_1n.sv:169$37390 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_426$tlul_socket_1n.sv:169$37387 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_423$tlul_socket_1n.sv:169$37384 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_420$tlul_socket_1n.sv:169$37381 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_417$tlul_socket_1n.sv:169$37378 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_414$tlul_socket_1n.sv:169$37375 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_411$tlul_socket_1n.sv:169$37372 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_408$tlul_socket_1n.sv:169$37369 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_405$tlul_socket_1n.sv:169$37366 ($eq).
Removed top 4 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_402$tlul_socket_1n.sv:169$37363 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_220$tlul_socket_1n.sv:138$37215 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_207$tlul_socket_1n.sv:138$37203 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_194$tlul_socket_1n.sv:138$37191 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_181$tlul_socket_1n.sv:138$37179 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_168$tlul_socket_1n.sv:138$37167 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_155$tlul_socket_1n.sv:138$37155 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_142$tlul_socket_1n.sv:138$37143 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_129$tlul_socket_1n.sv:138$37131 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_116$tlul_socket_1n.sv:138$37119 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_103$tlul_socket_1n.sv:138$37107 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_90$tlul_socket_1n.sv:138$37095 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_77$tlul_socket_1n.sv:138$37083 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_64$tlul_socket_1n.sv:138$37071 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_51$tlul_socket_1n.sv:138$37059 ($eq).
Removed top 4 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_38$tlul_socket_1n.sv:138$37047 ($eq).
Removed top 8 bits (of 9) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$sub_14$tlul_socket_1n.sv:122$37023 ($sub).
Removed top 1 bits (of 2) from port B of cell xbar_main.$auto$opt_dff.cc:195:make_patterns_logic$53534 ($ne).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_32.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_33.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_33.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_34.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_34.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_34.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_34.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$auto$opt_dff.cc:195:make_patterns_logic$53550 ($ne).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_35.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_36.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_36.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_36.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_36.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$auto$opt_dff.cc:195:make_patterns_logic$53562 ($ne).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_37.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_38.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_38.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_38.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_38.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_39.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_40.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_40.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_41.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_41.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_42.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_42.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_43.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_43.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_44.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_44.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_45.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_45.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_46.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_46.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_47.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_47.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_48.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_48.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_49.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_49.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_50.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_50.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_51.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_51.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_52.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_53.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_53.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_54.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:75$36278 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$36426 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$36419 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_428$tlul_socket_1n.sv:169$27873 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_425$tlul_socket_1n.sv:169$27870 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_422$tlul_socket_1n.sv:169$27867 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_419$tlul_socket_1n.sv:169$27864 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_416$tlul_socket_1n.sv:169$27861 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_413$tlul_socket_1n.sv:169$27858 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_410$tlul_socket_1n.sv:169$27855 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_407$tlul_socket_1n.sv:169$27852 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_404$tlul_socket_1n.sv:169$27849 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_401$tlul_socket_1n.sv:169$27846 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_398$tlul_socket_1n.sv:169$27843 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_395$tlul_socket_1n.sv:169$27840 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_392$tlul_socket_1n.sv:169$27837 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_389$tlul_socket_1n.sv:169$27834 ($eq).
Removed top 4 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_386$tlul_socket_1n.sv:169$27831 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_220$tlul_socket_1n.sv:138$27697 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_207$tlul_socket_1n.sv:138$27685 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_194$tlul_socket_1n.sv:138$27673 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_181$tlul_socket_1n.sv:138$27661 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_168$tlul_socket_1n.sv:138$27649 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_155$tlul_socket_1n.sv:138$27637 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_142$tlul_socket_1n.sv:138$27625 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_129$tlul_socket_1n.sv:138$27613 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_116$tlul_socket_1n.sv:138$27601 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_103$tlul_socket_1n.sv:138$27589 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_90$tlul_socket_1n.sv:138$27577 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_77$tlul_socket_1n.sv:138$27565 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_64$tlul_socket_1n.sv:138$27553 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_51$tlul_socket_1n.sv:138$27541 ($eq).
Removed top 4 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_38$tlul_socket_1n.sv:138$27529 ($eq).
Removed top 8 bits (of 9) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$sub_14$tlul_socket_1n.sv:122$27505 ($sub).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$mux_36$prim_arbiter_ppc.sv:109$51490 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_28.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$mux_36$prim_arbiter_ppc.sv:109$51490 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$mux_36$prim_arbiter_ppc.sv:109$51490 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_32.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_33.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_35.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_37.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_39.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_40.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_41.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_42.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_43.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_44.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_45.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_46.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_47.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_48.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_49.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_50.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_51.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_52.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_53.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$51488 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$51488 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$51488 ($mux).
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$n221$51457.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$n441$51459.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_28.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$n221$51457.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$n441$51459.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$n221$51457.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$n441$51459.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_32.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_33.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_35.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_37.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_39.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_40.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_41.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_42.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_43.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_44.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_45.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_46.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_47.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_48.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_49.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_50.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_51.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_52.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_53.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 12 bits (of 32) from wire xbar_main.tl_asf_36_ds_h2d[a_address].
Removed top 1 bits (of 8) from wire xbar_main.tl_asf_38_us_h2d[a_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_26_ds_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_26_ds_d2h[1][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_26_ds_d2h[2][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_26_ds_d2h[3][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[0][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[10][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[11][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[12][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[14][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[16][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[17][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[18][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[20][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[21][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[22][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[2][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[3][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[4][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[5][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[6][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[7][d_source].
Removed top 19 bits (of 32) from wire xbar_main.tl_s1n_31_ds_d2h[8][d_data].
Removed top 5 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[9][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[10][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[11][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[12][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[14][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[16][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[17][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[19][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[20][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[21][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[2][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[3][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[4][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[5][d_source].
Removed top 19 bits (of 32) from wire xbar_main.tl_s1n_54_ds_d2h[6][d_data].
Removed top 5 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[7][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[8][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[9][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_27_us_d2h[0][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_27_us_d2h[1][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_27_us_d2h[2][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_28_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_28_us_d2h[1][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_29_us_d2h[0][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_29_us_d2h[1][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_29_us_d2h[2][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_30_us_d2h[0][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_30_us_d2h[1][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_30_us_d2h[2][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_32_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_32_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_33_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_33_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_35_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_35_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_37_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_37_us_d2h[1][d_source].
Removed top 25 bits (of 32) from wire xbar_main.tl_sm1_39_ds_h2d[a_address].
Removed top 7 bits (of 8) from wire xbar_main.tl_sm1_39_ds_h2d[a_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_39_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_39_us_d2h[1][d_source].
Removed top 19 bits (of 32) from wire xbar_main.tl_sm1_40_us_d2h[0][d_data].
Removed top 19 bits (of 32) from wire xbar_main.tl_sm1_40_us_d2h[1][d_data].
Removed top 5 bits (of 8) from wire xbar_main.tl_sm1_41_us_d2h[0][d_source].
Removed top 5 bits (of 8) from wire xbar_main.tl_sm1_41_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_42_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_42_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_43_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_43_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_45_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_45_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_47_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_47_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_48_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_48_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_49_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_49_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_51_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_51_us_d2h[1][d_source].
Removed top 10 bits (of 32) from wire xbar_main.tl_sm1_52_ds_h2d[a_address].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_52_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_52_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_53_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_53_us_d2h[1][d_source].

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 117 unused wires.
<suppressed ~1 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module xbar_main:
  creating $macc model for $flatten\u_asf_34.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861 ($add).
  creating $macc model for $flatten\u_asf_34.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899 ($add).
  creating $macc model for $flatten\u_asf_34.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652 ($add).
  creating $macc model for $flatten\u_asf_34.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690 ($add).
  creating $macc model for $flatten\u_asf_36.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861 ($add).
  creating $macc model for $flatten\u_asf_36.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899 ($add).
  creating $macc model for $flatten\u_asf_36.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652 ($add).
  creating $macc model for $flatten\u_asf_36.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690 ($add).
  creating $macc model for $flatten\u_asf_38.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861 ($add).
  creating $macc model for $flatten\u_asf_38.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899 ($add).
  creating $macc model for $flatten\u_asf_38.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652 ($add).
  creating $macc model for $flatten\u_asf_38.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690 ($add).
  creating $macc model for $flatten\u_s1n_26.$verific$sub_14$tlul_socket_1n.sv:122$24403 ($sub).
  creating $macc model for $flatten\u_s1n_31.$verific$sub_14$tlul_socket_1n.sv:122$37023 ($sub).
  creating $macc model for $flatten\u_s1n_54.$verific$sub_14$tlul_socket_1n.sv:122$27505 ($sub).
  creating $macc model for $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$36419 ($add).
  creating $macc model for $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$36426 ($add).
  creating $macc model for $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $alu model for $macc $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$36426.
  creating $alu model for $macc $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$36419.
  creating $alu model for $macc $flatten\u_s1n_54.$verific$sub_14$tlul_socket_1n.sv:122$27505.
  creating $alu model for $macc $flatten\u_s1n_31.$verific$sub_14$tlul_socket_1n.sv:122$37023.
  creating $alu model for $macc $flatten\u_s1n_26.$verific$sub_14$tlul_socket_1n.sv:122$24403.
  creating $alu model for $macc $flatten\u_asf_38.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690.
  creating $alu model for $macc $flatten\u_asf_38.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652.
  creating $alu model for $macc $flatten\u_asf_38.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899.
  creating $alu model for $macc $flatten\u_asf_38.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861.
  creating $alu model for $macc $flatten\u_asf_36.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690.
  creating $alu model for $macc $flatten\u_asf_36.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652.
  creating $alu model for $macc $flatten\u_asf_36.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899.
  creating $alu model for $macc $flatten\u_asf_36.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861.
  creating $alu model for $macc $flatten\u_asf_34.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690.
  creating $alu model for $macc $flatten\u_asf_34.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652.
  creating $alu model for $macc $flatten\u_asf_34.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899.
  creating $alu model for $macc $flatten\u_asf_34.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861.
  creating $alu model for $flatten\u_s1n_26.$verific$LessThan_122$tlul_socket_1n.sv:213$25916 ($le): new $alu
  creating $alu model for $flatten\u_s1n_31.$verific$LessThan_502$tlul_socket_1n.sv:213$45604 ($le): new $alu
  creating $alu model for $flatten\u_s1n_54.$verific$LessThan_482$tlul_socket_1n.sv:213$35714 ($le): new $alu
  creating $alu cell for $flatten\u_s1n_54.$verific$LessThan_482$tlul_socket_1n.sv:213$35714: $auto$alumacc.cc:485:replace_alu$53714
  creating $alu cell for $flatten\u_s1n_31.$verific$LessThan_502$tlul_socket_1n.sv:213$45604: $auto$alumacc.cc:485:replace_alu$53727
  creating $alu cell for $flatten\u_s1n_26.$verific$LessThan_122$tlul_socket_1n.sv:213$25916: $auto$alumacc.cc:485:replace_alu$53736
  creating $alu cell for $flatten\u_asf_34.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861: $auto$alumacc.cc:485:replace_alu$53745
  creating $alu cell for $flatten\u_asf_34.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899: $auto$alumacc.cc:485:replace_alu$53748
  creating $alu cell for $flatten\u_asf_34.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652: $auto$alumacc.cc:485:replace_alu$53751
  creating $alu cell for $flatten\u_asf_34.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690: $auto$alumacc.cc:485:replace_alu$53754
  creating $alu cell for $flatten\u_asf_36.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861: $auto$alumacc.cc:485:replace_alu$53757
  creating $alu cell for $flatten\u_asf_36.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899: $auto$alumacc.cc:485:replace_alu$53760
  creating $alu cell for $flatten\u_asf_36.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652: $auto$alumacc.cc:485:replace_alu$53763
  creating $alu cell for $flatten\u_asf_36.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690: $auto$alumacc.cc:485:replace_alu$53766
  creating $alu cell for $flatten\u_asf_38.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861: $auto$alumacc.cc:485:replace_alu$53769
  creating $alu cell for $flatten\u_asf_38.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899: $auto$alumacc.cc:485:replace_alu$53772
  creating $alu cell for $flatten\u_asf_38.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652: $auto$alumacc.cc:485:replace_alu$53775
  creating $alu cell for $flatten\u_asf_38.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690: $auto$alumacc.cc:485:replace_alu$53778
  creating $alu cell for $flatten\u_s1n_26.$verific$sub_14$tlul_socket_1n.sv:122$24403: $auto$alumacc.cc:485:replace_alu$53781
  creating $alu cell for $flatten\u_s1n_31.$verific$sub_14$tlul_socket_1n.sv:122$37023: $auto$alumacc.cc:485:replace_alu$53784
  creating $alu cell for $flatten\u_s1n_54.$verific$sub_14$tlul_socket_1n.sv:122$27505: $auto$alumacc.cc:485:replace_alu$53787
  creating $alu cell for $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$36419: $auto$alumacc.cc:485:replace_alu$53790
  creating $alu cell for $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$36426: $auto$alumacc.cc:485:replace_alu$53793
  creating $alu cell for $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53796
  creating $alu cell for $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53799
  creating $alu cell for $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53802
  creating $alu cell for $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53805
  creating $alu cell for $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53808
  creating $alu cell for $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53811
  creating $alu cell for $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53814
  creating $alu cell for $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53817
  creating $alu cell for $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53820
  creating $alu cell for $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53823
  creating $alu cell for $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53826
  creating $alu cell for $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53829
  creating $alu cell for $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53832
  creating $alu cell for $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53835
  creating $alu cell for $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53838
  creating $alu cell for $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53841
  creating $alu cell for $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53844
  creating $alu cell for $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53847
  creating $alu cell for $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53850
  creating $alu cell for $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53853
  creating $alu cell for $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53856
  creating $alu cell for $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53859
  creating $alu cell for $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53862
  creating $alu cell for $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53865
  creating $alu cell for $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53868
  creating $alu cell for $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53871
  creating $alu cell for $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53874
  creating $alu cell for $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53877
  creating $alu cell for $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53880
  creating $alu cell for $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53883
  creating $alu cell for $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53886
  creating $alu cell for $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53889
  creating $alu cell for $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53892
  creating $alu cell for $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53895
  creating $alu cell for $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53898
  creating $alu cell for $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53901
  creating $alu cell for $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53904
  creating $alu cell for $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53907
  creating $alu cell for $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53910
  creating $alu cell for $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53913
  creating $alu cell for $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53916
  creating $alu cell for $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53919
  creating $alu cell for $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53922
  creating $alu cell for $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53925
  creating $alu cell for $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53928
  creating $alu cell for $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53931
  creating $alu cell for $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53934
  creating $alu cell for $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53937
  creating $alu cell for $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53940
  creating $alu cell for $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53943
  creating $alu cell for $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53946
  creating $alu cell for $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53949
  creating $alu cell for $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53952
  creating $alu cell for $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53955
  creating $alu cell for $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53958
  creating $alu cell for $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53961
  creating $alu cell for $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53964
  creating $alu cell for $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53967
  creating $alu cell for $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53970
  creating $alu cell for $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53973
  creating $alu cell for $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53976
  creating $alu cell for $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53979
  creating $alu cell for $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53982
  creating $alu cell for $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53985
  creating $alu cell for $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53988
  creating $alu cell for $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53991
  created 86 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== xbar_main ===

   Number of wires:              22938
   Number of wire bits:         197100
   Number of public wires:       21866
   Number of public wire bits:  189536
   Number of memories:              40
   Number of memory bits:         7942
   Number of processes:              0
   Number of cells:               1733
     $adff                           3
     $adffe                        121
     $alu                           86
     $and                          325
     $eq                           280
     $logic_not                     15
     $memrd                         40
     $memwr                         40
     $mux                          453
     $ne                             6
     $not                          205
     $or                            32
     $reduce_and                     6
     $reduce_bool                   26
     $reduce_or                     72
     $xor                           23


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing xbar_main.u_asf_34.reqfifo.storage write port 0.
  Analyzing xbar_main.u_asf_34.rspfifo.storage write port 0.
  Analyzing xbar_main.u_asf_36.reqfifo.storage write port 0.
  Analyzing xbar_main.u_asf_36.rspfifo.storage write port 0.
  Analyzing xbar_main.u_asf_38.reqfifo.storage write port 0.
  Analyzing xbar_main.u_asf_38.rspfifo.storage write port 0.
  Analyzing xbar_main.u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_asf_34.reqfifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_asf_34.rspfifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_asf_36.reqfifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_asf_36.rspfifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_asf_38.reqfifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_asf_38.rspfifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port address `\u_asf_34.reqfifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_asf_34.rspfifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_asf_36.reqfifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_asf_36.rspfifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_asf_38.reqfifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_asf_38.rspfifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== xbar_main ===

   Number of wires:              22938
   Number of wire bits:         197100
   Number of public wires:       21866
   Number of public wire bits:  189536
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1693
     $adff                           3
     $adffe                        121
     $alu                           86
     $and                          325
     $eq                           280
     $logic_not                     15
     $mem_v2                        40
     $mux                          453
     $ne                             6
     $not                          205
     $or                            32
     $reduce_and                     6
     $reduce_bool                   26
     $reduce_or                     72
     $xor                           23


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> stat

3.24. Printing statistics.

=== xbar_main ===

   Number of wires:              22938
   Number of wire bits:         197100
   Number of public wires:       21866
   Number of public wire bits:  189536
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1693
     $adff                           3
     $adffe                        121
     $alu                           86
     $and                          325
     $eq                           280
     $logic_not                     15
     $mem_v2                        40
     $mux                          453
     $ne                             6
     $not                          205
     $or                            32
     $reduce_and                     6
     $reduce_bool                   26
     $reduce_or                     72
     $xor                           23


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
No more expansions possible.
<suppressed ~3786 debug messages>

yosys> stat

3.26. Printing statistics.

=== xbar_main ===

   Number of wires:              26774
   Number of wire bits:         298724
   Number of public wires:       21866
   Number of public wire bits:  189536
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              19677
     $_AND_                        894
     $_DFFE_PN0P_                  300
     $_DFFE_PN1P_                    3
     $_DFF_PN0_                      3
     $_MUX_                      13655
     $_NOT_                        712
     $_OR_                        1823
     $_XOR_                       2247
     $mem_v2                        40


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~10673 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~3759 debug messages>
Removed a total of 1253 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 430 unused cells and 3954 unused wires.
<suppressed ~551 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.27.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~7510 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \u_asf_34.reqfifo.storage in module \xbar_main:
  created 4 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \u_asf_34.rspfifo.storage in module \xbar_main:
  created 4 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \u_asf_36.reqfifo.storage in module \xbar_main:
  created 4 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \u_asf_36.rspfifo.storage in module \xbar_main:
  created 4 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \u_asf_38.reqfifo.storage in module \xbar_main:
  created 4 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \u_asf_38.rspfifo.storage in module \xbar_main:
  created 4 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 112.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~92 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~132 debug messages>

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 230 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~132 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78273 ($dff) from module xbar_main (D = { \tl_rv_core_ibex__cfg_i.d_opcode \tl_rv_core_ibex__cfg_i.d_param \tl_rv_core_ibex__cfg_i.d_size \tl_rv_core_ibex__cfg_i.d_source \tl_rv_core_ibex__cfg_i.d_sink \u_sm1_53.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_core_ibex__cfg_i.d_user.rsp_intg \tl_rv_core_ibex__cfg_i.d_user.data_intg \tl_rv_core_ibex__cfg_i.d_error 1'0 }, Q = \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78271 ($dff) from module xbar_main (D = { \tl_rv_core_ibex__cfg_i.d_opcode \tl_rv_core_ibex__cfg_i.d_param \tl_rv_core_ibex__cfg_i.d_size \tl_rv_core_ibex__cfg_i.d_source \tl_rv_core_ibex__cfg_i.d_sink \u_sm1_53.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_core_ibex__cfg_i.d_user.rsp_intg \tl_rv_core_ibex__cfg_i.d_user.data_intg \tl_rv_core_ibex__cfg_i.d_error 1'0 }, Q = \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$78254 ($dff) from module xbar_main (D = { \u_sm1_53.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$78252 ($dff) from module xbar_main (D = { \u_sm1_53.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78235 ($dff) from module xbar_main (D = { \tl_kmac_i.d_opcode \tl_kmac_i.d_param \tl_kmac_i.d_size \tl_kmac_i.d_source \tl_kmac_i.d_sink \u_sm1_51.u_devicefifo.rspfifo.wdata_i [47:16] \tl_kmac_i.d_user.rsp_intg \tl_kmac_i.d_user.data_intg \tl_kmac_i.d_error 1'0 }, Q = \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78233 ($dff) from module xbar_main (D = { \tl_kmac_i.d_opcode \tl_kmac_i.d_param \tl_kmac_i.d_size \tl_kmac_i.d_source \tl_kmac_i.d_sink \u_sm1_51.u_devicefifo.rspfifo.wdata_i [47:16] \tl_kmac_i.d_user.rsp_intg \tl_kmac_i.d_user.data_intg \tl_kmac_i.d_error 1'0 }, Q = \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$78216 ($dff) from module xbar_main (D = { \u_sm1_51.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$78214 ($dff) from module xbar_main (D = { \u_sm1_51.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78197 ($dff) from module xbar_main (D = { \tl_keymgr_i.d_opcode \tl_keymgr_i.d_param \tl_keymgr_i.d_size \tl_keymgr_i.d_source \tl_keymgr_i.d_sink \u_sm1_50.u_devicefifo.rspfifo.wdata_i [47:16] \tl_keymgr_i.d_user.rsp_intg \tl_keymgr_i.d_user.data_intg \tl_keymgr_i.d_error 1'0 }, Q = \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78195 ($dff) from module xbar_main (D = { \tl_keymgr_i.d_opcode \tl_keymgr_i.d_param \tl_keymgr_i.d_size \tl_keymgr_i.d_source \tl_keymgr_i.d_sink \u_sm1_50.u_devicefifo.rspfifo.wdata_i [47:16] \tl_keymgr_i.d_user.rsp_intg \tl_keymgr_i.d_user.data_intg \tl_keymgr_i.d_error 1'0 }, Q = \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$78178 ($dff) from module xbar_main (D = { \u_sm1_50.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$78176 ($dff) from module xbar_main (D = { \u_sm1_50.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78159 ($dff) from module xbar_main (D = { \tl_otbn_i.d_opcode \tl_otbn_i.d_param \tl_otbn_i.d_size \tl_otbn_i.d_source \tl_otbn_i.d_sink \u_sm1_49.u_devicefifo.rspfifo.wdata_i [47:16] \tl_otbn_i.d_user.rsp_intg \tl_otbn_i.d_user.data_intg \tl_otbn_i.d_error 1'0 }, Q = \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78157 ($dff) from module xbar_main (D = { \tl_otbn_i.d_opcode \tl_otbn_i.d_param \tl_otbn_i.d_size \tl_otbn_i.d_source \tl_otbn_i.d_sink \u_sm1_49.u_devicefifo.rspfifo.wdata_i [47:16] \tl_otbn_i.d_user.rsp_intg \tl_otbn_i.d_user.data_intg \tl_otbn_i.d_error 1'0 }, Q = \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$78140 ($dff) from module xbar_main (D = { \u_sm1_49.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$78138 ($dff) from module xbar_main (D = { \u_sm1_49.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78121 ($dff) from module xbar_main (D = { \tl_rv_plic_i.d_opcode \tl_rv_plic_i.d_param \tl_rv_plic_i.d_size \tl_rv_plic_i.d_source \tl_rv_plic_i.d_sink \u_sm1_48.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_plic_i.d_user.rsp_intg \tl_rv_plic_i.d_user.data_intg \tl_rv_plic_i.d_error 1'0 }, Q = \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78119 ($dff) from module xbar_main (D = { \tl_rv_plic_i.d_opcode \tl_rv_plic_i.d_param \tl_rv_plic_i.d_size \tl_rv_plic_i.d_source \tl_rv_plic_i.d_sink \u_sm1_48.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_plic_i.d_user.rsp_intg \tl_rv_plic_i.d_user.data_intg \tl_rv_plic_i.d_error 1'0 }, Q = \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$78102 ($dff) from module xbar_main (D = { \u_sm1_48.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$78100 ($dff) from module xbar_main (D = { \u_sm1_48.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78083 ($dff) from module xbar_main (D = { \tl_hmac_i.d_opcode \tl_hmac_i.d_param \tl_hmac_i.d_size \tl_hmac_i.d_source \tl_hmac_i.d_sink \u_sm1_47.u_devicefifo.rspfifo.wdata_i [47:16] \tl_hmac_i.d_user.rsp_intg \tl_hmac_i.d_user.data_intg \tl_hmac_i.d_error 1'0 }, Q = \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78081 ($dff) from module xbar_main (D = { \tl_hmac_i.d_opcode \tl_hmac_i.d_param \tl_hmac_i.d_size \tl_hmac_i.d_source \tl_hmac_i.d_sink \u_sm1_47.u_devicefifo.rspfifo.wdata_i [47:16] \tl_hmac_i.d_user.rsp_intg \tl_hmac_i.d_user.data_intg \tl_hmac_i.d_error 1'0 }, Q = \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$78064 ($dff) from module xbar_main (D = { \u_sm1_47.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$78062 ($dff) from module xbar_main (D = { \u_sm1_47.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78045 ($dff) from module xbar_main (D = { \tl_edn1_i.d_opcode \tl_edn1_i.d_param \tl_edn1_i.d_size \tl_edn1_i.d_source \tl_edn1_i.d_sink \u_sm1_46.u_devicefifo.rspfifo.wdata_i [47:16] \tl_edn1_i.d_user.rsp_intg \tl_edn1_i.d_user.data_intg \tl_edn1_i.d_error 1'0 }, Q = \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78043 ($dff) from module xbar_main (D = { \tl_edn1_i.d_opcode \tl_edn1_i.d_param \tl_edn1_i.d_size \tl_edn1_i.d_source \tl_edn1_i.d_sink \u_sm1_46.u_devicefifo.rspfifo.wdata_i [47:16] \tl_edn1_i.d_user.rsp_intg \tl_edn1_i.d_user.data_intg \tl_edn1_i.d_error 1'0 }, Q = \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$78026 ($dff) from module xbar_main (D = { \u_sm1_46.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$78024 ($dff) from module xbar_main (D = { \u_sm1_46.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78007 ($dff) from module xbar_main (D = { \tl_edn0_i.d_opcode \tl_edn0_i.d_param \tl_edn0_i.d_size \tl_edn0_i.d_source \tl_edn0_i.d_sink \u_sm1_45.u_devicefifo.rspfifo.wdata_i [47:16] \tl_edn0_i.d_user.rsp_intg \tl_edn0_i.d_user.data_intg \tl_edn0_i.d_error 1'0 }, Q = \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78005 ($dff) from module xbar_main (D = { \tl_edn0_i.d_opcode \tl_edn0_i.d_param \tl_edn0_i.d_size \tl_edn0_i.d_source \tl_edn0_i.d_sink \u_sm1_45.u_devicefifo.rspfifo.wdata_i [47:16] \tl_edn0_i.d_user.rsp_intg \tl_edn0_i.d_user.data_intg \tl_edn0_i.d_error 1'0 }, Q = \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77988 ($dff) from module xbar_main (D = { \u_sm1_45.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77986 ($dff) from module xbar_main (D = { \u_sm1_45.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77969 ($dff) from module xbar_main (D = { \tl_csrng_i.d_opcode \tl_csrng_i.d_param \tl_csrng_i.d_size \tl_csrng_i.d_source \tl_csrng_i.d_sink \u_sm1_44.u_devicefifo.rspfifo.wdata_i [47:16] \tl_csrng_i.d_user.rsp_intg \tl_csrng_i.d_user.data_intg \tl_csrng_i.d_error 1'0 }, Q = \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77967 ($dff) from module xbar_main (D = { \tl_csrng_i.d_opcode \tl_csrng_i.d_param \tl_csrng_i.d_size \tl_csrng_i.d_source \tl_csrng_i.d_sink \u_sm1_44.u_devicefifo.rspfifo.wdata_i [47:16] \tl_csrng_i.d_user.rsp_intg \tl_csrng_i.d_user.data_intg \tl_csrng_i.d_error 1'0 }, Q = \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77950 ($dff) from module xbar_main (D = { \u_sm1_44.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77948 ($dff) from module xbar_main (D = { \u_sm1_44.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77931 ($dff) from module xbar_main (D = { \tl_entropy_src_i.d_opcode \tl_entropy_src_i.d_param \tl_entropy_src_i.d_size \tl_entropy_src_i.d_source \tl_entropy_src_i.d_sink \u_sm1_43.u_devicefifo.rspfifo.wdata_i [47:16] \tl_entropy_src_i.d_user.rsp_intg \tl_entropy_src_i.d_user.data_intg \tl_entropy_src_i.d_error 1'0 }, Q = \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77929 ($dff) from module xbar_main (D = { \tl_entropy_src_i.d_opcode \tl_entropy_src_i.d_param \tl_entropy_src_i.d_size \tl_entropy_src_i.d_source \tl_entropy_src_i.d_sink \u_sm1_43.u_devicefifo.rspfifo.wdata_i [47:16] \tl_entropy_src_i.d_user.rsp_intg \tl_entropy_src_i.d_user.data_intg \tl_entropy_src_i.d_error 1'0 }, Q = \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77912 ($dff) from module xbar_main (D = { \u_sm1_43.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77910 ($dff) from module xbar_main (D = { \u_sm1_43.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77893 ($dff) from module xbar_main (D = { \tl_aes_i.d_opcode \tl_aes_i.d_param \tl_aes_i.d_size \tl_aes_i.d_source \tl_aes_i.d_sink \u_sm1_42.u_devicefifo.rspfifo.wdata_i [47:16] \tl_aes_i.d_user.rsp_intg \tl_aes_i.d_user.data_intg \tl_aes_i.d_error 1'0 }, Q = \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77891 ($dff) from module xbar_main (D = { \tl_aes_i.d_opcode \tl_aes_i.d_param \tl_aes_i.d_size \tl_aes_i.d_source \tl_aes_i.d_sink \u_sm1_42.u_devicefifo.rspfifo.wdata_i [47:16] \tl_aes_i.d_user.rsp_intg \tl_aes_i.d_user.data_intg \tl_aes_i.d_error 1'0 }, Q = \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77874 ($dff) from module xbar_main (D = { \u_sm1_42.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77872 ($dff) from module xbar_main (D = { \u_sm1_42.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77855 ($dff) from module xbar_main (D = { \tl_flash_ctrl__prim_i.d_opcode \tl_flash_ctrl__prim_i.d_param \tl_flash_ctrl__prim_i.d_size \tl_flash_ctrl__prim_i.d_source \tl_flash_ctrl__prim_i.d_sink \u_sm1_41.u_devicefifo.rspfifo.wdata_i [47:16] \tl_flash_ctrl__prim_i.d_user.rsp_intg \tl_flash_ctrl__prim_i.d_user.data_intg \tl_flash_ctrl__prim_i.d_error 1'0 }, Q = \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77853 ($dff) from module xbar_main (D = { \tl_flash_ctrl__prim_i.d_opcode \tl_flash_ctrl__prim_i.d_param \tl_flash_ctrl__prim_i.d_size \tl_flash_ctrl__prim_i.d_source \tl_flash_ctrl__prim_i.d_sink \u_sm1_41.u_devicefifo.rspfifo.wdata_i [47:16] \tl_flash_ctrl__prim_i.d_user.rsp_intg \tl_flash_ctrl__prim_i.d_user.data_intg \tl_flash_ctrl__prim_i.d_error 1'0 }, Q = \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77836 ($dff) from module xbar_main (D = { \u_sm1_41.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77834 ($dff) from module xbar_main (D = { \u_sm1_41.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77817 ($dff) from module xbar_main (D = { \tl_flash_ctrl__core_i.d_opcode \tl_flash_ctrl__core_i.d_param \tl_flash_ctrl__core_i.d_size \tl_flash_ctrl__core_i.d_source \tl_flash_ctrl__core_i.d_sink \u_sm1_40.u_devicefifo.rspfifo.wdata_i [47:16] \tl_flash_ctrl__core_i.d_user.rsp_intg \tl_flash_ctrl__core_i.d_user.data_intg \tl_flash_ctrl__core_i.d_error 1'0 }, Q = \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77815 ($dff) from module xbar_main (D = { \tl_flash_ctrl__core_i.d_opcode \tl_flash_ctrl__core_i.d_param \tl_flash_ctrl__core_i.d_size \tl_flash_ctrl__core_i.d_source \tl_flash_ctrl__core_i.d_sink \u_sm1_40.u_devicefifo.rspfifo.wdata_i [47:16] \tl_flash_ctrl__core_i.d_user.rsp_intg \tl_flash_ctrl__core_i.d_user.data_intg \tl_flash_ctrl__core_i.d_error 1'0 }, Q = \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77798 ($dff) from module xbar_main (D = { \u_sm1_40.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77796 ($dff) from module xbar_main (D = { \u_sm1_40.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77779 ($dff) from module xbar_main (D = { \tl_rv_dm__regs_i.d_opcode \tl_rv_dm__regs_i.d_param \tl_rv_dm__regs_i.d_size \tl_rv_dm__regs_i.d_source \tl_rv_dm__regs_i.d_sink \u_sm1_33.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_dm__regs_i.d_user.rsp_intg \tl_rv_dm__regs_i.d_user.data_intg \tl_rv_dm__regs_i.d_error 1'0 }, Q = \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77777 ($dff) from module xbar_main (D = { \tl_rv_dm__regs_i.d_opcode \tl_rv_dm__regs_i.d_param \tl_rv_dm__regs_i.d_size \tl_rv_dm__regs_i.d_source \tl_rv_dm__regs_i.d_sink \u_sm1_33.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_dm__regs_i.d_user.rsp_intg \tl_rv_dm__regs_i.d_user.data_intg \tl_rv_dm__regs_i.d_error 1'0 }, Q = \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77760 ($dff) from module xbar_main (D = { \u_sm1_33.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77758 ($dff) from module xbar_main (D = { \u_sm1_33.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77741 ($dff) from module xbar_main (D = { \tl_flash_ctrl__mem_i.d_opcode \tl_flash_ctrl__mem_i.d_param \tl_flash_ctrl__mem_i.d_size \tl_flash_ctrl__mem_i.d_source \tl_flash_ctrl__mem_i.d_sink \u_sm1_30.u_devicefifo.rspfifo.wdata_i [47:16] \tl_flash_ctrl__mem_i.d_user.rsp_intg \tl_flash_ctrl__mem_i.d_user.data_intg \tl_flash_ctrl__mem_i.d_error 1'0 }, Q = \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77739 ($dff) from module xbar_main (D = { \tl_flash_ctrl__mem_i.d_opcode \tl_flash_ctrl__mem_i.d_param \tl_flash_ctrl__mem_i.d_size \tl_flash_ctrl__mem_i.d_source \tl_flash_ctrl__mem_i.d_sink \u_sm1_30.u_devicefifo.rspfifo.wdata_i [47:16] \tl_flash_ctrl__mem_i.d_user.rsp_intg \tl_flash_ctrl__mem_i.d_user.data_intg \tl_flash_ctrl__mem_i.d_error 1'0 }, Q = \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77722 ($dff) from module xbar_main (D = { \u_sm1_30.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77720 ($dff) from module xbar_main (D = { \u_sm1_30.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77703 ($dff) from module xbar_main (D = { \tl_rv_dm__rom_i.d_opcode \tl_rv_dm__rom_i.d_param \tl_rv_dm__rom_i.d_size \tl_rv_dm__rom_i.d_source \tl_rv_dm__rom_i.d_sink \u_sm1_28.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_dm__rom_i.d_user.rsp_intg \tl_rv_dm__rom_i.d_user.data_intg \tl_rv_dm__rom_i.d_error 1'0 }, Q = \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77701 ($dff) from module xbar_main (D = { \tl_rv_dm__rom_i.d_opcode \tl_rv_dm__rom_i.d_param \tl_rv_dm__rom_i.d_size \tl_rv_dm__rom_i.d_source \tl_rv_dm__rom_i.d_sink \u_sm1_28.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_dm__rom_i.d_user.rsp_intg \tl_rv_dm__rom_i.d_user.data_intg \tl_rv_dm__rom_i.d_error 1'0 }, Q = \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77684 ($dff) from module xbar_main (D = { \u_sm1_28.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77682 ($dff) from module xbar_main (D = { \u_sm1_28.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[1]$77665 ($dff) from module xbar_main (D = { \u_s1n_54.fifo_h.tl_d_i.d_opcode \u_s1n_54.tl_t_p[d_param] \u_s1n_54.tl_t_p[d_size] \u_s1n_54.tl_t_p[d_source] \u_s1n_54.tl_t_p[d_sink] \u_s1n_54.fifo_h.rspfifo.wdata_i [47:16] \u_s1n_54.tl_t_p[d_user][rsp_intg] \u_s1n_54.tl_t_p[d_user][data_intg] \u_s1n_54.tl_t_p[d_error] 1'0 }, Q = \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[0]$77663 ($dff) from module xbar_main (D = { \u_s1n_54.fifo_h.tl_d_i.d_opcode \u_s1n_54.tl_t_p[d_param] \u_s1n_54.tl_t_p[d_size] \u_s1n_54.tl_t_p[d_source] \u_s1n_54.tl_t_p[d_sink] \u_s1n_54.fifo_h.rspfifo.wdata_i [47:16] \u_s1n_54.tl_t_p[d_user][rsp_intg] \u_s1n_54.tl_t_p[d_user][data_intg] \u_s1n_54.tl_t_p[d_error] 1'0 }, Q = \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage[1]$77646 ($dff) from module xbar_main (D = { \tl_rv_dm__sba_i.a_opcode \tl_rv_dm__sba_i.a_param \tl_rv_dm__sba_i.a_size \tl_rv_dm__sba_i.a_source \tl_rv_dm__sba_i.a_address \tl_rv_dm__sba_i.a_mask \tl_rv_dm__sba_i.a_data \tl_rv_dm__sba_i.a_user.rsvd \tl_rv_dm__sba_i.a_user.instr_type \tl_rv_dm__sba_i.a_user.cmd_intg \tl_rv_dm__sba_i.a_user.data_intg \dev_sel_s1n_54 }, Q = \u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage[0]$77644 ($dff) from module xbar_main (D = { \tl_rv_dm__sba_i.a_opcode \tl_rv_dm__sba_i.a_param \tl_rv_dm__sba_i.a_size \tl_rv_dm__sba_i.a_source \tl_rv_dm__sba_i.a_address \tl_rv_dm__sba_i.a_mask \tl_rv_dm__sba_i.a_data \tl_rv_dm__sba_i.a_user.rsvd \tl_rv_dm__sba_i.a_user.instr_type \tl_rv_dm__sba_i.a_user.cmd_intg \tl_rv_dm__sba_i.a_user.data_intg \dev_sel_s1n_54 }, Q = \u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_asf_38.rspfifo.storage[3]$77601 ($dff) from module xbar_main (D = { \tl_spi_host1_i.d_opcode \tl_spi_host1_i.d_param \tl_spi_host1_i.d_size \tl_spi_host1_i.d_source \tl_spi_host1_i.d_sink \tl_spi_host1_i.d_data \tl_spi_host1_i.d_user.rsp_intg \tl_spi_host1_i.d_user.data_intg \tl_spi_host1_i.d_error }, Q = \u_asf_38.rspfifo.storage[3]).
Adding EN signal on $memory\u_asf_38.rspfifo.storage[2]$77599 ($dff) from module xbar_main (D = { \tl_spi_host1_i.d_opcode \tl_spi_host1_i.d_param \tl_spi_host1_i.d_size \tl_spi_host1_i.d_source \tl_spi_host1_i.d_sink \tl_spi_host1_i.d_data \tl_spi_host1_i.d_user.rsp_intg \tl_spi_host1_i.d_user.data_intg \tl_spi_host1_i.d_error }, Q = \u_asf_38.rspfifo.storage[2]).
Adding EN signal on $memory\u_asf_38.rspfifo.storage[1]$77597 ($dff) from module xbar_main (D = { \tl_spi_host1_i.d_opcode \tl_spi_host1_i.d_param \tl_spi_host1_i.d_size \tl_spi_host1_i.d_source \tl_spi_host1_i.d_sink \tl_spi_host1_i.d_data \tl_spi_host1_i.d_user.rsp_intg \tl_spi_host1_i.d_user.data_intg \tl_spi_host1_i.d_error }, Q = \u_asf_38.rspfifo.storage[1]).
Adding EN signal on $memory\u_asf_38.rspfifo.storage[0]$77595 ($dff) from module xbar_main (D = { \tl_spi_host1_i.d_opcode \tl_spi_host1_i.d_param \tl_spi_host1_i.d_size \tl_spi_host1_i.d_source \tl_spi_host1_i.d_sink \tl_spi_host1_i.d_data \tl_spi_host1_i.d_user.rsp_intg \tl_spi_host1_i.d_user.data_intg \tl_spi_host1_i.d_error }, Q = \u_asf_38.rspfifo.storage[0]).
Adding EN signal on $memory\u_asf_38.reqfifo.storage[3]$77552 ($dff) from module xbar_main (D = { \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [107:93] \tl_sm1_39_ds_h2d[a_source] \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [91:1] }, Q = \u_asf_38.reqfifo.storage[3]).
Adding EN signal on $memory\u_asf_38.reqfifo.storage[2]$77550 ($dff) from module xbar_main (D = { \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [107:93] \tl_sm1_39_ds_h2d[a_source] \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [91:1] }, Q = \u_asf_38.reqfifo.storage[2]).
Adding EN signal on $memory\u_asf_38.reqfifo.storage[1]$77548 ($dff) from module xbar_main (D = { \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [107:93] \tl_sm1_39_ds_h2d[a_source] \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [91:1] }, Q = \u_asf_38.reqfifo.storage[1]).
Adding EN signal on $memory\u_asf_38.reqfifo.storage[0]$77546 ($dff) from module xbar_main (D = { \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [107:93] \tl_sm1_39_ds_h2d[a_source] \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [91:1] }, Q = \u_asf_38.reqfifo.storage[0]).
Adding EN signal on $memory\u_asf_36.rspfifo.storage[3]$77503 ($dff) from module xbar_main (D = { \tl_spi_host0_i.d_opcode \tl_spi_host0_i.d_param \tl_spi_host0_i.d_size \tl_spi_host0_i.d_source \tl_spi_host0_i.d_sink \tl_spi_host0_i.d_data \tl_spi_host0_i.d_user.rsp_intg \tl_spi_host0_i.d_user.data_intg \tl_spi_host0_i.d_error }, Q = \u_asf_36.rspfifo.storage[3]).
Adding EN signal on $memory\u_asf_36.rspfifo.storage[2]$77501 ($dff) from module xbar_main (D = { \tl_spi_host0_i.d_opcode \tl_spi_host0_i.d_param \tl_spi_host0_i.d_size \tl_spi_host0_i.d_source \tl_spi_host0_i.d_sink \tl_spi_host0_i.d_data \tl_spi_host0_i.d_user.rsp_intg \tl_spi_host0_i.d_user.data_intg \tl_spi_host0_i.d_error }, Q = \u_asf_36.rspfifo.storage[2]).
Adding EN signal on $memory\u_asf_36.rspfifo.storage[1]$77499 ($dff) from module xbar_main (D = { \tl_spi_host0_i.d_opcode \tl_spi_host0_i.d_param \tl_spi_host0_i.d_size \tl_spi_host0_i.d_source \tl_spi_host0_i.d_sink \tl_spi_host0_i.d_data \tl_spi_host0_i.d_user.rsp_intg \tl_spi_host0_i.d_user.data_intg \tl_spi_host0_i.d_error }, Q = \u_asf_36.rspfifo.storage[1]).
Adding EN signal on $memory\u_asf_36.rspfifo.storage[0]$77497 ($dff) from module xbar_main (D = { \tl_spi_host0_i.d_opcode \tl_spi_host0_i.d_param \tl_spi_host0_i.d_size \tl_spi_host0_i.d_source \tl_spi_host0_i.d_sink \tl_spi_host0_i.d_data \tl_spi_host0_i.d_user.rsp_intg \tl_spi_host0_i.d_user.data_intg \tl_spi_host0_i.d_error }, Q = \u_asf_36.rspfifo.storage[0]).
Adding EN signal on $memory\u_asf_36.reqfifo.storage[3]$77454 ($dff) from module xbar_main (D = \u_sm1_37.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_36.reqfifo.storage[3]).
Adding EN signal on $memory\u_asf_36.reqfifo.storage[2]$77452 ($dff) from module xbar_main (D = \u_sm1_37.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_36.reqfifo.storage[2]).
Adding EN signal on $memory\u_asf_36.reqfifo.storage[1]$77450 ($dff) from module xbar_main (D = \u_sm1_37.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_36.reqfifo.storage[1]).
Adding EN signal on $memory\u_asf_36.reqfifo.storage[0]$77448 ($dff) from module xbar_main (D = \u_sm1_37.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_36.reqfifo.storage[0]).
Adding EN signal on $memory\u_asf_34.rspfifo.storage[3]$77405 ($dff) from module xbar_main (D = { \tl_peri_i.d_opcode \tl_peri_i.d_param \tl_peri_i.d_size \tl_peri_i.d_source \tl_peri_i.d_sink \tl_peri_i.d_data \tl_peri_i.d_user.rsp_intg \tl_peri_i.d_user.data_intg \tl_peri_i.d_error }, Q = \u_asf_34.rspfifo.storage[3]).
Adding EN signal on $memory\u_asf_34.rspfifo.storage[2]$77403 ($dff) from module xbar_main (D = { \tl_peri_i.d_opcode \tl_peri_i.d_param \tl_peri_i.d_size \tl_peri_i.d_source \tl_peri_i.d_sink \tl_peri_i.d_data \tl_peri_i.d_user.rsp_intg \tl_peri_i.d_user.data_intg \tl_peri_i.d_error }, Q = \u_asf_34.rspfifo.storage[2]).
Adding EN signal on $memory\u_asf_34.rspfifo.storage[1]$77401 ($dff) from module xbar_main (D = { \tl_peri_i.d_opcode \tl_peri_i.d_param \tl_peri_i.d_size \tl_peri_i.d_source \tl_peri_i.d_sink \tl_peri_i.d_data \tl_peri_i.d_user.rsp_intg \tl_peri_i.d_user.data_intg \tl_peri_i.d_error }, Q = \u_asf_34.rspfifo.storage[1]).
Adding EN signal on $memory\u_asf_34.rspfifo.storage[0]$77399 ($dff) from module xbar_main (D = { \tl_peri_i.d_opcode \tl_peri_i.d_param \tl_peri_i.d_size \tl_peri_i.d_source \tl_peri_i.d_sink \tl_peri_i.d_data \tl_peri_i.d_user.rsp_intg \tl_peri_i.d_user.data_intg \tl_peri_i.d_error }, Q = \u_asf_34.rspfifo.storage[0]).
Adding EN signal on $memory\u_asf_34.reqfifo.storage[3]$77356 ($dff) from module xbar_main (D = \u_sm1_35.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_34.reqfifo.storage[3]).
Adding EN signal on $memory\u_asf_34.reqfifo.storage[2]$77354 ($dff) from module xbar_main (D = \u_sm1_35.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_34.reqfifo.storage[2]).
Adding EN signal on $memory\u_asf_34.reqfifo.storage[1]$77352 ($dff) from module xbar_main (D = \u_sm1_35.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_34.reqfifo.storage[1]).
Adding EN signal on $memory\u_asf_34.reqfifo.storage[0]$77350 ($dff) from module xbar_main (D = \u_sm1_35.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_34.reqfifo.storage[0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78355 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78354 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78353 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78352 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78351 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78350 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78349 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78348 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78347 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78346 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78345 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78344 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78343 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78342 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78341 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78340 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78339 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78338 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78337 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78336 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78335 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78334 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78333 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78332 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78331 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78330 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78329 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78328 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78327 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78326 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78325 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78324 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78323 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78322 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78321 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78320 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78319 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78318 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78317 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78316 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78315 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78314 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78313 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78312 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78311 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78310 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78309 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78308 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78307 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78306 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78305 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78304 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78303 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78302 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78301 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78300 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78299 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78298 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78297 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78296 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78295 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78294 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78293 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78292 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78291 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78290 ($dffe) from module xbar_main.

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 92 unused cells and 92 unused wires.
<suppressed ~93 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
    Consolidated identical input bits for $mux cell $memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77667:
      Old ports: A={ \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77686:
      Old ports: A={ \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77705:
      Old ports: A={ \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77724:
      Old ports: A={ \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77743:
      Old ports: A={ \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77762:
      Old ports: A={ \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77781:
      Old ports: A={ \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77800:
      Old ports: A={ \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77819:
      Old ports: A={ \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77838:
      Old ports: A={ \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77857:
      Old ports: A={ \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77876:
      Old ports: A={ \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77895:
      Old ports: A={ \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77914:
      Old ports: A={ \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77933:
      Old ports: A={ \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77952:
      Old ports: A={ \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77971:
      Old ports: A={ \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77990:
      Old ports: A={ \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78009:
      Old ports: A={ \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78028:
      Old ports: A={ \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78047:
      Old ports: A={ \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78066:
      Old ports: A={ \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78085:
      Old ports: A={ \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78104:
      Old ports: A={ \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78123:
      Old ports: A={ \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78142:
      Old ports: A={ \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78161:
      Old ports: A={ \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78180:
      Old ports: A={ \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78199:
      Old ports: A={ \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78218:
      Old ports: A={ \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78237:
      Old ports: A={ \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78256:
      Old ports: A={ \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78275:
      Old ports: A={ \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
  Optimizing cells in module \xbar_main.
Performed a total of 33 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.30.26. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce -full

3.30.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.30.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_share

3.30.30. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.31. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr -full

3.30.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.30.34. Finished OPT passes. (There is nothing left to do.)

yosys> techmap -map +/techmap.v

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~377 debug messages>

yosys> opt -sat

3.32. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

yosys> opt_merge -nomux

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

yosys> opt_muxtree

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.32.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.32.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77831, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77844, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77850, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77863, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77869, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77768, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77774, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77787, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77793, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77806, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77812, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77920, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77939, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77983, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77692, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77698, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77711, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77717, arst={ }, srst={ }
  533 cells in clk=\clk_main_i, en=$memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77730, arst={ }, srst={ }
  129 cells in clk=\clk_spi_host1_i, en=$memory\u_asf_38.rspfifo.storage$wren[3][0][0]$y$77641, arst={ }, srst={ }
  469 cells in clk=\clk_main_i, en=$memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77660, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host1_i, en=$memory\u_asf_38.rspfifo.storage$wren[2][0][0]$y$77635, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78072, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78097, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78129, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78154, arst={ }, srst={ }
  130 cells in clk=\clk_spi_host1_i, en=$memory\u_asf_38.rspfifo.storage$wren[0][0][0]$y$77619, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78224, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_asf_38.reqfifo.storage$wren[3][0][0]$y$77592, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78243, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78287, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_asf_34.reqfifo.storage$wren[3][0][0]$y$77396, arst={ }, srst={ }
  130 cells in clk=\clk_fixed_i, en=$memory\u_asf_34.rspfifo.storage$wren[0][0][0]$y$77423, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77825, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_asf_36.reqfifo.storage$wren[3][0][0]$y$77494, arst={ }, srst={ }
  130 cells in clk=\clk_spi_host0_i, en=$memory\u_asf_36.rspfifo.storage$wren[0][0][0]$y$77521, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host0_i, en=$memory\u_asf_36.rspfifo.storage$wren[1][0][0]$y$77529, arst={ }, srst={ }
  129 cells in clk=\clk_spi_host0_i, en=$memory\u_asf_36.rspfifo.storage$wren[2][0][0]$y$77537, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77749, arst={ }, srst={ }
  113 cells in clk=\clk_main_i, en=$memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77654, arst={ }, srst={ }
  3970 cells in clk=\clk_main_i, en=$memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77679, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77736, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78281, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78268, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78262, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78249, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78230, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78211, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78205, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78192, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78186, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78173, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78167, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78148, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78135, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78116, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78110, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host1_i, en=$memory\u_asf_38.rspfifo.storage$wren[1][0][0]$y$77627, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78091, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78078, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78059, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78053, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78040, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78034, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78021, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78015, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host0_i, en=$memory\u_asf_36.rspfifo.storage$wren[3][0][0]$y$77543, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78002, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77996, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77977, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77964, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77958, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77945, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77926, arst={ }, srst={ }
  164 cells in clk=\clk_main_i, en=$memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77907, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77901, arst={ }, srst={ }
  216 cells in clk=\clk_main_i, en=$memory\u_asf_38.reqfifo.storage$wren[0][0][0]$y$77570, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_asf_38.reqfifo.storage$wren[1][0][0]$y$77578, arst={ }, srst={ }
  522 cells in clk=\clk_main_i, en=$memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77888, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77882, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_asf_38.reqfifo.storage$wren[2][0][0]$y$77586, arst={ }, srst={ }
  65 cells in clk=\clk_fixed_i, en=$memory\u_asf_34.rspfifo.storage$wren[1][0][0]$y$77431, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_asf_36.reqfifo.storage$wren[2][0][0]$y$77488, arst={ }, srst={ }
  215 cells in clk=\clk_main_i, en=$memory\u_asf_36.reqfifo.storage$wren[1][0][0]$y$77480, arst={ }, srst={ }
  129 cells in clk=\clk_fixed_i, en=$memory\u_asf_34.rspfifo.storage$wren[2][0][0]$y$77439, arst={ }, srst={ }
  109 cells in clk=\clk_main_i, en=$memory\u_asf_36.reqfifo.storage$wren[0][0][0]$y$77472, arst={ }, srst={ }
  65 cells in clk=\clk_fixed_i, en=$memory\u_asf_34.rspfifo.storage$wren[3][0][0]$y$77445, arst={ }, srst={ }
  216 cells in clk=\clk_main_i, en=$memory\u_asf_34.reqfifo.storage$wren[0][0][0]$y$77374, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_asf_34.reqfifo.storage$wren[2][0][0]$y$77390, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77755, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$memory\u_asf_34.reqfifo.storage$wren[1][0][0]$y$77382, arst={ }, srst={ }
  65 cells in clk=\clk_main_i, en=$memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77673, arst={ }, srst={ }
  75 cells in clk=\clk_main_i, en=\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  628 cells in clk=\clk_main_i, en=\u_s1n_54.accept_t_req, arst=!\rst_main_ni, srst={ }
  62 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:219:make_patterns_logic$53543, arst=!\rst_main_ni, srst={ }
  26 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53533, arst=!\rst_main_ni, srst={ }
  62 cells in clk=\clk_main_i, en=\u_s1n_54.accept_t_rsp, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_main_i, en=\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  21 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53402, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53405, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  24 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53412, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  21 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53419, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  21 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53426, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  22 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53433, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  24 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53440, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  30 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53447, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  25 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53454, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  25 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53461, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  25 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53468, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  25 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53475, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  25 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53482, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53489, arst=!\rst_main_ni, srst={ }
  25 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53492, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53495, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_spi_host0_i, en=\u_asf_36.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host0_ni, srst={ }
  123 cells in clk=\clk_spi_host1_i, en=\u_asf_38.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host1_ni, srst={ }
  19 cells in clk=\clk_main_i, en=\u_asf_38.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  86 cells in clk=\clk_main_i, en=\u_asf_38.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  24 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53498, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_fixed_i, en=\u_asf_34.rspfifo.fifo_incr_wptr, arst=!\rst_fixed_ni, srst={ }
  123 cells in clk=\clk_spi_host0_i, en=\u_asf_36.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host0_ni, srst={ }
  19 cells in clk=\clk_main_i, en=\u_asf_36.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  86 cells in clk=\clk_main_i, en=\u_asf_36.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  123 cells in clk=\clk_fixed_i, en=\u_asf_34.reqfifo.fifo_incr_rptr, arst=!\rst_fixed_ni, srst={ }
  19 cells in clk=\clk_main_i, en=\u_asf_34.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  86 cells in clk=\clk_main_i, en=\u_asf_34.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  24 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53505, arst=!\rst_main_ni, srst={ }
  25 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53508, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  905 cells in clk=\clk_main_i, en=\u_s1n_31.accept_t_req, arst=!\rst_main_ni, srst={ }
  4 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53549, arst=!\rst_main_ni, srst={ }
  1165 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:219:make_patterns_logic$53555, arst=!\rst_main_ni, srst={ }
  43 cells in clk=\clk_main_i, en=$auto$simplemap.cc:251:simplemap_eqne$63672 [1], arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  24 cells in clk=\clk_main_i, en=\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  34 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53515, arst=!\rst_main_ni, srst={ }
  35 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53518, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  116 cells in clk=\clk_main_i, en=\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53525, arst=!\rst_main_ni, srst={ }
  37 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53528, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$auto$simplemap.cc:251:simplemap_eqne$62771 [1], arst=!\rst_main_ni, srst={ }
  90 cells in clk=\clk_main_i, en=\u_s1n_26.accept_t_req, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_spi_host1_i, en=\u_asf_38.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host1_ni, srst={ }
  4 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53561, arst=!\rst_main_ni, srst={ }
  242 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:219:make_patterns_logic$53567, arst=!\rst_main_ni, srst={ }
  41 cells in clk=\clk_main_i, en=$auto$simplemap.cc:251:simplemap_eqne$64050 [1], arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en={ }, arst=!\rst_main_ni, srst={ }

3.33.2. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77831
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.2.1. Executing ABC.

3.33.3. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77844
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.3.1. Executing ABC.

3.33.4. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77850
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.4.1. Executing ABC.

3.33.5. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77863
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.5.1. Executing ABC.

3.33.6. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77869
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.6.1. Executing ABC.

3.33.7. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77768
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.7.1. Executing ABC.

3.33.8. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77774
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.8.1. Executing ABC.

3.33.9. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77787
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.9.1. Executing ABC.

3.33.10. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77793
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.10.1. Executing ABC.

3.33.11. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77806
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.11.1. Executing ABC.

3.33.12. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77812
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.12.1. Executing ABC.

3.33.13. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77920
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.13.1. Executing ABC.

3.33.14. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77939
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.14.1. Executing ABC.

3.33.15. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77983
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.15.1. Executing ABC.

3.33.16. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77692
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.16.1. Executing ABC.

3.33.17. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77698
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.17.1. Executing ABC.

3.33.18. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77711
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.18.1. Executing ABC.

3.33.19. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77717
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.19.1. Executing ABC.

3.33.20. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77730
Extracted 533 gates and 962 wires to a netlist network with 428 inputs and 216 outputs.

3.33.20.1. Executing ABC.

3.33.21. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $memory\u_asf_38.rspfifo.storage$wren[3][0][0]$y$77641
Extracted 129 gates and 260 wires to a netlist network with 131 inputs and 65 outputs.

3.33.21.1. Executing ABC.

3.33.22. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77660
Extracted 469 gates and 693 wires to a netlist network with 222 inputs and 118 outputs.

3.33.22.1. Executing ABC.

3.33.23. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $memory\u_asf_38.rspfifo.storage$wren[2][0][0]$y$77635
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.23.1. Executing ABC.

3.33.24. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78072
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.24.1. Executing ABC.

3.33.25. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78097
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.25.1. Executing ABC.

3.33.26. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78129
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.26.1. Executing ABC.

3.33.27. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78154
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.27.1. Executing ABC.

3.33.28. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $memory\u_asf_38.rspfifo.storage$wren[0][0][0]$y$77619
Extracted 130 gates and 262 wires to a netlist network with 132 inputs and 65 outputs.

3.33.28.1. Executing ABC.

3.33.29. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78224
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.29.1. Executing ABC.

3.33.30. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_asf_38.reqfifo.storage$wren[3][0][0]$y$77592
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.30.1. Executing ABC.

3.33.31. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78243
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.31.1. Executing ABC.

3.33.32. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78287
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.32.1. Executing ABC.

3.33.33. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_asf_34.reqfifo.storage$wren[3][0][0]$y$77396
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.33.1. Executing ABC.

3.33.34. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $memory\u_asf_34.rspfifo.storage$wren[0][0][0]$y$77423
Extracted 130 gates and 262 wires to a netlist network with 132 inputs and 65 outputs.

3.33.34.1. Executing ABC.

3.33.35. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77825
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.35.1. Executing ABC.

3.33.36. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_asf_36.reqfifo.storage$wren[3][0][0]$y$77494
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.36.1. Executing ABC.

3.33.37. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $memory\u_asf_36.rspfifo.storage$wren[0][0][0]$y$77521
Extracted 130 gates and 262 wires to a netlist network with 132 inputs and 65 outputs.

3.33.37.1. Executing ABC.

3.33.38. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $memory\u_asf_36.rspfifo.storage$wren[1][0][0]$y$77529
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.38.1. Executing ABC.

3.33.39. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $memory\u_asf_36.rspfifo.storage$wren[2][0][0]$y$77537
Extracted 129 gates and 260 wires to a netlist network with 131 inputs and 65 outputs.

3.33.39.1. Executing ABC.

3.33.40. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77749
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.40.1. Executing ABC.

3.33.41. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77654
Extracted 113 gates and 227 wires to a netlist network with 114 inputs and 113 outputs.

3.33.41.1. Executing ABC.

3.33.42. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77679
Extracted 3970 gates and 5853 wires to a netlist network with 1882 inputs and 1222 outputs.

3.33.42.1. Executing ABC.

3.33.43. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77736
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.43.1. Executing ABC.

3.33.44. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78281
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.44.1. Executing ABC.

3.33.45. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78268
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.45.1. Executing ABC.

3.33.46. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78262
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.46.1. Executing ABC.

3.33.47. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78249
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.47.1. Executing ABC.

3.33.48. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78230
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.48.1. Executing ABC.

3.33.49. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78211
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.49.1. Executing ABC.

3.33.50. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78205
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.50.1. Executing ABC.

3.33.51. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78192
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.51.1. Executing ABC.

3.33.52. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78186
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.52.1. Executing ABC.

3.33.53. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78173
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.53.1. Executing ABC.

3.33.54. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78167
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.54.1. Executing ABC.

3.33.55. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78148
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.55.1. Executing ABC.

3.33.56. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78135
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.56.1. Executing ABC.

3.33.57. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78116
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.57.1. Executing ABC.

3.33.58. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78110
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.58.1. Executing ABC.

3.33.59. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $memory\u_asf_38.rspfifo.storage$wren[1][0][0]$y$77627
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.59.1. Executing ABC.

3.33.60. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78091
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.60.1. Executing ABC.

3.33.61. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78078
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.61.1. Executing ABC.

3.33.62. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78059
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.62.1. Executing ABC.

3.33.63. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78053
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.63.1. Executing ABC.

3.33.64. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78040
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.64.1. Executing ABC.

3.33.65. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78034
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.65.1. Executing ABC.

3.33.66. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78021
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.66.1. Executing ABC.

3.33.67. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78015
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.67.1. Executing ABC.

3.33.68. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $memory\u_asf_36.rspfifo.storage$wren[3][0][0]$y$77543
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.68.1. Executing ABC.

3.33.69. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78002
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.69.1. Executing ABC.

3.33.70. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77996
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.70.1. Executing ABC.

3.33.71. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77977
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.71.1. Executing ABC.

3.33.72. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77964
Extracted 428 gates and 752 wires to a netlist network with 324 inputs and 215 outputs.

3.33.72.1. Executing ABC.

3.33.73. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77958
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.73.1. Executing ABC.

3.33.74. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77945
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.74.1. Executing ABC.

3.33.75. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77926
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.75.1. Executing ABC.

3.33.76. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77907
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.76.1. Executing ABC.

3.33.77. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77901
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.77.1. Executing ABC.

3.33.78. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_asf_38.reqfifo.storage$wren[0][0][0]$y$77570
Extracted 216 gates and 434 wires to a netlist network with 218 inputs and 108 outputs.

3.33.78.1. Executing ABC.

3.33.79. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_asf_38.reqfifo.storage$wren[1][0][0]$y$77578
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.79.1. Executing ABC.

3.33.80. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77888
Extracted 522 gates and 847 wires to a netlist network with 325 inputs and 309 outputs.

3.33.80.1. Executing ABC.

3.33.81. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77882
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.81.1. Executing ABC.

3.33.82. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_asf_38.reqfifo.storage$wren[2][0][0]$y$77586
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.82.1. Executing ABC.

3.33.83. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $memory\u_asf_34.rspfifo.storage$wren[1][0][0]$y$77431
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.83.1. Executing ABC.

3.33.84. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_asf_36.reqfifo.storage$wren[2][0][0]$y$77488
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.84.1. Executing ABC.

3.33.85. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_asf_36.reqfifo.storage$wren[1][0][0]$y$77480
Extracted 215 gates and 432 wires to a netlist network with 217 inputs and 108 outputs.

3.33.85.1. Executing ABC.

3.33.86. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $memory\u_asf_34.rspfifo.storage$wren[2][0][0]$y$77439
Extracted 129 gates and 260 wires to a netlist network with 131 inputs and 65 outputs.

3.33.86.1. Executing ABC.

3.33.87. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_asf_36.reqfifo.storage$wren[0][0][0]$y$77472
Extracted 109 gates and 219 wires to a netlist network with 110 inputs and 108 outputs.

3.33.87.1. Executing ABC.

3.33.88. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $memory\u_asf_34.rspfifo.storage$wren[3][0][0]$y$77445
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.88.1. Executing ABC.

3.33.89. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_asf_34.reqfifo.storage$wren[0][0][0]$y$77374
Extracted 216 gates and 434 wires to a netlist network with 218 inputs and 108 outputs.

3.33.89.1. Executing ABC.

3.33.90. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_asf_34.reqfifo.storage$wren[2][0][0]$y$77390
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.90.1. Executing ABC.

3.33.91. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77755
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.91.1. Executing ABC.

3.33.92. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_asf_34.reqfifo.storage$wren[1][0][0]$y$77382
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.92.1. Executing ABC.

3.33.93. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77673
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.93.1. Executing ABC.

3.33.94. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 75 gates and 143 wires to a netlist network with 67 inputs and 69 outputs.

3.33.94.1. Executing ABC.

3.33.95. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.95.1. Executing ABC.

3.33.96. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_54.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 628 gates and 1236 wires to a netlist network with 607 inputs and 464 outputs.

3.33.96.1. Executing ABC.

3.33.97. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$53543, asynchronously reset by !\rst_main_ni
Extracted 62 gates and 64 wires to a netlist network with 2 inputs and 2 outputs.

3.33.97.1. Executing ABC.

3.33.98. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53533, asynchronously reset by !\rst_main_ni
Extracted 26 gates and 42 wires to a netlist network with 16 inputs and 6 outputs.

3.33.98.1. Executing ABC.

3.33.99. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_54.accept_t_rsp, asynchronously reset by !\rst_main_ni
Extracted 62 gates and 134 wires to a netlist network with 71 inputs and 7 outputs.

3.33.99.1. Executing ABC.

3.33.100. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 18 gates and 24 wires to a netlist network with 5 inputs and 7 outputs.

3.33.100.1. Executing ABC.

3.33.101. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.101.1. Executing ABC.

3.33.102. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.102.1. Executing ABC.

3.33.103. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53402, asynchronously reset by !\rst_main_ni
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 7 outputs.

3.33.103.1. Executing ABC.

3.33.104. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53405, asynchronously reset by !\rst_main_ni
Extracted 23 gates and 33 wires to a netlist network with 9 inputs and 6 outputs.

3.33.104.1. Executing ABC.

3.33.105. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.105.1. Executing ABC.

3.33.106. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.33.106.1. Executing ABC.

3.33.107. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.107.1. Executing ABC.

3.33.108. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.108.1. Executing ABC.

3.33.109. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53412, asynchronously reset by !\rst_main_ni
Extracted 24 gates and 39 wires to a netlist network with 14 inputs and 9 outputs.

3.33.109.1. Executing ABC.

3.33.110. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.110.1. Executing ABC.

3.33.111. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.33.111.1. Executing ABC.

3.33.112. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.112.1. Executing ABC.

3.33.113. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.113.1. Executing ABC.

3.33.114. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53419, asynchronously reset by !\rst_main_ni
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 7 outputs.

3.33.114.1. Executing ABC.

3.33.115. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.115.1. Executing ABC.

3.33.116. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.33.116.1. Executing ABC.

3.33.117. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.117.1. Executing ABC.

3.33.118. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.118.1. Executing ABC.

3.33.119. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53426, asynchronously reset by !\rst_main_ni
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 7 outputs.

3.33.119.1. Executing ABC.

3.33.120. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.120.1. Executing ABC.

3.33.121. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.33.121.1. Executing ABC.

3.33.122. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.122.1. Executing ABC.

3.33.123. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.123.1. Executing ABC.

3.33.124. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53433, asynchronously reset by !\rst_main_ni
Extracted 22 gates and 34 wires to a netlist network with 11 inputs and 8 outputs.

3.33.124.1. Executing ABC.

3.33.125. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.125.1. Executing ABC.

3.33.126. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.33.126.1. Executing ABC.

3.33.127. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.127.1. Executing ABC.

3.33.128. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.128.1. Executing ABC.

3.33.129. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53440, asynchronously reset by !\rst_main_ni
Extracted 24 gates and 38 wires to a netlist network with 13 inputs and 9 outputs.

3.33.129.1. Executing ABC.

3.33.130. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.130.1. Executing ABC.

3.33.131. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.33.131.1. Executing ABC.

3.33.132. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.132.1. Executing ABC.

3.33.133. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.133.1. Executing ABC.

3.33.134. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53447, asynchronously reset by !\rst_main_ni
Extracted 30 gates and 48 wires to a netlist network with 17 inputs and 14 outputs.

3.33.134.1. Executing ABC.

3.33.135. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.135.1. Executing ABC.

3.33.136. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.33.136.1. Executing ABC.

3.33.137. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.137.1. Executing ABC.

3.33.138. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.138.1. Executing ABC.

3.33.139. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53454, asynchronously reset by !\rst_main_ni
Extracted 25 gates and 40 wires to a netlist network with 14 inputs and 9 outputs.

3.33.139.1. Executing ABC.

3.33.140. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.140.1. Executing ABC.

3.33.141. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.33.141.1. Executing ABC.

3.33.142. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.142.1. Executing ABC.

3.33.143. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.143.1. Executing ABC.

3.33.144. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53461, asynchronously reset by !\rst_main_ni
Extracted 25 gates and 40 wires to a netlist network with 14 inputs and 9 outputs.

3.33.144.1. Executing ABC.

3.33.145. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.145.1. Executing ABC.

3.33.146. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.33.146.1. Executing ABC.

3.33.147. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.147.1. Executing ABC.

3.33.148. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.148.1. Executing ABC.

3.33.149. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53468, asynchronously reset by !\rst_main_ni
Extracted 25 gates and 41 wires to a netlist network with 15 inputs and 9 outputs.

3.33.149.1. Executing ABC.

3.33.150. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.150.1. Executing ABC.

3.33.151. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.33.151.1. Executing ABC.

3.33.152. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.152.1. Executing ABC.

3.33.153. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.153.1. Executing ABC.

3.33.154. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53475, asynchronously reset by !\rst_main_ni
Extracted 25 gates and 40 wires to a netlist network with 14 inputs and 9 outputs.

3.33.154.1. Executing ABC.

3.33.155. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.155.1. Executing ABC.

3.33.156. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.33.156.1. Executing ABC.

3.33.157. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.157.1. Executing ABC.

3.33.158. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.158.1. Executing ABC.

3.33.159. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53482, asynchronously reset by !\rst_main_ni
Extracted 25 gates and 40 wires to a netlist network with 14 inputs and 9 outputs.

3.33.159.1. Executing ABC.

3.33.160. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.160.1. Executing ABC.

3.33.161. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.33.161.1. Executing ABC.

3.33.162. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.162.1. Executing ABC.

3.33.163. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.163.1. Executing ABC.

3.33.164. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53489, asynchronously reset by !\rst_main_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 7 outputs.

3.33.164.1. Executing ABC.

3.33.165. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53492, asynchronously reset by !\rst_main_ni
Extracted 25 gates and 40 wires to a netlist network with 14 inputs and 10 outputs.

3.33.165.1. Executing ABC.

3.33.166. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53495, asynchronously reset by !\rst_main_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 9 outputs.

3.33.166.1. Executing ABC.

3.33.167. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by \u_asf_36.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 18 gates and 19 wires to a netlist network with 1 inputs and 7 outputs.

3.33.167.1. Executing ABC.

3.33.168. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by \u_asf_38.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 123 gates and 338 wires to a netlist network with 215 inputs and 110 outputs.

3.33.168.1. Executing ABC.

3.33.169. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_38.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 19 gates and 21 wires to a netlist network with 2 inputs and 8 outputs.

3.33.169.1. Executing ABC.

3.33.170. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_38.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 86 gates and 216 wires to a netlist network with 130 inputs and 68 outputs.

3.33.170.1. Executing ABC.

3.33.171. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53498, asynchronously reset by !\rst_main_ni
Extracted 24 gates and 39 wires to a netlist network with 14 inputs and 10 outputs.

3.33.171.1. Executing ABC.

3.33.172. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by \u_asf_34.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_fixed_ni
Extracted 18 gates and 19 wires to a netlist network with 1 inputs and 7 outputs.

3.33.172.1. Executing ABC.

3.33.173. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by \u_asf_36.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 123 gates and 338 wires to a netlist network with 215 inputs and 110 outputs.

3.33.173.1. Executing ABC.

3.33.174. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_36.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 19 gates and 21 wires to a netlist network with 2 inputs and 8 outputs.

3.33.174.1. Executing ABC.

3.33.175. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_36.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 86 gates and 216 wires to a netlist network with 130 inputs and 68 outputs.

3.33.175.1. Executing ABC.

3.33.176. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.176.1. Executing ABC.

3.33.177. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by \u_asf_34.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_fixed_ni
Extracted 123 gates and 338 wires to a netlist network with 215 inputs and 110 outputs.

3.33.177.1. Executing ABC.

3.33.178. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_34.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 19 gates and 21 wires to a netlist network with 2 inputs and 8 outputs.

3.33.178.1. Executing ABC.

3.33.179. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_34.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 86 gates and 216 wires to a netlist network with 130 inputs and 68 outputs.

3.33.179.1. Executing ABC.

3.33.180. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.33.180.1. Executing ABC.

3.33.181. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.181.1. Executing ABC.

3.33.182. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.182.1. Executing ABC.

3.33.183. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53505, asynchronously reset by !\rst_main_ni
Extracted 24 gates and 39 wires to a netlist network with 14 inputs and 10 outputs.

3.33.183.1. Executing ABC.

3.33.184. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53508, asynchronously reset by !\rst_main_ni
Extracted 25 gates and 37 wires to a netlist network with 11 inputs and 8 outputs.

3.33.184.1. Executing ABC.

3.33.185. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.185.1. Executing ABC.

3.33.186. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_31.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 905 gates and 1194 wires to a netlist network with 287 inputs and 369 outputs.

3.33.186.1. Executing ABC.

3.33.187. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53549, asynchronously reset by !\rst_main_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.33.187.1. Executing ABC.

3.33.188. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$53555, asynchronously reset by !\rst_main_ni
Extracted 1165 gates and 2461 wires to a netlist network with 1295 inputs and 381 outputs.

3.33.188.1. Executing ABC.

3.33.189. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$simplemap.cc:251:simplemap_eqne$63672 [1], asynchronously reset by !\rst_main_ni
Extracted 43 gates and 76 wires to a netlist network with 33 inputs and 14 outputs.

3.33.189.1. Executing ABC.

3.33.190. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 3 inputs and 5 outputs.

3.33.190.1. Executing ABC.

3.33.191. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 24 gates and 33 wires to a netlist network with 8 inputs and 8 outputs.

3.33.191.1. Executing ABC.

3.33.192. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 21 wires to a netlist network with 6 inputs and 7 outputs.

3.33.192.1. Executing ABC.

3.33.193. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.193.1. Executing ABC.

3.33.194. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53515, asynchronously reset by !\rst_main_ni
Extracted 34 gates and 53 wires to a netlist network with 18 inputs and 10 outputs.

3.33.194.1. Executing ABC.

3.33.195. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53518, asynchronously reset by !\rst_main_ni
Extracted 35 gates and 50 wires to a netlist network with 14 inputs and 8 outputs.

3.33.195.1. Executing ABC.

3.33.196. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.196.1. Executing ABC.

3.33.197. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 7 outputs.

3.33.197.1. Executing ABC.

3.33.198. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.33.198.1. Executing ABC.

3.33.199. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 116 gates and 227 wires to a netlist network with 110 inputs and 112 outputs.

3.33.199.1. Executing ABC.

3.33.200. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53525, asynchronously reset by !\rst_main_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 8 outputs.

3.33.200.1. Executing ABC.

3.33.201. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53528, asynchronously reset by !\rst_main_ni
Extracted 37 gates and 54 wires to a netlist network with 16 inputs and 10 outputs.

3.33.201.1. Executing ABC.

yosys> abc -dff

3.34. Executing ABC pass (technology mapping using ABC).

3.34.1. Summary of detected clock domains:
  10 cells in clk=\clk_main_i, en=$abc$130719$auto$opt_dff.cc:194:make_patterns_logic$53492, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$130702$auto$opt_dff.cc:194:make_patterns_logic$53489, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$130547$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$130528$auto$opt_dff.cc:194:make_patterns_logic$53482, arst=!\rst_main_ni, srst={ }
  193 cells in clk=\clk_main_i, en=$abc$130411$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$130398$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$130385$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$130373$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$130354$auto$opt_dff.cc:194:make_patterns_logic$53475, arst=!\rst_main_ni, srst={ }
  223 cells in clk=\clk_main_i, en=$abc$130237$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$130199$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$130180$auto$opt_dff.cc:194:make_patterns_logic$53468, arst=!\rst_main_ni, srst={ }
  180 cells in clk=\clk_main_i, en=$abc$130063$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$130050$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$130037$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$130025$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$130006$auto$opt_dff.cc:194:make_patterns_logic$53461, arst=!\rst_main_ni, srst={ }
  222 cells in clk=\clk_main_i, en=$abc$129889$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$129876$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$129863$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$129851$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$129832$auto$opt_dff.cc:194:make_patterns_logic$53454, arst=!\rst_main_ni, srst={ }
  222 cells in clk=\clk_main_i, en=$abc$129715$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$129702$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$129689$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$129677$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$129653$auto$opt_dff.cc:194:make_patterns_logic$53447, arst=!\rst_main_ni, srst={ }
  180 cells in clk=\clk_main_i, en=$abc$129536$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_main_i, en=$abc$129523$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$129510$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$129498$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$129480$auto$opt_dff.cc:194:make_patterns_logic$53440, arst=!\rst_main_ni, srst={ }
  180 cells in clk=\clk_main_i, en=$abc$129363$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$129350$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$129337$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$129325$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$129309$auto$opt_dff.cc:194:make_patterns_logic$53433, arst=!\rst_main_ni, srst={ }
  222 cells in clk=\clk_main_i, en=$abc$129192$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$129179$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$129166$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$129154$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$129139$auto$opt_dff.cc:194:make_patterns_logic$53426, arst=!\rst_main_ni, srst={ }
  180 cells in clk=\clk_main_i, en=$abc$129022$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$129009$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$128996$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$128984$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$128969$auto$opt_dff.cc:194:make_patterns_logic$53419, arst=!\rst_main_ni, srst={ }
  180 cells in clk=\clk_main_i, en=$abc$128852$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$128839$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$128826$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$128814$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$128796$auto$opt_dff.cc:194:make_patterns_logic$53412, arst=!\rst_main_ni, srst={ }
  180 cells in clk=\clk_main_i, en=$abc$128679$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$128666$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$128653$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$128641$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$128626$auto$opt_dff.cc:194:make_patterns_logic$53405, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$128611$auto$opt_dff.cc:194:make_patterns_logic$53402, arst=!\rst_main_ni, srst={ }
  222 cells in clk=\clk_main_i, en=$abc$128494$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$128481$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$128467$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  120 cells in clk=\clk_main_i, en=$abc$128364$u_s1n_54.accept_t_rsp, arst=!\rst_main_ni, srst={ }
  17 cells in clk=\clk_main_i, en=$auto$rtlil.cc:2547:NotGate$77337, arst=!\rst_main_ni, srst={ }
  694 cells in clk=\clk_main_i, en=$abc$127561$u_s1n_54.accept_t_req, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$127549$u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$127474$u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$131632$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$131615$auto$opt_dff.cc:194:make_patterns_logic$53508, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$131597$auto$opt_dff.cc:194:make_patterns_logic$53505, arst=!\rst_main_ni, srst={ }
  193 cells in clk=\clk_main_i, en=$abc$131480$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$131467$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$131454$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  203 cells in clk=\clk_main_i, en=$abc$131376$u_asf_34.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_main_i, en=$abc$131360$u_asf_34.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  327 cells in clk=\clk_fixed_i, en=$abc$131241$u_asf_34.reqfifo.fifo_incr_rptr, arst=!\rst_fixed_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$131229$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  204 cells in clk=\clk_main_i, en=$abc$131151$u_asf_36.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_main_i, en=$abc$131135$u_asf_36.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  245 cells in clk=\clk_spi_host0_i, en=$abc$131016$u_asf_36.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host0_ni, srst={ }
  14 cells in clk=\clk_fixed_i, en=$abc$131001$u_asf_34.rspfifo.fifo_incr_wptr, arst=!\rst_fixed_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$130983$auto$opt_dff.cc:194:make_patterns_logic$53498, arst=!\rst_main_ni, srst={ }
  20 cells in clk=\clk_main_i, en=$abc$130889$u_asf_38.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  288 cells in clk=\clk_spi_host1_i, en=$abc$130770$u_asf_38.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host1_ni, srst={ }
  14 cells in clk=\clk_spi_host0_i, en=$abc$130755$u_asf_36.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host0_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$130738$auto$opt_dff.cc:194:make_patterns_logic$53495, arst=!\rst_main_ni, srst={ }
  223 cells in clk=\clk_main_i, en=$abc$130585$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$130572$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  73 cells in clk=\clk_main_i, en=$abc$130559$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  65 cells in clk=\clk_fixed_i, en=$abc$125404$memory\u_asf_34.rspfifo.storage$wren[2][0][0]$y$77439, arst={ }, srst={ }
  160 cells in clk=\clk_main_i, en=$abc$126763$memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77755, arst={ }, srst={ }
  110 cells in clk=\clk_main_i, en=$abc$126440$memory\u_asf_34.reqfifo.storage$wren[2][0][0]$y$77390, arst={ }, srst={ }
  322 cells in clk=\clk_main_i, en=$abc$125081$memory\u_asf_36.reqfifo.storage$wren[1][0][0]$y$77480, arst={ }, srst={ }
  118 cells in clk=\clk_main_i, en=$abc$126116$memory\u_asf_34.reqfifo.storage$wren[0][0][0]$y$77374, arst={ }, srst={ }
  65 cells in clk=\clk_fixed_i, en=$abc$125922$memory\u_asf_34.rspfifo.storage$wren[3][0][0]$y$77445, arst={ }, srst={ }
  151 cells in clk=\clk_main_i, en=$abc$125598$memory\u_asf_36.reqfifo.storage$wren[0][0][0]$y$77472, arst={ }, srst={ }
  287 cells in clk=\clk_main_i, en=$abc$126957$memory\u_asf_34.reqfifo.storage$wren[1][0][0]$y$77382, arst={ }, srst={ }
  190 cells in clk=\clk_main_i, en=$abc$127280$memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77673, arst={ }, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$130224$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  603 cells in clk=\clk_main_i, en=$abc$131644$u_s1n_31.accept_t_req, arst=!\rst_main_ni, srst={ }
  27 cells in clk=\clk_main_i, en=$abc$128316$auto$opt_dff.cc:219:make_patterns_logic$53543, arst=!\rst_main_ni, srst={ }
  203 cells in clk=\clk_main_i, en=$abc$130905$u_asf_38.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  73 cells in clk=\clk_main_i, en=$abc$130211$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  4 cells in clk=\clk_main_i, en=$abc$132685$auto$opt_dff.cc:194:make_patterns_logic$53549, arst=!\rst_main_ni, srst={ }
  1523 cells in clk=\clk_main_i, en=$abc$132691$auto$opt_dff.cc:219:make_patterns_logic$53555, arst=!\rst_main_ni, srst={ }
  49 cells in clk=\clk_main_i, en=$abc$134214$auto$simplemap.cc:251:simplemap_eqne$63672[1], arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$134262$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_main_i, en=$abc$134273$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$134291$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  178 cells in clk=\clk_main_i, en=$abc$134305$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  33 cells in clk=\clk_main_i, en=$abc$134422$auto$opt_dff.cc:194:make_patterns_logic$53515, arst=!\rst_main_ni, srst={ }
  31 cells in clk=\clk_main_i, en=$abc$134456$auto$opt_dff.cc:194:make_patterns_logic$53518, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$134489$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  72 cells in clk=\clk_main_i, en=$abc$134501$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$134514$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  178 cells in clk=\clk_main_i, en=$abc$134527$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$134644$auto$opt_dff.cc:194:make_patterns_logic$53525, arst=!\rst_main_ni, srst={ }
  51 cells in clk=\clk_main_i, en=$abc$128344$auto$simplemap.cc:251:simplemap_eqne$62771[1], arst=!\rst_main_ni, srst={ }
  154 cells in clk=\clk_main_i, en=\u_s1n_26.accept_t_req, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_spi_host1_i, en=\u_asf_38.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host1_ni, srst={ }
  4 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53561, arst=!\rst_main_ni, srst={ }
  242 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:219:make_patterns_logic$53567, arst=!\rst_main_ni, srst={ }
  39 cells in clk=\clk_main_i, en=$auto$simplemap.cc:251:simplemap_eqne$64050 [1], arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en={ }, arst=!\rst_main_ni, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$91014$memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77831, arst={ }, srst={ }
  302 cells in clk=\clk_main_i, en=$abc$91242$memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77844, arst={ }, srst={ }
  565 cells in clk=\clk_main_i, en=$abc$91885$memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77850, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$92208$memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77863, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$92436$memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77869, arst={ }, srst={ }
  302 cells in clk=\clk_main_i, en=$abc$92630$memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77768, arst={ }, srst={ }
  373 cells in clk=\clk_main_i, en=$abc$93273$memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77774, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$93596$memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77787, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$93824$memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77793, arst={ }, srst={ }
  215 cells in clk=\clk_main_i, en=$abc$94018$memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77806, arst={ }, srst={ }
  429 cells in clk=\clk_main_i, en=$abc$94661$memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77812, arst={ }, srst={ }
  258 cells in clk=\clk_main_i, en=$abc$94984$memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77920, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$95627$memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77939, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$95855$memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77983, arst={ }, srst={ }
  302 cells in clk=\clk_main_i, en=$abc$96083$memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77692, arst={ }, srst={ }
  386 cells in clk=\clk_main_i, en=$abc$96726$memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77698, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$97049$memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77711, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$97277$memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77717, arst={ }, srst={ }
  258 cells in clk=\clk_main_i, en=$abc$97471$memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77730, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host1_i, en=$abc$98325$memory\u_asf_38.rspfifo.storage$wren[3][0][0]$y$77641, arst={ }, srst={ }
  120 cells in clk=\clk_main_i, en=$abc$98519$memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77660, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host1_i, en=$abc$98991$memory\u_asf_38.rspfifo.storage$wren[2][0][0]$y$77635, arst={ }, srst={ }
  258 cells in clk=\clk_main_i, en=$abc$99185$memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78072, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$99828$memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78097, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$100056$memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78129, arst={ }, srst={ }
  260 cells in clk=\clk_main_i, en=$abc$100284$memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78154, arst={ }, srst={ }
  66 cells in clk=\clk_spi_host1_i, en=$abc$100927$memory\u_asf_38.rspfifo.storage$wren[0][0][0]$y$77619, arst={ }, srst={ }
  302 cells in clk=\clk_main_i, en=$abc$101122$memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78224, arst={ }, srst={ }
  258 cells in clk=\clk_main_i, en=$abc$101765$memory\u_asf_38.reqfifo.storage$wren[3][0][0]$y$77592, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$102408$memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78243, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$102636$memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78287, arst={ }, srst={ }
  350 cells in clk=\clk_main_i, en=$abc$102864$memory\u_asf_34.reqfifo.storage$wren[3][0][0]$y$77396, arst={ }, srst={ }
  66 cells in clk=\clk_fixed_i, en=$abc$103507$memory\u_asf_34.rspfifo.storage$wren[0][0][0]$y$77423, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$103702$memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77825, arst={ }, srst={ }
  386 cells in clk=\clk_main_i, en=$abc$103896$memory\u_asf_36.reqfifo.storage$wren[3][0][0]$y$77494, arst={ }, srst={ }
  66 cells in clk=\clk_spi_host0_i, en=$abc$104539$memory\u_asf_36.rspfifo.storage$wren[0][0][0]$y$77521, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host0_i, en=$abc$104734$memory\u_asf_36.rspfifo.storage$wren[1][0][0]$y$77529, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host0_i, en=$abc$104928$memory\u_asf_36.rspfifo.storage$wren[2][0][0]$y$77537, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$105122$memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77749, arst={ }, srst={ }
  247 cells in clk=\clk_main_i, en=$abc$105350$memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77654, arst={ }, srst={ }
  5678 cells in clk=\clk_main_i, en=$abc$105688$memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77679, arst={ }, srst={ }
  984 cells in clk=\clk_main_i, en=$abc$111461$memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77736, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$111784$memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78281, arst={ }, srst={ }
  217 cells in clk=\clk_main_i, en=$abc$111978$memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78268, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$abc$112621$memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78262, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$112944$memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78249, arst={ }, srst={ }
  386 cells in clk=\clk_main_i, en=$abc$113138$memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78230, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$113461$memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78211, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$113689$memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78205, arst={ }, srst={ }
  301 cells in clk=\clk_main_i, en=$abc$113883$memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78192, arst={ }, srst={ }
  386 cells in clk=\clk_main_i, en=$abc$114526$memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78186, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$114849$memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78173, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$115077$memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78167, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$abc$115271$memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78148, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$115594$memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78135, arst={ }, srst={ }
  217 cells in clk=\clk_main_i, en=$abc$115788$memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78116, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host1_i, en=$abc$116754$memory\u_asf_38.rspfifo.storage$wren[1][0][0]$y$77627, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$abc$116431$memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78110, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$116948$memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78091, arst={ }, srst={ }
  479 cells in clk=\clk_main_i, en=$abc$117142$memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78078, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$117465$memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78059, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$117693$memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78053, arst={ }, srst={ }
  301 cells in clk=\clk_main_i, en=$abc$117887$memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78040, arst={ }, srst={ }
  386 cells in clk=\clk_main_i, en=$abc$118530$memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78034, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$118853$memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78021, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$119081$memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78015, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host0_i, en=$abc$119275$memory\u_asf_36.rspfifo.storage$wren[3][0][0]$y$77543, arst={ }, srst={ }
  217 cells in clk=\clk_main_i, en=$abc$119469$memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78002, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$abc$120112$memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77996, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$120435$memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77977, arst={ }, srst={ }
  217 cells in clk=\clk_main_i, en=$abc$120629$memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77964, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$abc$121272$memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77958, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$121595$memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77945, arst={ }, srst={ }
  429 cells in clk=\clk_main_i, en=$abc$121789$memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77926, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$122112$memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77907, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$122340$memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77901, arst={ }, srst={ }
  427 cells in clk=\clk_main_i, en=$abc$122534$memory\u_asf_38.reqfifo.storage$wren[0][0][0]$y$77570, arst={ }, srst={ }
  108 cells in clk=\clk_main_i, en=$abc$122858$memory\u_asf_38.reqfifo.storage$wren[1][0][0]$y$77578, arst={ }, srst={ }
  214 cells in clk=\clk_main_i, en=$abc$123181$memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77888, arst={ }, srst={ }
  430 cells in clk=\clk_main_i, en=$abc$123918$memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77882, arst={ }, srst={ }
  112 cells in clk=\clk_main_i, en=$abc$124241$memory\u_asf_38.reqfifo.storage$wren[2][0][0]$y$77586, arst={ }, srst={ }
  65 cells in clk=\clk_fixed_i, en=$abc$124564$memory\u_asf_34.rspfifo.storage$wren[1][0][0]$y$77431, arst={ }, srst={ }
  110 cells in clk=\clk_main_i, en=$abc$124758$memory\u_asf_36.reqfifo.storage$wren[2][0][0]$y$77488, arst={ }, srst={ }
  34 cells in clk=\clk_main_i, en=$abc$134661$auto$opt_dff.cc:194:make_patterns_logic$53528, arst=!\rst_main_ni, srst={ }

3.34.2. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130719$auto$opt_dff.cc:194:make_patterns_logic$53492, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.34.2.1. Executing ABC.

3.34.3. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130702$auto$opt_dff.cc:194:make_patterns_logic$53489, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 4 outputs.

3.34.3.1. Executing ABC.

3.34.4. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130547$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.34.4.1. Executing ABC.

3.34.5. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130528$auto$opt_dff.cc:194:make_patterns_logic$53482, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.34.5.1. Executing ABC.

3.34.6. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130411$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 193 gates and 380 wires to a netlist network with 187 inputs and 112 outputs.

3.34.6.1. Executing ABC.

3.34.7. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130398$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 8 outputs.

3.34.7.1. Executing ABC.

3.34.8. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130385$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.34.8.1. Executing ABC.

3.34.9. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130373$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.34.9.1. Executing ABC.

3.34.10. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130354$auto$opt_dff.cc:194:make_patterns_logic$53475, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 4 outputs.

3.34.10.1. Executing ABC.

3.34.11. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130237$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 223 gates and 440 wires to a netlist network with 217 inputs and 111 outputs.

3.34.11.1. Executing ABC.

3.34.12. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130199$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 13 wires to a netlist network with 3 inputs and 6 outputs.

3.34.12.1. Executing ABC.

3.34.13. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130180$auto$opt_dff.cc:194:make_patterns_logic$53468, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.34.13.1. Executing ABC.

3.34.14. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130063$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 180 gates and 354 wires to a netlist network with 174 inputs and 112 outputs.

3.34.14.1. Executing ABC.

3.34.15. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130050$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 9 outputs.

3.34.15.1. Executing ABC.

3.34.16. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130037$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.34.16.1. Executing ABC.

3.34.17. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130025$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.34.17.1. Executing ABC.

3.34.18. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130006$auto$opt_dff.cc:194:make_patterns_logic$53461, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 4 outputs.

3.34.18.1. Executing ABC.

3.34.19. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129889$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 222 gates and 438 wires to a netlist network with 216 inputs and 112 outputs.

3.34.19.1. Executing ABC.

3.34.20. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129876$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 10 outputs.

3.34.20.1. Executing ABC.

3.34.21. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129863$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.34.21.1. Executing ABC.

3.34.22. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129851$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.34.22.1. Executing ABC.

3.34.23. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129832$auto$opt_dff.cc:194:make_patterns_logic$53454, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.34.23.1. Executing ABC.

3.34.24. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129715$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 222 gates and 438 wires to a netlist network with 216 inputs and 112 outputs.

3.34.24.1. Executing ABC.

3.34.25. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129702$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 10 outputs.

3.34.25.1. Executing ABC.

3.34.26. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129689$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.34.26.1. Executing ABC.

3.34.27. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129677$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.34.27.1. Executing ABC.

3.34.28. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129653$auto$opt_dff.cc:194:make_patterns_logic$53447, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.34.28.1. Executing ABC.

3.34.29. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129536$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 180 gates and 354 wires to a netlist network with 174 inputs and 112 outputs.

3.34.29.1. Executing ABC.

3.34.30. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129523$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 18 gates and 28 wires to a netlist network with 10 inputs and 11 outputs.

3.34.30.1. Executing ABC.

3.34.31. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129510$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.34.31.1. Executing ABC.

3.34.32. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129498$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.34.32.1. Executing ABC.

3.34.33. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129480$auto$opt_dff.cc:194:make_patterns_logic$53440, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 5 outputs.

3.34.33.1. Executing ABC.

3.34.34. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129363$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 180 gates and 354 wires to a netlist network with 174 inputs and 112 outputs.

3.34.34.1. Executing ABC.

3.34.35. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129350$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.34.35.1. Executing ABC.

3.34.36. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129337$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.34.36.1. Executing ABC.

3.34.37. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129325$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.34.37.1. Executing ABC.

3.34.38. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129309$auto$opt_dff.cc:194:make_patterns_logic$53433, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.34.38.1. Executing ABC.

3.34.39. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129192$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 222 gates and 438 wires to a netlist network with 216 inputs and 112 outputs.

3.34.39.1. Executing ABC.

3.34.40. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129179$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 9 outputs.

3.34.40.1. Executing ABC.

3.34.41. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129166$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.34.41.1. Executing ABC.

3.34.42. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129154$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.34.42.1. Executing ABC.

3.34.43. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129139$auto$opt_dff.cc:194:make_patterns_logic$53426, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.34.43.1. Executing ABC.

3.34.44. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129022$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 180 gates and 354 wires to a netlist network with 174 inputs and 112 outputs.

3.34.44.1. Executing ABC.

3.34.45. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$129009$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.34.45.1. Executing ABC.

3.34.46. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128996$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.34.46.1. Executing ABC.

3.34.47. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128984$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.34.47.1. Executing ABC.

3.34.48. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128969$auto$opt_dff.cc:194:make_patterns_logic$53419, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.34.48.1. Executing ABC.

3.34.49. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128852$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 180 gates and 354 wires to a netlist network with 174 inputs and 112 outputs.

3.34.49.1. Executing ABC.

3.34.50. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128839$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 10 outputs.

3.34.50.1. Executing ABC.

3.34.51. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128826$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.34.51.1. Executing ABC.

3.34.52. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128814$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.34.52.1. Executing ABC.

3.34.53. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128796$auto$opt_dff.cc:194:make_patterns_logic$53412, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.34.53.1. Executing ABC.

3.34.54. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128679$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 180 gates and 354 wires to a netlist network with 174 inputs and 112 outputs.

3.34.54.1. Executing ABC.

3.34.55. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128666$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.34.55.1. Executing ABC.

3.34.56. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128653$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.34.56.1. Executing ABC.

3.34.57. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128641$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.34.57.1. Executing ABC.

3.34.58. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128626$auto$opt_dff.cc:194:make_patterns_logic$53405, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 8 outputs.

3.34.58.1. Executing ABC.

3.34.59. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128611$auto$opt_dff.cc:194:make_patterns_logic$53402, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.34.59.1. Executing ABC.

3.34.60. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128494$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 222 gates and 438 wires to a netlist network with 216 inputs and 112 outputs.

3.34.60.1. Executing ABC.

3.34.61. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128481$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 10 outputs.

3.34.61.1. Executing ABC.

3.34.62. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128467$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.34.62.1. Executing ABC.

3.34.63. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128364$u_s1n_54.accept_t_rsp, asynchronously reset by !\rst_main_ni
Extracted 120 gates and 194 wires to a netlist network with 74 inputs and 9 outputs.

3.34.63.1. Executing ABC.

3.34.64. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$rtlil.cc:2547:NotGate$77337, asynchronously reset by !\rst_main_ni
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 5 outputs.

3.34.64.1. Executing ABC.

3.34.65. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$127561$u_s1n_54.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 694 gates and 1452 wires to a netlist network with 758 inputs and 559 outputs.

3.34.65.1. Executing ABC.

3.34.66. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$127549$u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.34.66.1. Executing ABC.

3.34.67. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$127474$u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 144 wires to a netlist network with 70 inputs and 69 outputs.

3.34.67.1. Executing ABC.

3.34.68. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$131632$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 6 outputs.

3.34.68.1. Executing ABC.

3.34.69. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$131615$auto$opt_dff.cc:194:make_patterns_logic$53508, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 29 wires to a netlist network with 13 inputs and 10 outputs.

3.34.69.1. Executing ABC.

3.34.70. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$131597$auto$opt_dff.cc:194:make_patterns_logic$53505, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.34.70.1. Executing ABC.

3.34.71. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$131480$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 193 gates and 380 wires to a netlist network with 187 inputs and 112 outputs.

3.34.71.1. Executing ABC.

3.34.72. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$131467$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.34.72.1. Executing ABC.

3.34.73. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$131454$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.34.73.1. Executing ABC.

3.34.74. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$131376$u_asf_34.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 203 gates and 461 wires to a netlist network with 258 inputs and 66 outputs.

3.34.74.1. Executing ABC.

3.34.75. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$131360$u_asf_34.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 10 outputs.

3.34.75.1. Executing ABC.

3.34.76. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$131241$u_asf_34.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_fixed_ni
Extracted 327 gates and 752 wires to a netlist network with 425 inputs and 110 outputs.

3.34.76.1. Executing ABC.

3.34.77. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$131229$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.34.77.1. Executing ABC.

3.34.78. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$131151$u_asf_36.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 204 gates and 462 wires to a netlist network with 258 inputs and 67 outputs.

3.34.78.1. Executing ABC.

3.34.79. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$131135$u_asf_36.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 10 outputs.

3.34.79.1. Executing ABC.

3.34.80. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$131016$u_asf_36.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 245 gates and 588 wires to a netlist network with 343 inputs and 110 outputs.

3.34.80.1. Executing ABC.

3.34.81. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$131001$u_asf_34.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_fixed_ni
Extracted 14 gates and 15 wires to a netlist network with 1 inputs and 7 outputs.

3.34.81.1. Executing ABC.

3.34.82. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130983$auto$opt_dff.cc:194:make_patterns_logic$53498, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 5 outputs.

3.34.82.1. Executing ABC.

3.34.83. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130889$u_asf_38.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 20 gates and 27 wires to a netlist network with 7 inputs and 11 outputs.

3.34.83.1. Executing ABC.

3.34.84. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$130770$u_asf_38.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 288 gates and 674 wires to a netlist network with 386 inputs and 110 outputs.

3.34.84.1. Executing ABC.

3.34.85. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$130755$u_asf_36.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 14 gates and 15 wires to a netlist network with 1 inputs and 7 outputs.

3.34.85.1. Executing ABC.

3.34.86. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130738$auto$opt_dff.cc:194:make_patterns_logic$53495, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 5 outputs.

3.34.86.1. Executing ABC.

3.34.87. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130585$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 223 gates and 440 wires to a netlist network with 217 inputs and 111 outputs.

3.34.87.1. Executing ABC.

3.34.88. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130572$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 9 outputs.

3.34.88.1. Executing ABC.

3.34.89. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130559$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 69 outputs.

3.34.89.1. Executing ABC.

3.34.90. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$125404$memory\u_asf_34.rspfifo.storage$wren[2][0][0]$y$77439
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.34.90.1. Executing ABC.

3.34.91. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$139363$abc$126763$memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77755
Extracted 160 gates and 290 wires to a netlist network with 130 inputs and 64 outputs.

3.34.91.1. Executing ABC.

3.34.92. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$126440$memory\u_asf_34.reqfifo.storage$wren[2][0][0]$y$77390
Extracted 110 gates and 222 wires to a netlist network with 112 inputs and 109 outputs.

3.34.92.1. Executing ABC.

3.34.93. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$125081$memory\u_asf_36.reqfifo.storage$wren[1][0][0]$y$77480
Extracted 322 gates and 553 wires to a netlist network with 231 inputs and 272 outputs.

3.34.93.1. Executing ABC.

3.34.94. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$126116$memory\u_asf_34.reqfifo.storage$wren[0][0][0]$y$77374
Extracted 118 gates and 232 wires to a netlist network with 114 inputs and 117 outputs.

3.34.94.1. Executing ABC.

3.34.95. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$125922$memory\u_asf_34.rspfifo.storage$wren[3][0][0]$y$77445
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.34.95.1. Executing ABC.

3.34.96. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$125598$memory\u_asf_36.reqfifo.storage$wren[0][0][0]$y$77472
Extracted 151 gates and 303 wires to a netlist network with 152 inputs and 149 outputs.

3.34.96.1. Executing ABC.

3.34.97. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$126957$memory\u_asf_34.reqfifo.storage$wren[1][0][0]$y$77382
Extracted 287 gates and 505 wires to a netlist network with 218 inputs and 284 outputs.

3.34.97.1. Executing ABC.

3.34.98. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$127280$memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77673
Extracted 190 gates and 351 wires to a netlist network with 161 inputs and 68 outputs.

3.34.98.1. Executing ABC.

3.34.99. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130224$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 9 outputs.

3.34.99.1. Executing ABC.

3.34.100. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$131644$u_s1n_31.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 603 gates and 787 wires to a netlist network with 184 inputs and 365 outputs.

3.34.100.1. Executing ABC.

3.34.101. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128316$auto$opt_dff.cc:219:make_patterns_logic$53543, asynchronously reset by !\rst_main_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.34.101.1. Executing ABC.

3.34.102. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130905$u_asf_38.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 203 gates and 461 wires to a netlist network with 258 inputs and 66 outputs.

3.34.102.1. Executing ABC.

3.34.103. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$130211$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 68 outputs.

3.34.103.1. Executing ABC.

3.34.104. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$132685$auto$opt_dff.cc:194:make_patterns_logic$53549, asynchronously reset by !\rst_main_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.34.104.1. Executing ABC.

3.34.105. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$132691$auto$opt_dff.cc:219:make_patterns_logic$53555, asynchronously reset by !\rst_main_ni
Extracted 1523 gates and 2882 wires to a netlist network with 1359 inputs and 442 outputs.

3.34.105.1. Executing ABC.

3.34.106. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134214$auto$simplemap.cc:251:simplemap_eqne$63672[1], asynchronously reset by !\rst_main_ni
Extracted 49 gates and 83 wires to a netlist network with 34 inputs and 17 outputs.

3.34.106.1. Executing ABC.

3.34.107. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134262$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.34.107.1. Executing ABC.

3.34.108. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134273$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 18 gates and 25 wires to a netlist network with 7 inputs and 8 outputs.

3.34.108.1. Executing ABC.

3.34.109. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134291$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 18 wires to a netlist network with 6 inputs and 7 outputs.

3.34.109.1. Executing ABC.

3.34.110. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134305$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 178 gates and 352 wires to a netlist network with 174 inputs and 112 outputs.

3.34.110.1. Executing ABC.

3.34.111. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134422$auto$opt_dff.cc:194:make_patterns_logic$53515, asynchronously reset by !\rst_main_ni
Extracted 33 gates and 54 wires to a netlist network with 21 inputs and 13 outputs.

3.34.111.1. Executing ABC.

3.34.112. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134456$auto$opt_dff.cc:194:make_patterns_logic$53518, asynchronously reset by !\rst_main_ni
Extracted 31 gates and 46 wires to a netlist network with 15 inputs and 10 outputs.

3.34.112.1. Executing ABC.

3.34.113. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134489$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 6 outputs.

3.34.113.1. Executing ABC.

3.34.114. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134501$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 72 gates and 204 wires to a netlist network with 132 inputs and 69 outputs.

3.34.114.1. Executing ABC.

3.34.115. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134514$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 25 wires to a netlist network with 9 inputs and 10 outputs.

3.34.115.1. Executing ABC.

3.34.116. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134527$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 178 gates and 352 wires to a netlist network with 174 inputs and 112 outputs.

3.34.116.1. Executing ABC.

3.34.117. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134644$auto$opt_dff.cc:194:make_patterns_logic$53525, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.34.117.1. Executing ABC.

3.34.118. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$128344$auto$simplemap.cc:251:simplemap_eqne$62771[1], asynchronously reset by !\rst_main_ni
Extracted 51 gates and 81 wires to a netlist network with 30 inputs and 37 outputs.

3.34.118.1. Executing ABC.

3.34.119. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_26.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 154 gates and 215 wires to a netlist network with 59 inputs and 52 outputs.

3.34.119.1. Executing ABC.

3.34.120. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by \u_asf_38.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 18 gates and 19 wires to a netlist network with 1 inputs and 7 outputs.

3.34.120.1. Executing ABC.

3.34.121. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53561, asynchronously reset by !\rst_main_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.34.121.1. Executing ABC.

3.34.122. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$53567, asynchronously reset by !\rst_main_ni
Extracted 242 gates and 448 wires to a netlist network with 205 inputs and 101 outputs.

3.34.122.1. Executing ABC.

3.34.123. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$simplemap.cc:251:simplemap_eqne$64050 [1], asynchronously reset by !\rst_main_ni
Extracted 39 gates and 68 wires to a netlist network with 29 inputs and 14 outputs.

3.34.123.1. Executing ABC.

3.34.124. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 18 wires to a netlist network with 6 inputs and 8 outputs.

3.34.124.1. Executing ABC.

3.34.125. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134722$abc$91014$memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77831
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.34.125.1. Executing ABC.

3.34.126. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$91242$memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77844
Extracted 302 gates and 520 wires to a netlist network with 218 inputs and 195 outputs.

3.34.126.1. Executing ABC.

3.34.127. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$91885$memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77850
Extracted 565 gates and 879 wires to a netlist network with 314 inputs and 365 outputs.

3.34.127.1. Executing ABC.

3.34.128. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$92208$memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77863
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.34.128.1. Executing ABC.

3.34.129. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135034$abc$92436$memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77869
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.34.129.1. Executing ABC.

3.34.130. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$92630$memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77768
Extracted 302 gates and 520 wires to a netlist network with 218 inputs and 195 outputs.

3.34.130.1. Executing ABC.

3.34.131. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$93273$memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77774
Extracted 373 gates and 621 wires to a netlist network with 248 inputs and 237 outputs.

3.34.131.1. Executing ABC.

3.34.132. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$93596$memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77787
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.34.132.1. Executing ABC.

3.34.133. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$140242$abc$93824$memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77793
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.34.133.1. Executing ABC.

3.34.134. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$94018$memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77806
Extracted 215 gates and 431 wires to a netlist network with 216 inputs and 108 outputs.

3.34.134.1. Executing ABC.

3.34.135. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$141314$abc$94661$memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77812
Extracted 429 gates and 644 wires to a netlist network with 215 inputs and 322 outputs.

3.34.135.1. Executing ABC.

3.34.136. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$94984$memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77920
Extracted 258 gates and 518 wires to a netlist network with 260 inputs and 108 outputs.

3.34.136.1. Executing ABC.

3.34.137. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$95627$memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77939
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.34.137.1. Executing ABC.

3.34.138. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135924$abc$95855$memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77983
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.34.138.1. Executing ABC.

3.34.139. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$96083$memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77692
Extracted 302 gates and 520 wires to a netlist network with 218 inputs and 195 outputs.

3.34.139.1. Executing ABC.

3.34.140. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$96726$memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77698
Extracted 386 gates and 647 wires to a netlist network with 261 inputs and 237 outputs.

3.34.140.1. Executing ABC.

3.34.141. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$97049$memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77711
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.34.141.1. Executing ABC.

3.34.142. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$146930$abc$97277$memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77717
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.34.142.1. Executing ABC.

3.34.143. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$97471$memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77730
Extracted 258 gates and 518 wires to a netlist network with 260 inputs and 108 outputs.

3.34.143.1. Executing ABC.

3.34.144. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$98325$memory\u_asf_38.rspfifo.storage$wren[3][0][0]$y$77641
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.34.144.1. Executing ABC.

3.34.145. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$98519$memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77660
Extracted 120 gates and 242 wires to a netlist network with 122 inputs and 113 outputs.

3.34.145.1. Executing ABC.

3.34.146. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$98991$memory\u_asf_38.rspfifo.storage$wren[2][0][0]$y$77635
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.34.146.1. Executing ABC.

3.34.147. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99185$memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78072
Extracted 258 gates and 518 wires to a netlist network with 260 inputs and 108 outputs.

3.34.147.1. Executing ABC.

3.34.148. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136866$abc$99828$memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78097
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.34.148.1. Executing ABC.

3.34.149. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$100056$memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78129
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.34.149.1. Executing ABC.

3.34.150. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$100284$memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78154
Extracted 260 gates and 520 wires to a netlist network with 260 inputs and 111 outputs.

3.34.150.1. Executing ABC.

3.34.151. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$100927$memory\u_asf_38.rspfifo.storage$wren[0][0][0]$y$77619
Extracted 66 gates and 133 wires to a netlist network with 67 inputs and 65 outputs.

3.34.151.1. Executing ABC.

3.34.152. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101122$memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78224
Extracted 302 gates and 520 wires to a netlist network with 218 inputs and 195 outputs.

3.34.152.1. Executing ABC.

3.34.153. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101765$memory\u_asf_38.reqfifo.storage$wren[3][0][0]$y$77592
Extracted 258 gates and 518 wires to a netlist network with 260 inputs and 108 outputs.

3.34.153.1. Executing ABC.

3.34.154. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102408$memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78243
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.34.154.1. Executing ABC.

3.34.155. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$146636$abc$102636$memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78287
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.34.155.1. Executing ABC.

3.34.156. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102864$memory\u_asf_34.reqfifo.storage$wren[3][0][0]$y$77396
Extracted 350 gates and 567 wires to a netlist network with 217 inputs and 243 outputs.

3.34.156.1. Executing ABC.

3.34.157. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$103507$memory\u_asf_34.rspfifo.storage$wren[0][0][0]$y$77423
Extracted 66 gates and 133 wires to a netlist network with 67 inputs and 65 outputs.

3.34.157.1. Executing ABC.

3.34.158. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103702$memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77825
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.34.158.1. Executing ABC.

3.34.159. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103896$memory\u_asf_36.reqfifo.storage$wren[3][0][0]$y$77494
Extracted 386 gates and 648 wires to a netlist network with 262 inputs and 236 outputs.

3.34.159.1. Executing ABC.

3.34.160. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$104539$memory\u_asf_36.rspfifo.storage$wren[0][0][0]$y$77521
Extracted 66 gates and 133 wires to a netlist network with 67 inputs and 65 outputs.

3.34.160.1. Executing ABC.

3.34.161. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$104734$memory\u_asf_36.rspfifo.storage$wren[1][0][0]$y$77529
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.34.161.1. Executing ABC.

3.34.162. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$104928$memory\u_asf_36.rspfifo.storage$wren[2][0][0]$y$77537
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.34.162.1. Executing ABC.

3.34.163. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$105122$memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77749
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.34.163.1. Executing ABC.

3.34.164. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$105350$memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77654
Extracted 247 gates and 356 wires to a netlist network with 109 inputs and 123 outputs.

3.34.164.1. Executing ABC.

3.34.165. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$138453$abc$105688$memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77679
Extracted 5678 gates and 7532 wires to a netlist network with 1854 inputs and 1339 outputs.

3.34.165.1. Executing ABC.

3.34.166. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$111461$memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77736
Extracted 984 gates and 1478 wires to a netlist network with 494 inputs and 495 outputs.

3.34.166.1. Executing ABC.

3.34.167. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$111784$memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78281
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.34.167.1. Executing ABC.

3.34.168. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$138361$abc$111978$memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78268
Extracted 217 gates and 432 wires to a netlist network with 215 inputs and 110 outputs.

3.34.168.1. Executing ABC.

3.34.169. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$112621$memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78262
Extracted 428 gates and 648 wires to a netlist network with 220 inputs and 321 outputs.

3.34.169.1. Executing ABC.

3.34.170. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$138097$abc$112944$memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78249
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.34.170.1. Executing ABC.

3.34.171. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$113138$memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78230
Extracted 386 gates and 647 wires to a netlist network with 261 inputs and 237 outputs.

3.34.171.1. Executing ABC.

3.34.172. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137799$abc$113461$memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78211
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.34.172.1. Executing ABC.

3.34.173. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$113689$memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78205
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.34.173.1. Executing ABC.

3.34.174. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137707$abc$113883$memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78192
Extracted 301 gates and 517 wires to a netlist network with 216 inputs and 194 outputs.

3.34.174.1. Executing ABC.

3.34.175. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$114526$memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78186
Extracted 386 gates and 647 wires to a netlist network with 261 inputs and 237 outputs.

3.34.175.1. Executing ABC.

3.34.176. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137501$abc$114849$memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78173
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.34.176.1. Executing ABC.

3.34.177. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$115077$memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78167
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.34.177.1. Executing ABC.

3.34.178. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$115271$memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78148
Extracted 428 gates and 648 wires to a netlist network with 220 inputs and 321 outputs.

3.34.178.1. Executing ABC.

3.34.179. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137205$abc$115594$memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78135
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.34.179.1. Executing ABC.

3.34.180. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137114$abc$115788$memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78116
Extracted 217 gates and 432 wires to a netlist network with 215 inputs and 110 outputs.

3.34.180.1. Executing ABC.

3.34.181. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$116754$memory\u_asf_38.rspfifo.storage$wren[1][0][0]$y$77627
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.34.181.1. Executing ABC.

3.34.182. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$116431$memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78110
Extracted 428 gates and 648 wires to a netlist network with 220 inputs and 321 outputs.

3.34.182.1. Executing ABC.

3.34.183. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$116948$memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78091
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.34.183.1. Executing ABC.

3.34.184. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$117142$memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78078
Extracted 479 gates and 711 wires to a netlist network with 232 inputs and 359 outputs.

3.34.184.1. Executing ABC.

3.34.185. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136569$abc$117465$memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78059
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.34.185.1. Executing ABC.

3.34.186. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$117693$memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78053
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.34.186.1. Executing ABC.

3.34.187. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136475$abc$117887$memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78040
Extracted 301 gates and 517 wires to a netlist network with 216 inputs and 194 outputs.

3.34.187.1. Executing ABC.

3.34.188. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$118530$memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78034
Extracted 386 gates and 647 wires to a netlist network with 261 inputs and 237 outputs.

3.34.188.1. Executing ABC.

3.34.189. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136267$abc$118853$memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78021
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.34.189.1. Executing ABC.

3.34.190. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$119081$memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78015
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.34.190.1. Executing ABC.

3.34.191. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$119275$memory\u_asf_36.rspfifo.storage$wren[3][0][0]$y$77543
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.34.191.1. Executing ABC.

3.34.192. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136174$abc$119469$memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78002
Extracted 217 gates and 432 wires to a netlist network with 215 inputs and 110 outputs.

3.34.192.1. Executing ABC.

3.34.193. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$120112$memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77996
Extracted 428 gates and 648 wires to a netlist network with 220 inputs and 321 outputs.

3.34.193.1. Executing ABC.

3.34.194. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$120435$memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77977
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.34.194.1. Executing ABC.

3.34.195. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135831$abc$120629$memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77964
Extracted 217 gates and 432 wires to a netlist network with 215 inputs and 110 outputs.

3.34.195.1. Executing ABC.

3.34.196. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$121272$memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77958
Extracted 428 gates and 648 wires to a netlist network with 220 inputs and 321 outputs.

3.34.196.1. Executing ABC.

3.34.197. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135582$abc$121595$memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77945
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.34.197.1. Executing ABC.

3.34.198. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$121789$memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77926
Extracted 429 gates and 646 wires to a netlist network with 217 inputs and 322 outputs.

3.34.198.1. Executing ABC.

3.34.199. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135283$abc$122112$memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77907
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.34.199.1. Executing ABC.

3.34.200. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$122340$memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77901
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.34.200.1. Executing ABC.

3.34.201. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$122534$memory\u_asf_38.reqfifo.storage$wren[0][0][0]$y$77570
Extracted 427 gates and 645 wires to a netlist network with 218 inputs and 426 outputs.

3.34.201.1. Executing ABC.

yosys> abc -dff

3.35. Executing ABC pass (technology mapping using ABC).

3.35.1. Summary of detected clock domains:
  12 cells in clk=\clk_main_i, en=$abc$134696$abc$130719$auto$opt_dff.cc:194:make_patterns_logic$53492, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$134709$abc$130702$auto$opt_dff.cc:194:make_patterns_logic$53489, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$134734$abc$130528$auto$opt_dff.cc:194:make_patterns_logic$53482, arst=!\rst_main_ni, srst={ }
  190 cells in clk=\clk_main_i, en=$abc$134748$abc$130411$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$134943$abc$130398$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$134959$abc$130385$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$135046$abc$130354$auto$opt_dff.cc:194:make_patterns_logic$53475, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$135034$abc$130373$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  223 cells in clk=\clk_main_i, en=$abc$135059$abc$130237$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$135283$abc$130199$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$135295$abc$130180$auto$opt_dff.cc:194:make_patterns_logic$53468, arst=!\rst_main_ni, srst={ }
  190 cells in clk=\clk_main_i, en=$abc$135308$abc$130063$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$135490$abc$130050$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$135507$abc$130037$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$135582$abc$130025$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$135594$abc$130006$auto$opt_dff.cc:194:make_patterns_logic$53461, arst=!\rst_main_ni, srst={ }
  179 cells in clk=\clk_main_i, en=$abc$135607$abc$129889$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$135831$abc$129876$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$135849$abc$129863$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$135924$abc$129851$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$135936$abc$129832$auto$opt_dff.cc:194:make_patterns_logic$53454, arst=!\rst_main_ni, srst={ }
  222 cells in clk=\clk_main_i, en=$abc$135950$abc$129715$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$136174$abc$129702$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  73 cells in clk=\clk_main_i, en=$abc$136192$abc$129689$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$136267$abc$129677$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$136279$abc$129653$auto$opt_dff.cc:194:make_patterns_logic$53447, arst=!\rst_main_ni, srst={ }
  180 cells in clk=\clk_main_i, en=$abc$136293$abc$129536$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$136475$abc$129523$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$136494$abc$129510$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$136569$abc$129498$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$136581$abc$129480$auto$opt_dff.cc:194:make_patterns_logic$53440, arst=!\rst_main_ni, srst={ }
  180 cells in clk=\clk_main_i, en=$abc$136594$abc$129363$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$136776$abc$129350$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$136791$abc$129337$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$136866$abc$129325$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$136878$abc$129309$auto$opt_dff.cc:194:make_patterns_logic$53433, arst=!\rst_main_ni, srst={ }
  180 cells in clk=\clk_main_i, en=$abc$136890$abc$129192$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$137114$abc$129179$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  73 cells in clk=\clk_main_i, en=$abc$137130$abc$129166$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$137205$abc$129154$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$137217$abc$129139$auto$opt_dff.cc:194:make_patterns_logic$53426, arst=!\rst_main_ni, srst={ }
  223 cells in clk=\clk_main_i, en=$abc$137229$abc$129022$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$137411$abc$129009$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  73 cells in clk=\clk_main_i, en=$abc$137426$abc$128996$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$137501$abc$128984$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$137513$abc$128969$auto$opt_dff.cc:194:make_patterns_logic$53419, arst=!\rst_main_ni, srst={ }
  180 cells in clk=\clk_main_i, en=$abc$137525$abc$128852$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$137707$abc$128839$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  73 cells in clk=\clk_main_i, en=$abc$137724$abc$128826$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$137799$abc$128814$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$137811$abc$128796$auto$opt_dff.cc:194:make_patterns_logic$53412, arst=!\rst_main_ni, srst={ }
  180 cells in clk=\clk_main_i, en=$abc$137825$abc$128679$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$138007$abc$128666$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  73 cells in clk=\clk_main_i, en=$abc$138022$abc$128653$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$138097$abc$128641$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$138109$abc$128626$auto$opt_dff.cc:194:make_patterns_logic$53405, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$138124$abc$128611$auto$opt_dff.cc:194:make_patterns_logic$53402, arst=!\rst_main_ni, srst={ }
  179 cells in clk=\clk_main_i, en=$abc$138137$abc$128494$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$138361$abc$128481$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$138378$abc$128467$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  106 cells in clk=\clk_main_i, en=$abc$138453$abc$128364$u_s1n_54.accept_t_rsp, arst=!\rst_main_ni, srst={ }
  20 cells in clk=\clk_main_i, en=$abc$147696$auto$rtlil.cc:2547:NotGate$77337, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$139275$abc$127549$u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  689 cells in clk=\clk_main_i, en=$abc$138579$abc$127561$u_s1n_54.accept_t_req, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$134722$abc$130547$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  112 cells in clk=\clk_main_i, en=$abc$139286$abc$127474$u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$139363$abc$131632$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$139375$abc$131615$auto$opt_dff.cc:194:make_patterns_logic$53508, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$139392$abc$131597$auto$opt_dff.cc:194:make_patterns_logic$53505, arst=!\rst_main_ni, srst={ }
  190 cells in clk=\clk_main_i, en=$abc$139405$abc$131480$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$139600$abc$131467$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$139615$abc$131454$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  176 cells in clk=\clk_main_i, en=$abc$139690$abc$131376$u_asf_34.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_main_i, en=$abc$139894$abc$131360$u_asf_34.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  323 cells in clk=\clk_fixed_i, en=$abc$139913$abc$131241$u_asf_34.reqfifo.fifo_incr_rptr, arst=!\rst_fixed_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$140242$abc$131229$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  203 cells in clk=\clk_main_i, en=$abc$140254$abc$131151$u_asf_36.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_main_i, en=$abc$140459$abc$131135$u_asf_36.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  326 cells in clk=\clk_spi_host0_i, en=$abc$140478$abc$131016$u_asf_36.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host0_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$140740$abc$130983$auto$opt_dff.cc:194:make_patterns_logic$53498, arst=!\rst_main_ni, srst={ }
  20 cells in clk=\clk_main_i, en=$abc$140752$abc$130889$u_asf_38.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  330 cells in clk=\clk_spi_host1_i, en=$abc$140773$abc$130770$u_asf_38.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host1_ni, srst={ }
  14 cells in clk=\clk_spi_host0_i, en=$abc$141063$abc$130755$u_asf_36.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host0_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$141078$abc$130738$auto$opt_dff.cc:194:make_patterns_logic$53495, arst=!\rst_main_ni, srst={ }
  193 cells in clk=\clk_main_i, en=$abc$141090$abc$130585$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$141314$abc$130572$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  72 cells in clk=\clk_main_i, en=$abc$141331$abc$130559$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  92 cells in clk=\clk_fixed_i, en=$abc$141406$abc$125404$memory\u_asf_34.rspfifo.storage$wren[2][0][0]$y$77439, arst={ }, srst={ }
  160 cells in clk=\clk_main_i, en=$abc$139363$abc$126763$memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77755, arst={ }, srst={ }
  165 cells in clk=\clk_main_i, en=$abc$141793$abc$126440$memory\u_asf_34.reqfifo.storage$wren[2][0][0]$y$77390, arst={ }, srst={ }
  313 cells in clk=\clk_main_i, en=$abc$142117$abc$125081$memory\u_asf_36.reqfifo.storage$wren[1][0][0]$y$77480, arst={ }, srst={ }
  167 cells in clk=\clk_main_i, en=$abc$142612$abc$126116$memory\u_asf_34.reqfifo.storage$wren[0][0][0]$y$77374, arst={ }, srst={ }
  65 cells in clk=\clk_fixed_i, en=$abc$142945$abc$125922$memory\u_asf_34.rspfifo.storage$wren[3][0][0]$y$77445, arst={ }, srst={ }
  32 cells in clk=\clk_main_i, en=$abc$134661$auto$opt_dff.cc:194:make_patterns_logic$53528, arst=!\rst_main_ni, srst={ }
  216 cells in clk=\clk_main_i, en=$abc$143139$abc$125598$memory\u_asf_36.reqfifo.storage$wren[0][0][0]$y$77472, arst={ }, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$144200$abc$130224$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_fixed_i, en=$abc$140725$abc$131001$u_asf_34.rspfifo.fifo_incr_wptr, arst=!\rst_fixed_ni, srst={ }
  600 cells in clk=\clk_main_i, en=$abc$144217$abc$131644$u_s1n_31.accept_t_req, arst=!\rst_main_ni, srst={ }
  27 cells in clk=\clk_main_i, en=$abc$144813$abc$128316$auto$opt_dff.cc:219:make_patterns_logic$53543, arst=!\rst_main_ni, srst={ }
  152 cells in clk=\clk_main_i, en=$abc$144003$abc$127280$memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77673, arst={ }, srst={ }
  203 cells in clk=\clk_main_i, en=$abc$144841$abc$130905$u_asf_38.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$145045$abc$130211$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  5 cells in clk=\clk_main_i, en=$abc$145120$abc$132685$auto$opt_dff.cc:194:make_patterns_logic$53549, arst=!\rst_main_ni, srst={ }
  1516 cells in clk=\clk_main_i, en=$abc$145126$abc$132691$auto$opt_dff.cc:219:make_patterns_logic$53555, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$146636$abc$134262$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$146648$abc$134273$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$146668$abc$134291$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  220 cells in clk=\clk_main_i, en=$abc$146682$abc$134305$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  20 cells in clk=\clk_main_i, en=$abc$146863$abc$134422$auto$opt_dff.cc:194:make_patterns_logic$53515, arst=!\rst_main_ni, srst={ }
  33 cells in clk=\clk_main_i, en=$abc$146897$abc$134456$auto$opt_dff.cc:194:make_patterns_logic$53518, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$146930$abc$134489$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  72 cells in clk=\clk_main_i, en=$abc$146942$abc$134501$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$147017$abc$134514$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  178 cells in clk=\clk_main_i, en=$abc$147035$abc$134527$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$147216$abc$134644$auto$opt_dff.cc:194:make_patterns_logic$53525, arst=!\rst_main_ni, srst={ }
  52 cells in clk=\clk_main_i, en=$abc$147229$abc$128344$auto$simplemap.cc:251:simplemap_eqne$62771[1], arst=!\rst_main_ni, srst={ }
  136 cells in clk=\clk_main_i, en=$abc$147292$u_s1n_26.accept_t_req, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_spi_host1_i, en=$abc$147426$u_asf_38.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host1_ni, srst={ }
  5 cells in clk=\clk_main_i, en=$abc$147441$auto$opt_dff.cc:194:make_patterns_logic$53561, arst=!\rst_main_ni, srst={ }
  210 cells in clk=\clk_main_i, en=$abc$147447$auto$opt_dff.cc:219:make_patterns_logic$53567, arst=!\rst_main_ni, srst={ }
  29 cells in clk=\clk_main_i, en=$abc$147656$auto$simplemap.cc:251:simplemap_eqne$64050[1], arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en={ }, arst=!\rst_main_ni, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$134722$abc$91014$memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77831, arst={ }, srst={ }
  260 cells in clk=\clk_main_i, en=$abc$147904$abc$91242$memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77844, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$148959$abc$92208$memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77863, arst={ }, srst={ }
  645 cells in clk=\clk_main_i, en=$abc$148315$abc$91885$memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77850, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$135034$abc$92436$memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77869, arst={ }, srst={ }
  257 cells in clk=\clk_main_i, en=$abc$149348$abc$92630$memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77768, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$150211$abc$93596$memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77787, arst={ }, srst={ }
  426 cells in clk=\clk_main_i, en=$abc$149759$abc$93273$memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77774, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$140242$abc$93824$memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77793, arst={ }, srst={ }
  302 cells in clk=\clk_main_i, en=$abc$150600$abc$94018$memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77806, arst={ }, srst={ }
  373 cells in clk=\clk_main_i, en=$abc$141314$abc$94661$memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77812, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$151783$abc$95627$memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77939, arst={ }, srst={ }
  265 cells in clk=\clk_main_i, en=$abc$151460$abc$94984$memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77920, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$135924$abc$95855$memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77983, arst={ }, srst={ }
  276 cells in clk=\clk_main_i, en=$abc$152170$abc$96083$memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77692, arst={ }, srst={ }
  418 cells in clk=\clk_main_i, en=$abc$152581$abc$96726$memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77698, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$153033$abc$97049$memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77711, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$146930$abc$97277$memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77717, arst={ }, srst={ }
  220 cells in clk=\clk_main_i, en=$abc$153422$abc$97471$memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77730, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host1_i, en=$abc$153745$abc$98325$memory\u_asf_38.rspfifo.storage$wren[3][0][0]$y$77641, arst={ }, srst={ }
  119 cells in clk=\clk_main_i, en=$abc$153939$abc$98519$memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77660, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host1_i, en=$abc$154277$abc$98991$memory\u_asf_38.rspfifo.storage$wren[2][0][0]$y$77635, arst={ }, srst={ }
  278 cells in clk=\clk_main_i, en=$abc$154471$abc$99185$memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78072, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$136866$abc$99828$memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78097, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$154987$abc$100056$memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78129, arst={ }, srst={ }
  284 cells in clk=\clk_main_i, en=$abc$155181$abc$100284$memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78154, arst={ }, srst={ }
  66 cells in clk=\clk_spi_host1_i, en=$abc$155507$abc$100927$memory\u_asf_38.rspfifo.storage$wren[0][0][0]$y$77619, arst={ }, srst={ }
  264 cells in clk=\clk_main_i, en=$abc$155702$abc$101122$memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78224, arst={ }, srst={ }
  218 cells in clk=\clk_main_i, en=$abc$156113$abc$101765$memory\u_asf_38.reqfifo.storage$wren[3][0][0]$y$77592, arst={ }, srst={ }
  41 cells in clk=\clk_main_i, en=$abc$146580$abc$134214$auto$simplemap.cc:251:simplemap_eqne$63672[1], arst=!\rst_main_ni, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$156436$abc$102408$memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78243, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$146636$abc$102636$memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78287, arst={ }, srst={ }
  355 cells in clk=\clk_main_i, en=$abc$156823$abc$102864$memory\u_asf_34.reqfifo.storage$wren[3][0][0]$y$77396, arst={ }, srst={ }
  66 cells in clk=\clk_fixed_i, en=$abc$157281$abc$103507$memory\u_asf_34.rspfifo.storage$wren[0][0][0]$y$77423, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$157476$abc$103702$memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77825, arst={ }, srst={ }
  66 cells in clk=\clk_spi_host0_i, en=$abc$158123$abc$104539$memory\u_asf_36.rspfifo.storage$wren[0][0][0]$y$77521, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host0_i, en=$abc$158318$abc$104734$memory\u_asf_36.rspfifo.storage$wren[1][0][0]$y$77529, arst={ }, srst={ }
  351 cells in clk=\clk_main_i, en=$abc$157672$abc$103896$memory\u_asf_36.reqfifo.storage$wren[3][0][0]$y$77494, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host0_i, en=$abc$158512$abc$104928$memory\u_asf_36.rspfifo.storage$wren[2][0][0]$y$77537, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$158706$abc$105122$memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77749, arst={ }, srst={ }
  5758 cells in clk=\clk_main_i, en=$abc$138453$abc$105688$memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77679, arst={ }, srst={ }
  982 cells in clk=\clk_main_i, en=$abc$165226$abc$111461$memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77736, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$166317$abc$111784$memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78281, arst={ }, srst={ }
  304 cells in clk=\clk_main_i, en=$abc$138361$abc$111978$memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78268, arst={ }, srst={ }
  386 cells in clk=\clk_main_i, en=$abc$166838$abc$112621$memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78262, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$138097$abc$112944$memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78249, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$137799$abc$113461$memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78211, arst={ }, srst={ }
  458 cells in clk=\clk_main_i, en=$abc$167569$abc$113138$memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78230, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$168214$abc$113689$memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78205, arst={ }, srst={ }
  267 cells in clk=\clk_main_i, en=$abc$137707$abc$113883$memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78192, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$137501$abc$114849$memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78173, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$abc$168820$abc$114526$memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78186, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$169465$abc$115077$memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78167, arst={ }, srst={ }
  361 cells in clk=\clk_main_i, en=$abc$169661$abc$115271$memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78148, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$137205$abc$115594$memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78135, arst={ }, srst={ }
  299 cells in clk=\clk_main_i, en=$abc$137114$abc$115788$memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78116, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host1_i, en=$abc$170717$abc$116754$memory\u_asf_38.rspfifo.storage$wren[1][0][0]$y$77627, arst={ }, srst={ }
  393 cells in clk=\clk_main_i, en=$abc$170911$abc$116431$memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78110, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$171447$abc$116948$memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78091, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$136569$abc$117465$memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78059, arst={ }, srst={ }
  411 cells in clk=\clk_main_i, en=$abc$171643$abc$117142$memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78078, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$172424$abc$117693$memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78053, arst={ }, srst={ }
  269 cells in clk=\clk_main_i, en=$abc$136475$abc$117887$memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78040, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$136267$abc$118853$memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78021, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$173675$abc$119081$memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78015, arst={ }, srst={ }
  429 cells in clk=\clk_main_i, en=$abc$173030$abc$118530$memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78034, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host0_i, en=$abc$173871$abc$119275$memory\u_asf_36.rspfifo.storage$wren[3][0][0]$y$77543, arst={ }, srst={ }
  286 cells in clk=\clk_main_i, en=$abc$136174$abc$119469$memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78002, arst={ }, srst={ }
  361 cells in clk=\clk_main_i, en=$abc$174390$abc$120112$memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77996, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$174926$abc$120435$memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77977, arst={ }, srst={ }
  304 cells in clk=\clk_main_i, en=$abc$135831$abc$120629$memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77964, arst={ }, srst={ }
  386 cells in clk=\clk_main_i, en=$abc$175447$abc$121272$memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77958, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$135582$abc$121595$memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77945, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$135283$abc$122112$memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77907, arst={ }, srst={ }
  415 cells in clk=\clk_main_i, en=$abc$176178$abc$121789$memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77926, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$176909$abc$122340$memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77901, arst={ }, srst={ }
  214 cells in clk=\clk_main_i, en=$abc$122858$memory\u_asf_38.reqfifo.storage$wren[1][0][0]$y$77578, arst={ }, srst={ }
  214 cells in clk=\clk_main_i, en=$abc$144200$abc$123181$memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77888, arst={ }, srst={ }
  430 cells in clk=\clk_main_i, en=$abc$123918$memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77882, arst={ }, srst={ }
  110 cells in clk=\clk_main_i, en=$abc$124241$memory\u_asf_38.reqfifo.storage$wren[2][0][0]$y$77586, arst={ }, srst={ }
  65 cells in clk=\clk_fixed_i, en=$abc$124564$memory\u_asf_34.rspfifo.storage$wren[1][0][0]$y$77431, arst={ }, srst={ }
  111 cells in clk=\clk_main_i, en=$abc$124758$memory\u_asf_36.reqfifo.storage$wren[2][0][0]$y$77488, arst={ }, srst={ }
  226 cells in clk=\clk_main_i, en=$abc$158902$abc$105350$memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77654, arst={ }, srst={ }
  290 cells in clk=\clk_main_i, en=$abc$143504$abc$126957$memory\u_asf_34.reqfifo.storage$wren[1][0][0]$y$77382, arst={ }, srst={ }
  427 cells in clk=\clk_main_i, en=$abc$177105$abc$122534$memory\u_asf_38.reqfifo.storage$wren[0][0][0]$y$77570, arst={ }, srst={ }

3.35.2. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134696$abc$130719$auto$opt_dff.cc:194:make_patterns_logic$53492, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 5 outputs.

3.35.2.1. Executing ABC.

3.35.3. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134709$abc$130702$auto$opt_dff.cc:194:make_patterns_logic$53489, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 4 outputs.

3.35.3.1. Executing ABC.

3.35.4. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134734$abc$130528$auto$opt_dff.cc:194:make_patterns_logic$53482, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 5 outputs.

3.35.4.1. Executing ABC.

3.35.5. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134748$abc$130411$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 190 gates and 374 wires to a netlist network with 184 inputs and 112 outputs.

3.35.5.1. Executing ABC.

3.35.6. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134943$abc$130398$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 6 outputs.

3.35.6.1. Executing ABC.

3.35.7. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134959$abc$130385$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.35.7.1. Executing ABC.

3.35.8. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135046$abc$130354$auto$opt_dff.cc:194:make_patterns_logic$53475, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 4 outputs.

3.35.8.1. Executing ABC.

3.35.9. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135034$abc$130373$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.35.9.1. Executing ABC.

3.35.10. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135059$abc$130237$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 223 gates and 440 wires to a netlist network with 217 inputs and 111 outputs.

3.35.10.1. Executing ABC.

3.35.11. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135283$abc$130199$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 13 wires to a netlist network with 3 inputs and 6 outputs.

3.35.11.1. Executing ABC.

3.35.12. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135295$abc$130180$auto$opt_dff.cc:194:make_patterns_logic$53468, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.35.12.1. Executing ABC.

3.35.13. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135308$abc$130063$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 190 gates and 374 wires to a netlist network with 184 inputs and 112 outputs.

3.35.13.1. Executing ABC.

3.35.14. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135490$abc$130050$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 9 outputs.

3.35.14.1. Executing ABC.

3.35.15. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135507$abc$130037$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.35.15.1. Executing ABC.

3.35.16. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135582$abc$130025$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.35.16.1. Executing ABC.

3.35.17. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135594$abc$130006$auto$opt_dff.cc:194:make_patterns_logic$53461, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 4 outputs.

3.35.17.1. Executing ABC.

3.35.18. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135607$abc$129889$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 179 gates and 352 wires to a netlist network with 173 inputs and 112 outputs.

3.35.18.1. Executing ABC.

3.35.19. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135831$abc$129876$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 8 outputs.

3.35.19.1. Executing ABC.

3.35.20. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135849$abc$129863$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.35.20.1. Executing ABC.

3.35.21. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135924$abc$129851$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.35.21.1. Executing ABC.

3.35.22. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135936$abc$129832$auto$opt_dff.cc:194:make_patterns_logic$53454, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 5 outputs.

3.35.22.1. Executing ABC.

3.35.23. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135950$abc$129715$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 222 gates and 438 wires to a netlist network with 216 inputs and 112 outputs.

3.35.23.1. Executing ABC.

3.35.24. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136174$abc$129702$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 9 outputs.

3.35.24.1. Executing ABC.

3.35.25. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136192$abc$129689$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 69 outputs.

3.35.25.1. Executing ABC.

3.35.26. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136267$abc$129677$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.35.26.1. Executing ABC.

3.35.27. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136279$abc$129653$auto$opt_dff.cc:194:make_patterns_logic$53447, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 5 outputs.

3.35.27.1. Executing ABC.

3.35.28. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136293$abc$129536$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 180 gates and 354 wires to a netlist network with 174 inputs and 112 outputs.

3.35.28.1. Executing ABC.

3.35.29. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136475$abc$129523$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 6 outputs.

3.35.29.1. Executing ABC.

3.35.30. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136494$abc$129510$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.35.30.1. Executing ABC.

3.35.31. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136569$abc$129498$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.35.31.1. Executing ABC.

3.35.32. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136581$abc$129480$auto$opt_dff.cc:194:make_patterns_logic$53440, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.35.32.1. Executing ABC.

3.35.33. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136594$abc$129363$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 180 gates and 354 wires to a netlist network with 174 inputs and 112 outputs.

3.35.33.1. Executing ABC.

3.35.34. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136776$abc$129350$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.35.34.1. Executing ABC.

3.35.35. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136791$abc$129337$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.35.35.1. Executing ABC.

3.35.36. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136866$abc$129325$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.35.36.1. Executing ABC.

3.35.37. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136878$abc$129309$auto$opt_dff.cc:194:make_patterns_logic$53433, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 4 outputs.

3.35.37.1. Executing ABC.

3.35.38. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136890$abc$129192$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 180 gates and 354 wires to a netlist network with 174 inputs and 112 outputs.

3.35.38.1. Executing ABC.

3.35.39. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137114$abc$129179$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.35.39.1. Executing ABC.

3.35.40. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137130$abc$129166$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 69 outputs.

3.35.40.1. Executing ABC.

3.35.41. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137205$abc$129154$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.35.41.1. Executing ABC.

3.35.42. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137217$abc$129139$auto$opt_dff.cc:194:make_patterns_logic$53426, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 4 outputs.

3.35.42.1. Executing ABC.

3.35.43. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137229$abc$129022$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 223 gates and 440 wires to a netlist network with 217 inputs and 111 outputs.

3.35.43.1. Executing ABC.

3.35.44. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137411$abc$129009$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 9 outputs.

3.35.44.1. Executing ABC.

3.35.45. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137426$abc$128996$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 69 outputs.

3.35.45.1. Executing ABC.

3.35.46. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137501$abc$128984$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.35.46.1. Executing ABC.

3.35.47. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137513$abc$128969$auto$opt_dff.cc:194:make_patterns_logic$53419, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 4 outputs.

3.35.47.1. Executing ABC.

3.35.48. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137525$abc$128852$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 180 gates and 354 wires to a netlist network with 174 inputs and 112 outputs.

3.35.48.1. Executing ABC.

3.35.49. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137707$abc$128839$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 6 outputs.

3.35.49.1. Executing ABC.

3.35.50. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137724$abc$128826$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 69 outputs.

3.35.50.1. Executing ABC.

3.35.51. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137799$abc$128814$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.35.51.1. Executing ABC.

3.35.52. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137811$abc$128796$auto$opt_dff.cc:194:make_patterns_logic$53412, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 5 outputs.

3.35.52.1. Executing ABC.

3.35.53. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137825$abc$128679$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 180 gates and 354 wires to a netlist network with 174 inputs and 112 outputs.

3.35.53.1. Executing ABC.

3.35.54. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$138007$abc$128666$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 6 outputs.

3.35.54.1. Executing ABC.

3.35.55. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$138022$abc$128653$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 69 outputs.

3.35.55.1. Executing ABC.

3.35.56. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$138097$abc$128641$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.35.56.1. Executing ABC.

3.35.57. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$138109$abc$128626$auto$opt_dff.cc:194:make_patterns_logic$53405, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 8 outputs.

3.35.57.1. Executing ABC.

3.35.58. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$138124$abc$128611$auto$opt_dff.cc:194:make_patterns_logic$53402, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 4 outputs.

3.35.58.1. Executing ABC.

3.35.59. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$138137$abc$128494$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 179 gates and 352 wires to a netlist network with 173 inputs and 112 outputs.

3.35.59.1. Executing ABC.

3.35.60. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$138361$abc$128481$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 9 outputs.

3.35.60.1. Executing ABC.

3.35.61. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$138378$abc$128467$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.35.61.1. Executing ABC.

3.35.62. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$138453$abc$128364$u_s1n_54.accept_t_rsp, asynchronously reset by !\rst_main_ni
Extracted 106 gates and 181 wires to a netlist network with 75 inputs and 10 outputs.

3.35.62.1. Executing ABC.

3.35.63. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$147696$auto$rtlil.cc:2547:NotGate$77337, asynchronously reset by !\rst_main_ni
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 6 outputs.

3.35.63.1. Executing ABC.

3.35.64. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$139275$abc$127549$u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.35.64.1. Executing ABC.

3.35.65. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$138579$abc$127561$u_s1n_54.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 689 gates and 1447 wires to a netlist network with 758 inputs and 560 outputs.

3.35.65.1. Executing ABC.

3.35.66. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134722$abc$130547$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 6 outputs.

3.35.66.1. Executing ABC.

3.35.67. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$139286$abc$127474$u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 112 gates and 220 wires to a netlist network with 108 inputs and 69 outputs.

3.35.67.1. Executing ABC.

3.35.68. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$139363$abc$131632$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 6 outputs.

3.35.68.1. Executing ABC.

3.35.69. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$139375$abc$131615$auto$opt_dff.cc:194:make_patterns_logic$53508, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 9 outputs.

3.35.69.1. Executing ABC.

3.35.70. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$139392$abc$131597$auto$opt_dff.cc:194:make_patterns_logic$53505, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 5 outputs.

3.35.70.1. Executing ABC.

3.35.71. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$139405$abc$131480$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 190 gates and 374 wires to a netlist network with 184 inputs and 112 outputs.

3.35.71.1. Executing ABC.

3.35.72. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$139600$abc$131467$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 6 outputs.

3.35.72.1. Executing ABC.

3.35.73. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$139615$abc$131454$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.35.73.1. Executing ABC.

3.35.74. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$139690$abc$131376$u_asf_34.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 176 gates and 407 wires to a netlist network with 231 inputs and 67 outputs.

3.35.74.1. Executing ABC.

3.35.75. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$139894$abc$131360$u_asf_34.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 10 outputs.

3.35.75.1. Executing ABC.

3.35.76. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$139913$abc$131241$u_asf_34.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_fixed_ni
Extracted 323 gates and 744 wires to a netlist network with 421 inputs and 110 outputs.

3.35.76.1. Executing ABC.

3.35.77. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$140242$abc$131229$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.35.77.1. Executing ABC.

3.35.78. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$140254$abc$131151$u_asf_36.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 203 gates and 461 wires to a netlist network with 258 inputs and 66 outputs.

3.35.78.1. Executing ABC.

3.35.79. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$140459$abc$131135$u_asf_36.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 10 outputs.

3.35.79.1. Executing ABC.

3.35.80. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$140478$abc$131016$u_asf_36.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 326 gates and 750 wires to a netlist network with 424 inputs and 110 outputs.

3.35.80.1. Executing ABC.

3.35.81. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$140740$abc$130983$auto$opt_dff.cc:194:make_patterns_logic$53498, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.35.81.1. Executing ABC.

3.35.82. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$140752$abc$130889$u_asf_38.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 20 gates and 27 wires to a netlist network with 7 inputs and 11 outputs.

3.35.82.1. Executing ABC.

3.35.83. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$140773$abc$130770$u_asf_38.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 330 gates and 758 wires to a netlist network with 428 inputs and 110 outputs.

3.35.83.1. Executing ABC.

3.35.84. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$141063$abc$130755$u_asf_36.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 14 gates and 15 wires to a netlist network with 1 inputs and 7 outputs.

3.35.84.1. Executing ABC.

3.35.85. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$141078$abc$130738$auto$opt_dff.cc:194:make_patterns_logic$53495, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.35.85.1. Executing ABC.

3.35.86. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$141090$abc$130585$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 193 gates and 380 wires to a netlist network with 187 inputs and 112 outputs.

3.35.86.1. Executing ABC.

3.35.87. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$141314$abc$130572$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 8 outputs.

3.35.87.1. Executing ABC.

3.35.88. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$141331$abc$130559$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 72 gates and 204 wires to a netlist network with 132 inputs and 69 outputs.

3.35.88.1. Executing ABC.

3.35.89. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$141406$abc$125404$memory\u_asf_34.rspfifo.storage$wren[2][0][0]$y$77439
Extracted 92 gates and 186 wires to a netlist network with 94 inputs and 65 outputs.

3.35.89.1. Executing ABC.

3.35.90. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$182344$abc$139363$abc$126763$memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77755
Extracted 160 gates and 290 wires to a netlist network with 130 inputs and 64 outputs.

3.35.90.1. Executing ABC.

3.35.91. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$141793$abc$126440$memory\u_asf_34.reqfifo.storage$wren[2][0][0]$y$77390
Extracted 165 gates and 331 wires to a netlist network with 166 inputs and 164 outputs.

3.35.91.1. Executing ABC.

3.35.92. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$142117$abc$125081$memory\u_asf_36.reqfifo.storage$wren[1][0][0]$y$77480
Extracted 313 gates and 537 wires to a netlist network with 224 inputs and 240 outputs.

3.35.92.1. Executing ABC.

3.35.93. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$142612$abc$126116$memory\u_asf_34.reqfifo.storage$wren[0][0][0]$y$77374
Extracted 167 gates and 333 wires to a netlist network with 166 inputs and 162 outputs.

3.35.93.1. Executing ABC.

3.35.94. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$142945$abc$125922$memory\u_asf_34.rspfifo.storage$wren[3][0][0]$y$77445
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.35.94.1. Executing ABC.

3.35.95. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$134661$auto$opt_dff.cc:194:make_patterns_logic$53528, asynchronously reset by !\rst_main_ni
Extracted 32 gates and 48 wires to a netlist network with 16 inputs and 11 outputs.

3.35.95.1. Executing ABC.

3.35.96. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$143139$abc$125598$memory\u_asf_36.reqfifo.storage$wren[0][0][0]$y$77472
Extracted 216 gates and 434 wires to a netlist network with 218 inputs and 174 outputs.

3.35.96.1. Executing ABC.

3.35.97. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$144200$abc$130224$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 9 outputs.

3.35.97.1. Executing ABC.

3.35.98. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$140725$abc$131001$u_asf_34.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_fixed_ni
Extracted 14 gates and 15 wires to a netlist network with 1 inputs and 7 outputs.

3.35.98.1. Executing ABC.

3.35.99. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$144217$abc$131644$u_s1n_31.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 600 gates and 783 wires to a netlist network with 183 inputs and 368 outputs.

3.35.99.1. Executing ABC.

3.35.100. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$144813$abc$128316$auto$opt_dff.cc:219:make_patterns_logic$53543, asynchronously reset by !\rst_main_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.35.100.1. Executing ABC.

3.35.101. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$144003$abc$127280$memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77673
Extracted 152 gates and 275 wires to a netlist network with 123 inputs and 65 outputs.

3.35.101.1. Executing ABC.

3.35.102. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$144841$abc$130905$u_asf_38.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 203 gates and 461 wires to a netlist network with 258 inputs and 66 outputs.

3.35.102.1. Executing ABC.

3.35.103. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$145045$abc$130211$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 69 outputs.

3.35.103.1. Executing ABC.

3.35.104. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$145120$abc$132685$auto$opt_dff.cc:194:make_patterns_logic$53549, asynchronously reset by !\rst_main_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.35.104.1. Executing ABC.

3.35.105. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$145126$abc$132691$auto$opt_dff.cc:219:make_patterns_logic$53555, asynchronously reset by !\rst_main_ni
Extracted 1516 gates and 2882 wires to a netlist network with 1366 inputs and 393 outputs.

3.35.105.1. Executing ABC.

3.35.106. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$146636$abc$134262$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.35.106.1. Executing ABC.

3.35.107. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$146648$abc$134273$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 8 outputs.

3.35.107.1. Executing ABC.

3.35.108. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$146668$abc$134291$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 23 wires to a netlist network with 8 inputs and 8 outputs.

3.35.108.1. Executing ABC.

3.35.109. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$146682$abc$134305$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 220 gates and 436 wires to a netlist network with 216 inputs and 112 outputs.

3.35.109.1. Executing ABC.

3.35.110. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$146863$abc$134422$auto$opt_dff.cc:194:make_patterns_logic$53515, asynchronously reset by !\rst_main_ni
Extracted 20 gates and 33 wires to a netlist network with 13 inputs and 6 outputs.

3.35.110.1. Executing ABC.

3.35.111. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$146897$abc$134456$auto$opt_dff.cc:194:make_patterns_logic$53518, asynchronously reset by !\rst_main_ni
Extracted 33 gates and 49 wires to a netlist network with 16 inputs and 11 outputs.

3.35.111.1. Executing ABC.

3.35.112. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$146930$abc$134489$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 6 outputs.

3.35.112.1. Executing ABC.

3.35.113. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$146942$abc$134501$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 72 gates and 204 wires to a netlist network with 132 inputs and 69 outputs.

3.35.113.1. Executing ABC.

3.35.114. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$147017$abc$134514$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 16 wires to a netlist network with 5 inputs and 7 outputs.

3.35.114.1. Executing ABC.

3.35.115. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$147035$abc$134527$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 178 gates and 352 wires to a netlist network with 174 inputs and 112 outputs.

3.35.115.1. Executing ABC.

3.35.116. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$147216$abc$134644$auto$opt_dff.cc:194:make_patterns_logic$53525, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 6 outputs.

3.35.116.1. Executing ABC.

3.35.117. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$147229$abc$128344$auto$simplemap.cc:251:simplemap_eqne$62771[1], asynchronously reset by !\rst_main_ni
Extracted 52 gates and 82 wires to a netlist network with 30 inputs and 27 outputs.

3.35.117.1. Executing ABC.

3.35.118. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$147292$u_s1n_26.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 136 gates and 197 wires to a netlist network with 61 inputs and 52 outputs.

3.35.118.1. Executing ABC.

3.35.119. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$147426$u_asf_38.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 14 gates and 15 wires to a netlist network with 1 inputs and 7 outputs.

3.35.119.1. Executing ABC.

3.35.120. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$147441$auto$opt_dff.cc:194:make_patterns_logic$53561, asynchronously reset by !\rst_main_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.35.120.1. Executing ABC.

3.35.121. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$147447$auto$opt_dff.cc:219:make_patterns_logic$53567, asynchronously reset by !\rst_main_ni
Extracted 210 gates and 416 wires to a netlist network with 206 inputs and 103 outputs.

3.35.121.1. Executing ABC.

3.35.122. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$147656$auto$simplemap.cc:251:simplemap_eqne$64050[1], asynchronously reset by !\rst_main_ni
Extracted 29 gates and 57 wires to a netlist network with 28 inputs and 14 outputs.

3.35.122.1. Executing ABC.

3.35.123. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 5 outputs.

3.35.123.1. Executing ABC.

3.35.124. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$182217$abc$134722$abc$91014$memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77831
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.35.124.1. Executing ABC.

3.35.125. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$147904$abc$91242$memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77844
Extracted 260 gates and 516 wires to a netlist network with 256 inputs and 120 outputs.

3.35.125.1. Executing ABC.

3.35.126. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$148959$abc$92208$memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77863
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.35.126.1. Executing ABC.

3.35.127. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$148315$abc$91885$memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77850
Extracted 645 gates and 938 wires to a netlist network with 293 inputs and 463 outputs.

3.35.127.1. Executing ABC.

3.35.128. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178079$abc$135034$abc$92436$memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77869
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.35.128.1. Executing ABC.

3.35.129. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$149348$abc$92630$memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77768
Extracted 257 gates and 510 wires to a netlist network with 253 inputs and 118 outputs.

3.35.129.1. Executing ABC.

3.35.130. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$150211$abc$93596$memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77787
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.35.130.1. Executing ABC.

3.35.131. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$149759$abc$93273$memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77774
Extracted 426 gates and 647 wires to a netlist network with 221 inputs and 314 outputs.

3.35.131.1. Executing ABC.

3.35.132. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$183186$abc$140242$abc$93824$memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77793
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.35.132.1. Executing ABC.

3.35.133. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$150600$abc$94018$memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77806
Extracted 302 gates and 519 wires to a netlist network with 217 inputs and 195 outputs.

3.35.133.1. Executing ABC.

3.35.134. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$141314$abc$94661$memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77812
Extracted 373 gates and 621 wires to a netlist network with 248 inputs and 236 outputs.

3.35.134.1. Executing ABC.

3.35.135. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$151783$abc$95627$memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77939
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.35.135.1. Executing ABC.

3.35.136. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$151460$abc$94984$memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77920
Extracted 265 gates and 501 wires to a netlist network with 236 inputs and 142 outputs.

3.35.136.1. Executing ABC.

3.35.137. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178922$abc$135924$abc$95855$memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77983
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.35.137.1. Executing ABC.

3.35.138. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$152170$abc$96083$memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77692
Extracted 276 gates and 530 wires to a netlist network with 254 inputs and 136 outputs.

3.35.138.1. Executing ABC.

3.35.139. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$152581$abc$96726$memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77698
Extracted 418 gates and 649 wires to a netlist network with 231 inputs and 296 outputs.

3.35.139.1. Executing ABC.

3.35.140. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$153033$abc$97049$memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77711
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.35.140.1. Executing ABC.

3.35.141. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$189723$abc$146930$abc$97277$memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77717
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.35.141.1. Executing ABC.

3.35.142. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$153422$abc$97471$memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77730
Extracted 220 gates and 438 wires to a netlist network with 218 inputs and 110 outputs.

3.35.142.1. Executing ABC.

3.35.143. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$153745$abc$98325$memory\u_asf_38.rspfifo.storage$wren[3][0][0]$y$77641
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.35.143.1. Executing ABC.

3.35.144. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$153939$abc$98519$memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77660
Extracted 119 gates and 240 wires to a netlist network with 121 inputs and 113 outputs.

3.35.144.1. Executing ABC.

3.35.145. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$154277$abc$98991$memory\u_asf_38.rspfifo.storage$wren[2][0][0]$y$77635
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.35.145.1. Executing ABC.

3.35.146. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$154471$abc$99185$memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78072
Extracted 278 gates and 522 wires to a netlist network with 244 inputs and 145 outputs.

3.35.146.1. Executing ABC.

3.35.147. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179856$abc$136866$abc$99828$memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78097
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.35.147.1. Executing ABC.

3.35.148. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$154987$abc$100056$memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78129
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.35.148.1. Executing ABC.

3.35.149. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180400$abc$155181$abc$100284$memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78154
Extracted 284 gates and 498 wires to a netlist network with 214 inputs and 177 outputs.

3.35.149.1. Executing ABC.

3.35.150. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$155507$abc$100927$memory\u_asf_38.rspfifo.storage$wren[0][0][0]$y$77619
Extracted 66 gates and 133 wires to a netlist network with 67 inputs and 65 outputs.

3.35.150.1. Executing ABC.

3.35.151. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$155702$abc$101122$memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78224
Extracted 264 gates and 528 wires to a netlist network with 264 inputs and 114 outputs.

3.35.151.1. Executing ABC.

3.35.152. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$156113$abc$101765$memory\u_asf_38.reqfifo.storage$wren[3][0][0]$y$77592
Extracted 218 gates and 435 wires to a netlist network with 217 inputs and 111 outputs.

3.35.152.1. Executing ABC.

3.35.153. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$146580$abc$134214$auto$simplemap.cc:251:simplemap_eqne$63672[1], asynchronously reset by !\rst_main_ni
Extracted 41 gates and 77 wires to a netlist network with 36 inputs and 18 outputs.

3.35.153.1. Executing ABC.

3.35.154. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$156436$abc$102408$memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78243
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.35.154.1. Executing ABC.

3.35.155. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$189399$abc$146636$abc$102636$memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78287
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.35.155.1. Executing ABC.

3.35.156. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$156823$abc$102864$memory\u_asf_34.reqfifo.storage$wren[3][0][0]$y$77396
Extracted 355 gates and 576 wires to a netlist network with 221 inputs and 246 outputs.

3.35.156.1. Executing ABC.

3.35.157. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$157281$abc$103507$memory\u_asf_34.rspfifo.storage$wren[0][0][0]$y$77423
Extracted 66 gates and 133 wires to a netlist network with 67 inputs and 65 outputs.

3.35.157.1. Executing ABC.

3.35.158. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$157476$abc$103702$memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77825
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.35.158.1. Executing ABC.

3.35.159. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$158123$abc$104539$memory\u_asf_36.rspfifo.storage$wren[0][0][0]$y$77521
Extracted 66 gates and 133 wires to a netlist network with 67 inputs and 65 outputs.

3.35.159.1. Executing ABC.

3.35.160. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$158318$abc$104734$memory\u_asf_36.rspfifo.storage$wren[1][0][0]$y$77529
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.35.160.1. Executing ABC.

3.35.161. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$157672$abc$103896$memory\u_asf_36.reqfifo.storage$wren[3][0][0]$y$77494
Extracted 351 gates and 572 wires to a netlist network with 221 inputs and 242 outputs.

3.35.161.1. Executing ABC.

3.35.162. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$158512$abc$104928$memory\u_asf_36.rspfifo.storage$wren[2][0][0]$y$77537
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.35.162.1. Executing ABC.

3.35.163. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$158706$abc$105122$memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77749
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.35.163.1. Executing ABC.

3.35.164. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$181390$abc$138453$abc$105688$memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77679
Extracted 5758 gates and 7553 wires to a netlist network with 1795 inputs and 1359 outputs.

3.35.164.1. Executing ABC.

3.35.165. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$189429$abc$165226$abc$111461$memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77736
Extracted 982 gates and 1481 wires to a netlist network with 499 inputs and 493 outputs.

3.35.165.1. Executing ABC.

3.35.166. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$166317$abc$111784$memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78281
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.35.166.1. Executing ABC.

3.35.167. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$138361$abc$111978$memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78268
Extracted 304 gates and 522 wires to a netlist network with 218 inputs and 196 outputs.

3.35.167.1. Executing ABC.

3.35.168. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$166838$abc$112621$memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78262
Extracted 386 gates and 649 wires to a netlist network with 263 inputs and 236 outputs.

3.35.168.1. Executing ABC.

3.35.169. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$181079$abc$138097$abc$112944$memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78249
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.35.169.1. Executing ABC.

3.35.170. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180784$abc$137799$abc$113461$memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78211
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.35.170.1. Executing ABC.

3.35.171. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$167569$abc$113138$memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78230
Extracted 458 gates and 687 wires to a netlist network with 229 inputs and 340 outputs.

3.35.171.1. Executing ABC.

3.35.172. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$168214$abc$113689$memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78205
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.35.172.1. Executing ABC.

3.35.173. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137707$abc$113883$memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78192
Extracted 267 gates and 532 wires to a netlist network with 265 inputs and 118 outputs.

3.35.173.1. Executing ABC.

3.35.174. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180491$abc$137501$abc$114849$memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78173
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.35.174.1. Executing ABC.

3.35.175. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$168820$abc$114526$memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78186
Extracted 428 gates and 649 wires to a netlist network with 221 inputs and 316 outputs.

3.35.175.1. Executing ABC.

3.35.176. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$169465$abc$115077$memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78167
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.35.176.1. Executing ABC.

3.35.177. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$169661$abc$115271$memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78148
Extracted 361 gates and 580 wires to a netlist network with 219 inputs and 254 outputs.

3.35.177.1. Executing ABC.

3.35.178. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180152$abc$137205$abc$115594$memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78135
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.35.178.1. Executing ABC.

3.35.179. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$137114$abc$115788$memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78116
Extracted 299 gates and 520 wires to a netlist network with 221 inputs and 190 outputs.

3.35.179.1. Executing ABC.

3.35.180. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$170717$abc$116754$memory\u_asf_38.rspfifo.storage$wren[1][0][0]$y$77627
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.35.180.1. Executing ABC.

3.35.181. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$170911$abc$116431$memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78110
Extracted 393 gates and 655 wires to a netlist network with 262 inputs and 244 outputs.

3.35.181.1. Executing ABC.

3.35.182. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$171447$abc$116948$memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78091
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.35.182.1. Executing ABC.

3.35.183. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179559$abc$136569$abc$117465$memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78059
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.35.183.1. Executing ABC.

3.35.184. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$171643$abc$117142$memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78078
Extracted 411 gates and 648 wires to a netlist network with 237 inputs and 287 outputs.

3.35.184.1. Executing ABC.

3.35.185. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$172424$abc$117693$memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78053
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.35.185.1. Executing ABC.

3.35.186. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136475$abc$117887$memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78040
Extracted 269 gates and 536 wires to a netlist network with 267 inputs and 116 outputs.

3.35.186.1. Executing ABC.

3.35.187. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179264$abc$136267$abc$118853$memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78021
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.35.187.1. Executing ABC.

3.35.188. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$173675$abc$119081$memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78015
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.35.188.1. Executing ABC.

3.35.189. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$173030$abc$118530$memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78034
Extracted 429 gates and 649 wires to a netlist network with 220 inputs and 318 outputs.

3.35.189.1. Executing ABC.

3.35.190. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$173871$abc$119275$memory\u_asf_36.rspfifo.storage$wren[3][0][0]$y$77543
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.35.190.1. Executing ABC.

3.35.191. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$136174$abc$119469$memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78002
Extracted 286 gates and 504 wires to a netlist network with 218 inputs and 178 outputs.

3.35.191.1. Executing ABC.

3.35.192. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$174390$abc$120112$memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77996
Extracted 361 gates and 580 wires to a netlist network with 219 inputs and 254 outputs.

3.35.192.1. Executing ABC.

3.35.193. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$174926$abc$120435$memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77977
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.35.193.1. Executing ABC.

3.35.194. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$135831$abc$120629$memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77964
Extracted 304 gates and 522 wires to a netlist network with 218 inputs and 196 outputs.

3.35.194.1. Executing ABC.

3.35.195. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$175447$abc$121272$memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77958
Extracted 386 gates and 649 wires to a netlist network with 263 inputs and 236 outputs.

3.35.195.1. Executing ABC.

3.35.196. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178625$abc$135582$abc$121595$memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77945
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.35.196.1. Executing ABC.

3.35.197. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178315$abc$135283$abc$122112$memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77907
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.35.197.1. Executing ABC.

3.35.198. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$176178$abc$121789$memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77926
Extracted 415 gates and 650 wires to a netlist network with 235 inputs and 291 outputs.

3.35.198.1. Executing ABC.

3.35.199. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$176909$abc$122340$memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77901
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.35.199.1. Executing ABC.

3.35.200. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$122858$memory\u_asf_38.reqfifo.storage$wren[1][0][0]$y$77578
Extracted 214 gates and 429 wires to a netlist network with 215 inputs and 214 outputs.

3.35.200.1. Executing ABC.

3.35.201. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$186652$abc$144200$abc$123181$memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77888
Extracted 214 gates and 428 wires to a netlist network with 214 inputs and 107 outputs.

3.35.201.1. Executing ABC.

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  12 cells in clk=\clk_main_i, en=$abc$177747$abc$134696$abc$130719$auto$opt_dff.cc:194:make_patterns_logic$53492, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$177760$abc$134709$abc$130702$auto$opt_dff.cc:194:make_patterns_logic$53489, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$177773$abc$134734$abc$130528$auto$opt_dff.cc:194:make_patterns_logic$53482, arst=!\rst_main_ni, srst={ }
  204 cells in clk=\clk_main_i, en=$abc$177787$abc$134748$abc$130411$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$177979$abc$134943$abc$130398$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  73 cells in clk=\clk_main_i, en=$abc$177991$abc$134959$abc$130385$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$178066$abc$135046$abc$130354$auto$opt_dff.cc:194:make_patterns_logic$53475, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$178079$abc$135034$abc$130373$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  223 cells in clk=\clk_main_i, en=$abc$178091$abc$135059$abc$130237$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$178315$abc$135283$abc$130199$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$178327$abc$135295$abc$130180$auto$opt_dff.cc:194:make_patterns_logic$53468, arst=!\rst_main_ni, srst={ }
  212 cells in clk=\clk_main_i, en=$abc$178341$abc$135308$abc$130063$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$178533$abc$135490$abc$130050$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  73 cells in clk=\clk_main_i, en=$abc$178550$abc$135507$abc$130037$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$178625$abc$135582$abc$130025$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$178637$abc$135594$abc$130006$auto$opt_dff.cc:194:make_patterns_logic$53461, arst=!\rst_main_ni, srst={ }
  138 cells in clk=\clk_main_i, en=$abc$178650$abc$135607$abc$129889$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$178831$abc$135831$abc$129876$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  73 cells in clk=\clk_main_i, en=$abc$178847$abc$135849$abc$129863$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$178922$abc$135924$abc$129851$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$178934$abc$135936$abc$129832$auto$opt_dff.cc:194:make_patterns_logic$53454, arst=!\rst_main_ni, srst={ }
  222 cells in clk=\clk_main_i, en=$abc$178948$abc$135950$abc$129715$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$179172$abc$136174$abc$129702$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$179189$abc$136192$abc$129689$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$179264$abc$136267$abc$129677$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$179276$abc$136279$abc$129653$auto$opt_dff.cc:194:make_patterns_logic$53447, arst=!\rst_main_ni, srst={ }
  213 cells in clk=\clk_main_i, en=$abc$179290$abc$136293$abc$129536$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$179472$abc$136475$abc$129523$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  73 cells in clk=\clk_main_i, en=$abc$179484$abc$136494$abc$129510$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$179559$abc$136569$abc$129498$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$179571$abc$136581$abc$129480$auto$opt_dff.cc:194:make_patterns_logic$53440, arst=!\rst_main_ni, srst={ }
  190 cells in clk=\clk_main_i, en=$abc$179584$abc$136594$abc$129363$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$179766$abc$136776$abc$129350$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  73 cells in clk=\clk_main_i, en=$abc$179781$abc$136791$abc$129337$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$179856$abc$136866$abc$129325$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$179868$abc$136878$abc$129309$auto$opt_dff.cc:194:make_patterns_logic$53433, arst=!\rst_main_ni, srst={ }
  139 cells in clk=\clk_main_i, en=$abc$179880$abc$136890$abc$129192$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$180062$abc$137114$abc$129179$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$180077$abc$137130$abc$129166$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$180152$abc$137205$abc$129154$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$180164$abc$137217$abc$129139$auto$opt_dff.cc:194:make_patterns_logic$53426, arst=!\rst_main_ni, srst={ }
  180 cells in clk=\clk_main_i, en=$abc$180176$abc$137229$abc$129022$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$180400$abc$137411$abc$129009$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$180416$abc$137426$abc$128996$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$180491$abc$137501$abc$128984$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$180503$abc$137513$abc$128969$auto$opt_dff.cc:194:make_patterns_logic$53419, arst=!\rst_main_ni, srst={ }
  212 cells in clk=\clk_main_i, en=$abc$180515$abc$137525$abc$128852$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$180697$abc$137707$abc$128839$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$180709$abc$137724$abc$128826$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$180784$abc$137799$abc$128814$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  8 cells in clk=\clk_main_i, en=$abc$180796$abc$137811$abc$128796$auto$opt_dff.cc:194:make_patterns_logic$53412, arst=!\rst_main_ni, srst={ }
  192 cells in clk=\clk_main_i, en=$abc$180810$abc$137825$abc$128679$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$180992$abc$138007$abc$128666$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$181004$abc$138022$abc$128653$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$181079$abc$138097$abc$128641$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$181091$abc$138109$abc$128626$auto$opt_dff.cc:194:make_patterns_logic$53405, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$181106$abc$138124$abc$128611$auto$opt_dff.cc:194:make_patterns_logic$53402, arst=!\rst_main_ni, srst={ }
  138 cells in clk=\clk_main_i, en=$abc$181118$abc$138137$abc$128494$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$181299$abc$138361$abc$128481$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  74 cells in clk=\clk_main_i, en=$abc$181315$abc$138378$abc$128467$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  17 cells in clk=\clk_main_i, en=$abc$181493$abc$147696$auto$rtlil.cc:2547:NotGate$77337, arst=!\rst_main_ni, srst={ }
  8 cells in clk=\clk_main_i, en=$abc$181512$abc$139275$abc$127549$u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  687 cells in clk=\clk_main_i, en=$abc$181523$abc$138579$abc$127561$u_s1n_54.accept_t_req, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$182217$abc$134722$abc$130547$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  73 cells in clk=\clk_main_i, en=$abc$182229$abc$139286$abc$127474$u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$182344$abc$139363$abc$131632$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$182356$abc$139375$abc$131615$auto$opt_dff.cc:194:make_patterns_logic$53508, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$182372$abc$139392$abc$131597$auto$opt_dff.cc:194:make_patterns_logic$53505, arst=!\rst_main_ni, srst={ }
  213 cells in clk=\clk_main_i, en=$abc$182385$abc$139405$abc$131480$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$182577$abc$139600$abc$131467$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  73 cells in clk=\clk_main_i, en=$abc$182589$abc$139615$abc$131454$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  143 cells in clk=\clk_main_i, en=$abc$182664$abc$139690$abc$131376$u_asf_34.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_main_i, en=$abc$182842$abc$139894$abc$131360$u_asf_34.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  323 cells in clk=\clk_fixed_i, en=$abc$182861$abc$139913$abc$131241$u_asf_34.reqfifo.fifo_incr_rptr, arst=!\rst_fixed_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$183186$abc$140242$abc$131229$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  203 cells in clk=\clk_main_i, en=$abc$183198$abc$140254$abc$131151$u_asf_36.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$183402$abc$140459$abc$131135$u_asf_36.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  301 cells in clk=\clk_spi_host0_i, en=$abc$183421$abc$140478$abc$131016$u_asf_36.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host0_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$183749$abc$140740$abc$130983$auto$opt_dff.cc:194:make_patterns_logic$53498, arst=!\rst_main_ni, srst={ }
  20 cells in clk=\clk_main_i, en=$abc$183762$abc$140752$abc$130889$u_asf_38.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  216 cells in clk=\clk_spi_host1_i, en=$abc$183783$abc$140773$abc$130770$u_asf_38.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host1_ni, srst={ }
  8 cells in clk=\clk_main_i, en=$abc$184130$abc$141078$abc$130738$auto$opt_dff.cc:194:make_patterns_logic$53495, arst=!\rst_main_ni, srst={ }
  187 cells in clk=\clk_main_i, en=$abc$184143$abc$141090$abc$130585$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_spi_host0_i, en=$abc$184115$abc$141063$abc$130755$u_asf_36.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host0_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$184338$abc$141314$abc$130572$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  72 cells in clk=\clk_main_i, en=$abc$184354$abc$141331$abc$130559$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  65 cells in clk=\clk_fixed_i, en=$abc$184429$abc$141406$abc$125404$memory\u_asf_34.rspfifo.storage$wren[2][0][0]$y$77439, arst={ }, srst={ }
  160 cells in clk=\clk_main_i, en=$abc$182344$abc$139363$abc$126763$memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77755, arst={ }, srst={ }
  213 cells in clk=\clk_main_i, en=$abc$184816$abc$141793$abc$126440$memory\u_asf_34.reqfifo.storage$wren[2][0][0]$y$77390, arst={ }, srst={ }
  223 cells in clk=\clk_main_i, en=$abc$185195$abc$142117$abc$125081$memory\u_asf_36.reqfifo.storage$wren[1][0][0]$y$77480, arst={ }, srst={ }
  233 cells in clk=\clk_main_i, en=$abc$185657$abc$142612$abc$126116$memory\u_asf_34.reqfifo.storage$wren[0][0][0]$y$77374, arst={ }, srst={ }
  30 cells in clk=\clk_main_i, en=$abc$186229$abc$134661$auto$opt_dff.cc:194:make_patterns_logic$53528, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$186652$abc$144200$abc$130224$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_fixed_i, en=$abc$186669$abc$140725$abc$131001$u_asf_34.rspfifo.fifo_incr_wptr, arst=!\rst_fixed_ni, srst={ }
  598 cells in clk=\clk_main_i, en=$abc$186684$abc$144217$abc$131644$u_s1n_31.accept_t_req, arst=!\rst_main_ni, srst={ }
  125 cells in clk=\clk_fixed_i, en=$abc$186035$abc$142945$abc$125922$memory\u_asf_34.rspfifo.storage$wren[3][0][0]$y$77445, arst={ }, srst={ }
  27 cells in clk=\clk_main_i, en=$abc$187280$abc$144813$abc$128316$auto$opt_dff.cc:219:make_patterns_logic$53543, arst=!\rst_main_ni, srst={ }
  192 cells in clk=\clk_main_i, en=$abc$187308$abc$144003$abc$127280$memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77673, arst={ }, srst={ }
  204 cells in clk=\clk_main_i, en=$abc$187502$abc$144841$abc$130905$u_asf_38.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  72 cells in clk=\clk_main_i, en=$abc$187706$abc$145045$abc$130211$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$187782$abc$145120$abc$132685$auto$opt_dff.cc:194:make_patterns_logic$53549, arst=!\rst_main_ni, srst={ }
  1661 cells in clk=\clk_main_i, en=$abc$187788$abc$145126$abc$132691$auto$opt_dff.cc:219:make_patterns_logic$53555, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$189399$abc$146636$abc$134262$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$189411$abc$146648$abc$134273$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$189429$abc$146668$abc$134291$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  178 cells in clk=\clk_main_i, en=$abc$189445$abc$146682$abc$134305$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  20 cells in clk=\clk_main_i, en=$abc$189668$abc$146863$abc$134422$auto$opt_dff.cc:194:make_patterns_logic$53515, arst=!\rst_main_ni, srst={ }
  31 cells in clk=\clk_main_i, en=$abc$189689$abc$146897$abc$134456$auto$opt_dff.cc:194:make_patterns_logic$53518, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$189723$abc$146930$abc$134489$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  72 cells in clk=\clk_main_i, en=$abc$189735$abc$146942$abc$134501$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$189810$abc$147017$abc$134514$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  179 cells in clk=\clk_main_i, en=$abc$189823$abc$147035$abc$134527$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  8 cells in clk=\clk_main_i, en=$abc$190004$abc$147216$abc$134644$auto$opt_dff.cc:194:make_patterns_logic$53525, arst=!\rst_main_ni, srst={ }
  50 cells in clk=\clk_main_i, en=$abc$190018$abc$147229$abc$128344$auto$simplemap.cc:251:simplemap_eqne$62771[1], arst=!\rst_main_ni, srst={ }
  128 cells in clk=\clk_main_i, en=$abc$190072$abc$147292$u_s1n_26.accept_t_req, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_spi_host1_i, en=$abc$190199$abc$147426$u_asf_38.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host1_ni, srst={ }
  4 cells in clk=\clk_main_i, en=$abc$190214$abc$147441$auto$opt_dff.cc:194:make_patterns_logic$53561, arst=!\rst_main_ni, srst={ }
  212 cells in clk=\clk_main_i, en=$abc$190220$abc$147447$auto$opt_dff.cc:219:make_patterns_logic$53567, arst=!\rst_main_ni, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$181390$abc$138453$abc$128364$u_s1n_54.accept_t_rsp, arst=!\rst_main_ni, srst={ }
  29 cells in clk=\clk_main_i, en=$abc$190433$abc$147656$auto$simplemap.cc:251:simplemap_eqne$64050[1], arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en={ }, arst=!\rst_main_ni, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$182217$abc$134722$abc$91014$memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77831, arst={ }, srst={ }
  279 cells in clk=\clk_main_i, en=$abc$177105$abc$122534$memory\u_asf_38.reqfifo.storage$wren[0][0][0]$y$77570, arst={ }, srst={ }
  254 cells in clk=\clk_main_i, en=$abc$190678$abc$147904$abc$91242$memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77844, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$191016$abc$148959$abc$92208$memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77863, arst={ }, srst={ }
  613 cells in clk=\clk_main_i, en=$abc$191210$abc$148315$abc$91885$memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77850, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$178079$abc$135034$abc$92436$memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77869, arst={ }, srst={ }
  226 cells in clk=\clk_main_i, en=$abc$192154$abc$149348$abc$92630$memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77768, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$192489$abc$150211$abc$93596$memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77787, arst={ }, srst={ }
  436 cells in clk=\clk_main_i, en=$abc$192683$abc$149759$abc$93273$memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77774, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$183186$abc$140242$abc$93824$memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77793, arst={ }, srst={ }
  329 cells in clk=\clk_main_i, en=$abc$193408$abc$150600$abc$94018$memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77806, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$194269$abc$151783$abc$95627$memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77939, arst={ }, srst={ }
  422 cells in clk=\clk_main_i, en=$abc$193818$abc$141314$abc$94661$memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77812, arst={ }, srst={ }
  226 cells in clk=\clk_main_i, en=$abc$194463$abc$151460$abc$94984$memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77920, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$178922$abc$135924$abc$95855$memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77983, arst={ }, srst={ }
  262 cells in clk=\clk_main_i, en=$abc$195013$abc$152170$abc$96083$memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77692, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$195879$abc$153033$abc$97049$memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77711, arst={ }, srst={ }
  436 cells in clk=\clk_main_i, en=$abc$195367$abc$152581$abc$96726$memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77698, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$189723$abc$146930$abc$97277$memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77717, arst={ }, srst={ }
  267 cells in clk=\clk_main_i, en=$abc$196268$abc$153422$abc$97471$memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77730, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host1_i, en=$abc$196593$abc$153745$abc$98325$memory\u_asf_38.rspfifo.storage$wren[3][0][0]$y$77641, arst={ }, srst={ }
  119 cells in clk=\clk_main_i, en=$abc$196787$abc$153939$abc$98519$memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77660, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host1_i, en=$abc$197125$abc$154277$abc$98991$memory\u_asf_38.rspfifo.storage$wren[2][0][0]$y$77635, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$179856$abc$136866$abc$99828$memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78097, arst={ }, srst={ }
  263 cells in clk=\clk_main_i, en=$abc$197319$abc$154471$abc$99185$memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78072, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$197872$abc$154987$abc$100056$memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78129, arst={ }, srst={ }
  262 cells in clk=\clk_main_i, en=$abc$180400$abc$155181$abc$100284$memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78154, arst={ }, srst={ }
  66 cells in clk=\clk_spi_host1_i, en=$abc$198458$abc$155507$abc$100927$memory\u_asf_38.rspfifo.storage$wren[0][0][0]$y$77619, arst={ }, srst={ }
  261 cells in clk=\clk_main_i, en=$abc$198653$abc$155702$abc$101122$memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78224, arst={ }, srst={ }
  26 cells in clk=\clk_main_i, en=$abc$199310$abc$146580$abc$134214$auto$simplemap.cc:251:simplemap_eqne$63672[1], arst=!\rst_main_ni, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$199362$abc$156436$abc$102408$memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78243, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$189399$abc$146636$abc$102636$memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78287, arst={ }, srst={ }
  340 cells in clk=\clk_main_i, en=$abc$199749$abc$156823$abc$102864$memory\u_asf_34.reqfifo.storage$wren[3][0][0]$y$77396, arst={ }, srst={ }
  66 cells in clk=\clk_fixed_i, en=$abc$200210$abc$157281$abc$103507$memory\u_asf_34.rspfifo.storage$wren[0][0][0]$y$77423, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$200405$abc$157476$abc$103702$memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77825, arst={ }, srst={ }
  66 cells in clk=\clk_spi_host0_i, en=$abc$200601$abc$158123$abc$104539$memory\u_asf_36.rspfifo.storage$wren[0][0][0]$y$77521, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host0_i, en=$abc$200796$abc$158318$abc$104734$memory\u_asf_36.rspfifo.storage$wren[1][0][0]$y$77529, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host0_i, en=$abc$201447$abc$158512$abc$104928$memory\u_asf_36.rspfifo.storage$wren[2][0][0]$y$77537, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$201641$abc$158706$abc$105122$memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77749, arst={ }, srst={ }
  5458 cells in clk=\clk_main_i, en=$abc$181390$abc$138453$abc$105688$memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77679, arst={ }, srst={ }
  977 cells in clk=\clk_main_i, en=$abc$189429$abc$165226$abc$111461$memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77736, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$208498$abc$166317$abc$111784$memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78281, arst={ }, srst={ }
  345 cells in clk=\clk_main_i, en=$abc$208694$abc$138361$abc$111978$memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78268, arst={ }, srst={ }
  386 cells in clk=\clk_main_i, en=$abc$209105$abc$166838$abc$112621$memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78262, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$181079$abc$138097$abc$112944$memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78249, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$180784$abc$137799$abc$113461$memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78211, arst={ }, srst={ }
  429 cells in clk=\clk_main_i, en=$abc$209944$abc$167569$abc$113138$memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78230, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$210507$abc$168214$abc$113689$memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78205, arst={ }, srst={ }
  244 cells in clk=\clk_main_i, en=$abc$210703$abc$137707$abc$113883$memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78192, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$180491$abc$137501$abc$114849$memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78173, arst={ }, srst={ }
  422 cells in clk=\clk_main_i, en=$abc$211231$abc$168820$abc$114526$memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78186, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$211763$abc$169465$abc$115077$memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78167, arst={ }, srst={ }
  427 cells in clk=\clk_main_i, en=$abc$211959$abc$169661$abc$115271$memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78148, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$180152$abc$137205$abc$115594$memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78135, arst={ }, srst={ }
  342 cells in clk=\clk_main_i, en=$abc$212623$abc$137114$abc$115788$memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78116, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host1_i, en=$abc$213028$abc$170717$abc$116754$memory\u_asf_38.rspfifo.storage$wren[1][0][0]$y$77627, arst={ }, srst={ }
  388 cells in clk=\clk_main_i, en=$abc$213222$abc$170911$abc$116431$memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78110, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$213682$abc$171447$abc$116948$memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78091, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$179559$abc$136569$abc$117465$memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78059, arst={ }, srst={ }
  421 cells in clk=\clk_main_i, en=$abc$214071$abc$171643$abc$117142$memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78078, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$214573$abc$172424$abc$117693$memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78053, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$179264$abc$136267$abc$118853$memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78021, arst={ }, srst={ }
  97 cells in clk=\clk_main_i, en=$abc$215296$abc$173675$abc$119081$memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78015, arst={ }, srst={ }
  228 cells in clk=\clk_main_i, en=$abc$214769$abc$136475$abc$117887$memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78040, arst={ }, srst={ }
  439 cells in clk=\clk_main_i, en=$abc$215492$abc$173030$abc$118530$memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78034, arst={ }, srst={ }
  65 cells in clk=\clk_spi_host0_i, en=$abc$216026$abc$173871$abc$119275$memory\u_asf_36.rspfifo.storage$wren[3][0][0]$y$77543, arst={ }, srst={ }
  218 cells in clk=\clk_main_i, en=$abc$216220$abc$136174$abc$119469$memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78002, arst={ }, srst={ }
  428 cells in clk=\clk_main_i, en=$abc$216613$abc$174390$abc$120112$memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77996, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$217082$abc$174926$abc$120435$memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77977, arst={ }, srst={ }
  345 cells in clk=\clk_main_i, en=$abc$217278$abc$135831$abc$120629$memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77964, arst={ }, srst={ }
  386 cells in clk=\clk_main_i, en=$abc$217689$abc$175447$abc$121272$memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77958, arst={ }, srst={ }
  98 cells in clk=\clk_main_i, en=$abc$178625$abc$135582$abc$121595$memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77945, arst={ }, srst={ }
  96 cells in clk=\clk_main_i, en=$abc$178315$abc$135283$abc$122112$memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77907, arst={ }, srst={ }
  430 cells in clk=\clk_main_i, en=$abc$218528$abc$176178$abc$121789$memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77926, arst={ }, srst={ }
  99 cells in clk=\clk_main_i, en=$abc$219034$abc$176909$abc$122340$memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77901, arst={ }, srst={ }
  214 cells in clk=\clk_main_i, en=$abc$219230$abc$122858$memory\u_asf_38.reqfifo.storage$wren[1][0][0]$y$77578, arst={ }, srst={ }
  215 cells in clk=\clk_main_i, en=$abc$123918$memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77882, arst={ }, srst={ }
  429 cells in clk=\clk_main_i, en=$abc$124241$memory\u_asf_38.reqfifo.storage$wren[2][0][0]$y$77586, arst={ }, srst={ }
  65 cells in clk=\clk_fixed_i, en=$abc$124564$memory\u_asf_34.rspfifo.storage$wren[1][0][0]$y$77431, arst={ }, srst={ }
  284 cells in clk=\clk_main_i, en=$abc$124758$memory\u_asf_36.reqfifo.storage$wren[2][0][0]$y$77488, arst={ }, srst={ }
  226 cells in clk=\clk_main_i, en=$abc$158902$abc$105350$memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77654, arst={ }, srst={ }
  270 cells in clk=\clk_main_i, en=$abc$198984$abc$156113$abc$101765$memory\u_asf_38.reqfifo.storage$wren[3][0][0]$y$77592, arst={ }, srst={ }
  253 cells in clk=\clk_main_i, en=$abc$186262$abc$143139$abc$125598$memory\u_asf_36.reqfifo.storage$wren[0][0][0]$y$77472, arst={ }, srst={ }
  296 cells in clk=\clk_main_i, en=$abc$143504$abc$126957$memory\u_asf_34.reqfifo.storage$wren[1][0][0]$y$77382, arst={ }, srst={ }
  353 cells in clk=\clk_main_i, en=$abc$200990$abc$157672$abc$103896$memory\u_asf_36.reqfifo.storage$wren[3][0][0]$y$77494, arst={ }, srst={ }
  429 cells in clk=\clk_main_i, en=$abc$186652$abc$144200$abc$123181$memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77888, arst={ }, srst={ }

3.36.2. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$177747$abc$134696$abc$130719$auto$opt_dff.cc:194:make_patterns_logic$53492, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 5 outputs.

3.36.2.1. Executing ABC.

3.36.3. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$177760$abc$134709$abc$130702$auto$opt_dff.cc:194:make_patterns_logic$53489, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 4 outputs.

3.36.3.1. Executing ABC.

3.36.4. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$177773$abc$134734$abc$130528$auto$opt_dff.cc:194:make_patterns_logic$53482, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 3 outputs.

3.36.4.1. Executing ABC.

3.36.5. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$177787$abc$134748$abc$130411$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 204 gates and 402 wires to a netlist network with 198 inputs and 112 outputs.

3.36.5.1. Executing ABC.

3.36.6. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$177979$abc$134943$abc$130398$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 6 outputs.

3.36.6.1. Executing ABC.

3.36.7. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$177991$abc$134959$abc$130385$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 69 outputs.

3.36.7.1. Executing ABC.

3.36.8. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178066$abc$135046$abc$130354$auto$opt_dff.cc:194:make_patterns_logic$53475, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 4 outputs.

3.36.8.1. Executing ABC.

3.36.9. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178079$abc$135034$abc$130373$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.36.9.1. Executing ABC.

3.36.10. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178091$abc$135059$abc$130237$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 223 gates and 440 wires to a netlist network with 217 inputs and 111 outputs.

3.36.10.1. Executing ABC.

3.36.11. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178315$abc$135283$abc$130199$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 6 outputs.

3.36.11.1. Executing ABC.

3.36.12. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178327$abc$135295$abc$130180$auto$opt_dff.cc:194:make_patterns_logic$53468, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 5 outputs.

3.36.12.1. Executing ABC.

3.36.13. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178341$abc$135308$abc$130063$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 212 gates and 418 wires to a netlist network with 206 inputs and 112 outputs.

3.36.13.1. Executing ABC.

3.36.14. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178533$abc$135490$abc$130050$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 10 outputs.

3.36.14.1. Executing ABC.

3.36.15. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178550$abc$135507$abc$130037$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 69 outputs.

3.36.15.1. Executing ABC.

3.36.16. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178625$abc$135582$abc$130025$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.36.16.1. Executing ABC.

3.36.17. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178637$abc$135594$abc$130006$auto$opt_dff.cc:194:make_patterns_logic$53461, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 4 outputs.

3.36.17.1. Executing ABC.

3.36.18. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178650$abc$135607$abc$129889$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 138 gates and 270 wires to a netlist network with 132 inputs and 112 outputs.

3.36.18.1. Executing ABC.

3.36.19. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178831$abc$135831$abc$129876$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 9 outputs.

3.36.19.1. Executing ABC.

3.36.20. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178847$abc$135849$abc$129863$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 69 outputs.

3.36.20.1. Executing ABC.

3.36.21. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178922$abc$135924$abc$129851$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.36.21.1. Executing ABC.

3.36.22. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178934$abc$135936$abc$129832$auto$opt_dff.cc:194:make_patterns_logic$53454, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 5 outputs.

3.36.22.1. Executing ABC.

3.36.23. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$178948$abc$135950$abc$129715$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 222 gates and 438 wires to a netlist network with 216 inputs and 112 outputs.

3.36.23.1. Executing ABC.

3.36.24. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179172$abc$136174$abc$129702$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 10 outputs.

3.36.24.1. Executing ABC.

3.36.25. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179189$abc$136192$abc$129689$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.36.25.1. Executing ABC.

3.36.26. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179264$abc$136267$abc$129677$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.36.26.1. Executing ABC.

3.36.27. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179276$abc$136279$abc$129653$auto$opt_dff.cc:194:make_patterns_logic$53447, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 3 outputs.

3.36.27.1. Executing ABC.

3.36.28. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179290$abc$136293$abc$129536$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 213 gates and 420 wires to a netlist network with 207 inputs and 112 outputs.

3.36.28.1. Executing ABC.

3.36.29. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179472$abc$136475$abc$129523$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 6 outputs.

3.36.29.1. Executing ABC.

3.36.30. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179484$abc$136494$abc$129510$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 69 outputs.

3.36.30.1. Executing ABC.

3.36.31. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179559$abc$136569$abc$129498$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.36.31.1. Executing ABC.

3.36.32. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179571$abc$136581$abc$129480$auto$opt_dff.cc:194:make_patterns_logic$53440, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.36.32.1. Executing ABC.

3.36.33. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179584$abc$136594$abc$129363$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 190 gates and 374 wires to a netlist network with 184 inputs and 112 outputs.

3.36.33.1. Executing ABC.

3.36.34. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179766$abc$136776$abc$129350$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.36.34.1. Executing ABC.

3.36.35. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179781$abc$136791$abc$129337$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 69 outputs.

3.36.35.1. Executing ABC.

3.36.36. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179856$abc$136866$abc$129325$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.36.36.1. Executing ABC.

3.36.37. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179868$abc$136878$abc$129309$auto$opt_dff.cc:194:make_patterns_logic$53433, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 4 outputs.

3.36.37.1. Executing ABC.

3.36.38. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$179880$abc$136890$abc$129192$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 139 gates and 272 wires to a netlist network with 133 inputs and 112 outputs.

3.36.38.1. Executing ABC.

3.36.39. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180062$abc$137114$abc$129179$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.36.39.1. Executing ABC.

3.36.40. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180077$abc$137130$abc$129166$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.36.40.1. Executing ABC.

3.36.41. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180152$abc$137205$abc$129154$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.36.41.1. Executing ABC.

3.36.42. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180164$abc$137217$abc$129139$auto$opt_dff.cc:194:make_patterns_logic$53426, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 4 outputs.

3.36.42.1. Executing ABC.

3.36.43. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180176$abc$137229$abc$129022$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 180 gates and 354 wires to a netlist network with 174 inputs and 112 outputs.

3.36.43.1. Executing ABC.

3.36.44. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180400$abc$137411$abc$129009$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.36.44.1. Executing ABC.

3.36.45. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180416$abc$137426$abc$128996$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.36.45.1. Executing ABC.

3.36.46. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180491$abc$137501$abc$128984$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.36.46.1. Executing ABC.

3.36.47. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180503$abc$137513$abc$128969$auto$opt_dff.cc:194:make_patterns_logic$53419, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 3 outputs.

3.36.47.1. Executing ABC.

3.36.48. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180515$abc$137525$abc$128852$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 212 gates and 418 wires to a netlist network with 206 inputs and 112 outputs.

3.36.48.1. Executing ABC.

3.36.49. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180697$abc$137707$abc$128839$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 6 outputs.

3.36.49.1. Executing ABC.

3.36.50. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180709$abc$137724$abc$128826$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.36.50.1. Executing ABC.

3.36.51. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180784$abc$137799$abc$128814$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.36.51.1. Executing ABC.

3.36.52. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180796$abc$137811$abc$128796$auto$opt_dff.cc:194:make_patterns_logic$53412, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 2 outputs.

3.36.52.1. Executing ABC.

3.36.53. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180810$abc$137825$abc$128679$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 192 gates and 378 wires to a netlist network with 186 inputs and 112 outputs.

3.36.53.1. Executing ABC.

3.36.54. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180992$abc$138007$abc$128666$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 6 outputs.

3.36.54.1. Executing ABC.

3.36.55. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$181004$abc$138022$abc$128653$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.36.55.1. Executing ABC.

3.36.56. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$181079$abc$138097$abc$128641$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.36.56.1. Executing ABC.

3.36.57. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$181091$abc$138109$abc$128626$auto$opt_dff.cc:194:make_patterns_logic$53405, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 7 outputs.

3.36.57.1. Executing ABC.

3.36.58. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$181106$abc$138124$abc$128611$auto$opt_dff.cc:194:make_patterns_logic$53402, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 4 outputs.

3.36.58.1. Executing ABC.

3.36.59. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$181118$abc$138137$abc$128494$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 138 gates and 270 wires to a netlist network with 132 inputs and 112 outputs.

3.36.59.1. Executing ABC.

3.36.60. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$181299$abc$138361$abc$128481$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.36.60.1. Executing ABC.

3.36.61. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$181315$abc$138378$abc$128467$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 68 outputs.

3.36.61.1. Executing ABC.

3.36.62. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$181493$abc$147696$auto$rtlil.cc:2547:NotGate$77337, asynchronously reset by !\rst_main_ni
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 5 outputs.

3.36.62.1. Executing ABC.

3.36.63. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$181512$abc$139275$abc$127549$u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 5 outputs.

3.36.63.1. Executing ABC.

3.36.64. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$181523$abc$138579$abc$127561$u_s1n_54.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 687 gates and 1440 wires to a netlist network with 753 inputs and 560 outputs.

3.36.64.1. Executing ABC.

3.36.65. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$182217$abc$134722$abc$130547$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 6 outputs.

3.36.65.1. Executing ABC.

3.36.66. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$182229$abc$139286$abc$127474$u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 73 gates and 141 wires to a netlist network with 68 inputs and 68 outputs.

3.36.66.1. Executing ABC.

3.36.67. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$182344$abc$139363$abc$131632$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 6 outputs.

3.36.67.1. Executing ABC.

3.36.68. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$182356$abc$139375$abc$131615$auto$opt_dff.cc:194:make_patterns_logic$53508, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 9 outputs.

3.36.68.1. Executing ABC.

3.36.69. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$182372$abc$139392$abc$131597$auto$opt_dff.cc:194:make_patterns_logic$53505, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 3 outputs.

3.36.69.1. Executing ABC.

3.36.70. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$182385$abc$139405$abc$131480$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 213 gates and 420 wires to a netlist network with 207 inputs and 112 outputs.

3.36.70.1. Executing ABC.

3.36.71. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$182577$abc$139600$abc$131467$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 7 outputs.

3.36.71.1. Executing ABC.

3.36.72. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$182589$abc$139615$abc$131454$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 69 outputs.

3.36.72.1. Executing ABC.

3.36.73. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$182664$abc$139690$abc$131376$u_asf_34.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 143 gates and 341 wires to a netlist network with 198 inputs and 67 outputs.

3.36.73.1. Executing ABC.

3.36.74. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$182842$abc$139894$abc$131360$u_asf_34.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 10 outputs.

3.36.74.1. Executing ABC.

3.36.75. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$182861$abc$139913$abc$131241$u_asf_34.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_fixed_ni
Extracted 323 gates and 744 wires to a netlist network with 421 inputs and 110 outputs.

3.36.75.1. Executing ABC.

3.36.76. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$183186$abc$140242$abc$131229$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.36.76.1. Executing ABC.

3.36.77. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$183198$abc$140254$abc$131151$u_asf_36.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 203 gates and 461 wires to a netlist network with 258 inputs and 66 outputs.

3.36.77.1. Executing ABC.

3.36.78. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$183402$abc$140459$abc$131135$u_asf_36.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 17 wires to a netlist network with 2 inputs and 8 outputs.

3.36.78.1. Executing ABC.

3.36.79. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$183421$abc$140478$abc$131016$u_asf_36.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 301 gates and 700 wires to a netlist network with 399 inputs and 110 outputs.

3.36.79.1. Executing ABC.

3.36.80. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$183749$abc$140740$abc$130983$auto$opt_dff.cc:194:make_patterns_logic$53498, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 6 outputs.

3.36.80.1. Executing ABC.

3.36.81. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$183762$abc$140752$abc$130889$u_asf_38.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 20 gates and 27 wires to a netlist network with 7 inputs and 11 outputs.

3.36.81.1. Executing ABC.

3.36.82. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$183783$abc$140773$abc$130770$u_asf_38.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 216 gates and 530 wires to a netlist network with 314 inputs and 110 outputs.

3.36.82.1. Executing ABC.

3.36.83. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$184130$abc$141078$abc$130738$auto$opt_dff.cc:194:make_patterns_logic$53495, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 2 outputs.

3.36.83.1. Executing ABC.

3.36.84. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$184143$abc$141090$abc$130585$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 187 gates and 368 wires to a netlist network with 181 inputs and 112 outputs.

3.36.84.1. Executing ABC.

3.36.85. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$184115$abc$141063$abc$130755$u_asf_36.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 14 gates and 15 wires to a netlist network with 1 inputs and 7 outputs.

3.36.85.1. Executing ABC.

3.36.86. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$184338$abc$141314$abc$130572$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 8 outputs.

3.36.86.1. Executing ABC.

3.36.87. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$184354$abc$141331$abc$130559$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 72 gates and 204 wires to a netlist network with 132 inputs and 69 outputs.

3.36.87.1. Executing ABC.

3.36.88. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$184429$abc$141406$abc$125404$memory\u_asf_34.rspfifo.storage$wren[2][0][0]$y$77439
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.36.88.1. Executing ABC.

3.36.89. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$224364$abc$182344$abc$139363$abc$126763$memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77755
Extracted 160 gates and 290 wires to a netlist network with 130 inputs and 64 outputs.

3.36.89.1. Executing ABC.

3.36.90. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$184816$abc$141793$abc$126440$memory\u_asf_34.reqfifo.storage$wren[2][0][0]$y$77390
Extracted 213 gates and 427 wires to a netlist network with 214 inputs and 108 outputs.

3.36.90.1. Executing ABC.

3.36.91. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$185195$abc$142117$abc$125081$memory\u_asf_36.reqfifo.storage$wren[1][0][0]$y$77480
Extracted 223 gates and 448 wires to a netlist network with 225 inputs and 114 outputs.

3.36.91.1. Executing ABC.

3.36.92. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$185657$abc$142612$abc$126116$memory\u_asf_34.reqfifo.storage$wren[0][0][0]$y$77374
Extracted 233 gates and 453 wires to a netlist network with 220 inputs and 124 outputs.

3.36.92.1. Executing ABC.

3.36.93. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$186229$abc$134661$auto$opt_dff.cc:194:make_patterns_logic$53528, asynchronously reset by !\rst_main_ni
Extracted 30 gates and 46 wires to a netlist network with 16 inputs and 10 outputs.

3.36.93.1. Executing ABC.

3.36.94. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$186652$abc$144200$abc$130224$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 9 outputs.

3.36.94.1. Executing ABC.

3.36.95. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$186669$abc$140725$abc$131001$u_asf_34.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_fixed_ni
Extracted 14 gates and 15 wires to a netlist network with 1 inputs and 7 outputs.

3.36.95.1. Executing ABC.

3.36.96. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$186684$abc$144217$abc$131644$u_s1n_31.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 598 gates and 784 wires to a netlist network with 186 inputs and 368 outputs.

3.36.96.1. Executing ABC.

3.36.97. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$186035$abc$142945$abc$125922$memory\u_asf_34.rspfifo.storage$wren[3][0][0]$y$77445
Extracted 125 gates and 252 wires to a netlist network with 127 inputs and 65 outputs.

3.36.97.1. Executing ABC.

3.36.98. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$187280$abc$144813$abc$128316$auto$opt_dff.cc:219:make_patterns_logic$53543, asynchronously reset by !\rst_main_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.36.98.1. Executing ABC.

3.36.99. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$187308$abc$144003$abc$127280$memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77673
Extracted 192 gates and 355 wires to a netlist network with 163 inputs and 65 outputs.

3.36.99.1. Executing ABC.

3.36.100. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$187502$abc$144841$abc$130905$u_asf_38.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 204 gates and 462 wires to a netlist network with 258 inputs and 67 outputs.

3.36.100.1. Executing ABC.

3.36.101. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$187706$abc$145045$abc$130211$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 72 gates and 204 wires to a netlist network with 132 inputs and 69 outputs.

3.36.101.1. Executing ABC.

3.36.102. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$187782$abc$145120$abc$132685$auto$opt_dff.cc:194:make_patterns_logic$53549, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 4 outputs.

3.36.102.1. Executing ABC.

3.36.103. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$187788$abc$145126$abc$132691$auto$opt_dff.cc:219:make_patterns_logic$53555, asynchronously reset by !\rst_main_ni
Extracted 1661 gates and 3080 wires to a netlist network with 1419 inputs and 389 outputs.

3.36.103.1. Executing ABC.

3.36.104. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$189399$abc$146636$abc$134262$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.36.104.1. Executing ABC.

3.36.105. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$189411$abc$146648$abc$134273$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 8 outputs.

3.36.105.1. Executing ABC.

3.36.106. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$189429$abc$146668$abc$134291$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 8 outputs.

3.36.106.1. Executing ABC.

3.36.107. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$189445$abc$146682$abc$134305$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 178 gates and 352 wires to a netlist network with 174 inputs and 112 outputs.

3.36.107.1. Executing ABC.

3.36.108. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$189668$abc$146863$abc$134422$auto$opt_dff.cc:194:make_patterns_logic$53515, asynchronously reset by !\rst_main_ni
Extracted 20 gates and 33 wires to a netlist network with 13 inputs and 6 outputs.

3.36.108.1. Executing ABC.

3.36.109. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$189689$abc$146897$abc$134456$auto$opt_dff.cc:194:make_patterns_logic$53518, asynchronously reset by !\rst_main_ni
Extracted 31 gates and 45 wires to a netlist network with 14 inputs and 9 outputs.

3.36.109.1. Executing ABC.

3.36.110. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$189723$abc$146930$abc$134489$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 6 outputs.

3.36.110.1. Executing ABC.

3.36.111. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$189735$abc$146942$abc$134501$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 72 gates and 204 wires to a netlist network with 132 inputs and 69 outputs.

3.36.111.1. Executing ABC.

3.36.112. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$189810$abc$147017$abc$134514$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 16 wires to a netlist network with 5 inputs and 7 outputs.

3.36.112.1. Executing ABC.

3.36.113. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$189823$abc$147035$abc$134527$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 179 gates and 354 wires to a netlist network with 175 inputs and 112 outputs.

3.36.113.1. Executing ABC.

3.36.114. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$190004$abc$147216$abc$134644$auto$opt_dff.cc:194:make_patterns_logic$53525, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 2 outputs.

3.36.114.1. Executing ABC.

3.36.115. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$190018$abc$147229$abc$128344$auto$simplemap.cc:251:simplemap_eqne$62771[1], asynchronously reset by !\rst_main_ni
Extracted 50 gates and 80 wires to a netlist network with 30 inputs and 26 outputs.

3.36.115.1. Executing ABC.

3.36.116. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$190072$abc$147292$u_s1n_26.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 128 gates and 192 wires to a netlist network with 64 inputs and 52 outputs.

3.36.116.1. Executing ABC.

3.36.117. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$190199$abc$147426$u_asf_38.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 14 gates and 15 wires to a netlist network with 1 inputs and 7 outputs.

3.36.117.1. Executing ABC.

3.36.118. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$190214$abc$147441$auto$opt_dff.cc:194:make_patterns_logic$53561, asynchronously reset by !\rst_main_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.36.118.1. Executing ABC.

3.36.119. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$190220$abc$147447$auto$opt_dff.cc:219:make_patterns_logic$53567, asynchronously reset by !\rst_main_ni
Extracted 212 gates and 418 wires to a netlist network with 206 inputs and 103 outputs.

3.36.119.1. Executing ABC.

3.36.120. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$181390$abc$138453$abc$128364$u_s1n_54.accept_t_rsp, asynchronously reset by !\rst_main_ni
Extracted 99 gates and 172 wires to a netlist network with 73 inputs and 9 outputs.

3.36.120.1. Executing ABC.

3.36.121. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$190433$abc$147656$auto$simplemap.cc:251:simplemap_eqne$64050[1], asynchronously reset by !\rst_main_ni
Extracted 29 gates and 57 wires to a netlist network with 28 inputs and 14 outputs.

3.36.121.1. Executing ABC.

3.36.122. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 6 outputs.

3.36.122.1. Executing ABC.

3.36.123. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$224277$abc$182217$abc$134722$abc$91014$memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77831
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.36.123.1. Executing ABC.

3.36.124. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$177105$abc$122534$memory\u_asf_38.reqfifo.storage$wren[0][0][0]$y$77570
Extracted 279 gates and 560 wires to a netlist network with 281 inputs and 108 outputs.

3.36.124.1. Executing ABC.

3.36.125. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$190678$abc$147904$abc$91242$memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77844
Extracted 254 gates and 494 wires to a netlist network with 240 inputs and 132 outputs.

3.36.125.1. Executing ABC.

3.36.126. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$191016$abc$148959$abc$92208$memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77863
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.36.126.1. Executing ABC.

3.36.127. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$191210$abc$148315$abc$91885$memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77850
Extracted 613 gates and 908 wires to a netlist network with 295 inputs and 433 outputs.

3.36.127.1. Executing ABC.

3.36.128. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$220321$abc$178079$abc$135034$abc$92436$memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77869
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.36.128.1. Executing ABC.

3.36.129. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$192154$abc$149348$abc$92630$memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77768
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 108 outputs.

3.36.129.1. Executing ABC.

3.36.130. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$192489$abc$150211$abc$93596$memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77787
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.36.130.1. Executing ABC.

3.36.131. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$224615$abc$192683$abc$149759$abc$93273$memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77774
Extracted 436 gates and 659 wires to a netlist network with 223 inputs and 326 outputs.

3.36.131.1. Executing ABC.

3.36.132. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$225192$abc$183186$abc$140242$abc$93824$memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77793
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.36.132.1. Executing ABC.

3.36.133. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$193408$abc$150600$abc$94018$memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77806
Extracted 329 gates and 575 wires to a netlist network with 246 inputs and 196 outputs.

3.36.133.1. Executing ABC.

3.36.134. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$194269$abc$151783$abc$95627$memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77939
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.36.134.1. Executing ABC.

3.36.135. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$193818$abc$141314$abc$94661$memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77812
Extracted 422 gates and 671 wires to a netlist network with 249 inputs and 285 outputs.

3.36.135.1. Executing ABC.

3.36.136. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$194463$abc$151460$abc$94984$memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77920
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 108 outputs.

3.36.136.1. Executing ABC.

3.36.137. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$221147$abc$178922$abc$135924$abc$95855$memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77983
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.36.137.1. Executing ABC.

3.36.138. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$195013$abc$152170$abc$96083$memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77692
Extracted 262 gates and 521 wires to a netlist network with 259 inputs and 114 outputs.

3.36.138.1. Executing ABC.

3.36.139. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$195879$abc$153033$abc$97049$memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77711
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.36.139.1. Executing ABC.

3.36.140. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$195367$abc$152581$abc$96726$memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77698
Extracted 436 gates and 667 wires to a netlist network with 231 inputs and 324 outputs.

3.36.140.1. Executing ABC.

3.36.141. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$231046$abc$189723$abc$146930$abc$97277$memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77717
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.36.141.1. Executing ABC.

3.36.142. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$196268$abc$153422$abc$97471$memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77730
Extracted 267 gates and 532 wires to a netlist network with 265 inputs and 114 outputs.

3.36.142.1. Executing ABC.

3.36.143. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$196593$abc$153745$abc$98325$memory\u_asf_38.rspfifo.storage$wren[3][0][0]$y$77641
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.36.143.1. Executing ABC.

3.36.144. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$196787$abc$153939$abc$98519$memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77660
Extracted 119 gates and 240 wires to a netlist network with 121 inputs and 113 outputs.

3.36.144.1. Executing ABC.

3.36.145. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$197125$abc$154277$abc$98991$memory\u_asf_38.rspfifo.storage$wren[2][0][0]$y$77635
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.36.145.1. Executing ABC.

3.36.146. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$222120$abc$179856$abc$136866$abc$99828$memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78097
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.36.146.1. Executing ABC.

3.36.147. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$197319$abc$154471$abc$99185$memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78072
Extracted 263 gates and 506 wires to a netlist network with 243 inputs and 131 outputs.

3.36.147.1. Executing ABC.

3.36.148. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$197872$abc$154987$abc$100056$memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78129
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.36.148.1. Executing ABC.

3.36.149. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$180400$abc$155181$abc$100284$memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78154
Extracted 262 gates and 520 wires to a netlist network with 258 inputs and 114 outputs.

3.36.149.1. Executing ABC.

3.36.150. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$198458$abc$155507$abc$100927$memory\u_asf_38.rspfifo.storage$wren[0][0][0]$y$77619
Extracted 66 gates and 133 wires to a netlist network with 67 inputs and 65 outputs.

3.36.150.1. Executing ABC.

3.36.151. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$198653$abc$155702$abc$101122$memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78224
Extracted 261 gates and 506 wires to a netlist network with 245 inputs and 129 outputs.

3.36.151.1. Executing ABC.

3.36.152. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$229019$abc$199310$abc$146580$abc$134214$auto$simplemap.cc:251:simplemap_eqne$63672[1], asynchronously reset by !\rst_main_ni
Extracted 26 gates and 51 wires to a netlist network with 25 inputs and 11 outputs.

3.36.152.1. Executing ABC.

3.36.153. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$199362$abc$156436$abc$102408$memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78243
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.36.153.1. Executing ABC.

3.36.154. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$230767$abc$189399$abc$146636$abc$102636$memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78287
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.36.154.1. Executing ABC.

3.36.155. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$199749$abc$156823$abc$102864$memory\u_asf_34.reqfifo.storage$wren[3][0][0]$y$77396
Extracted 340 gates and 560 wires to a netlist network with 220 inputs and 232 outputs.

3.36.155.1. Executing ABC.

3.36.156. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$200210$abc$157281$abc$103507$memory\u_asf_34.rspfifo.storage$wren[0][0][0]$y$77423
Extracted 66 gates and 133 wires to a netlist network with 67 inputs and 65 outputs.

3.36.156.1. Executing ABC.

3.36.157. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$200405$abc$157476$abc$103702$memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77825
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.36.157.1. Executing ABC.

3.36.158. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$200601$abc$158123$abc$104539$memory\u_asf_36.rspfifo.storage$wren[0][0][0]$y$77521
Extracted 66 gates and 133 wires to a netlist network with 67 inputs and 65 outputs.

3.36.158.1. Executing ABC.

3.36.159. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$200796$abc$158318$abc$104734$memory\u_asf_36.rspfifo.storage$wren[1][0][0]$y$77529
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.36.159.1. Executing ABC.

3.36.160. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$201447$abc$158512$abc$104928$memory\u_asf_36.rspfifo.storage$wren[2][0][0]$y$77537
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.36.160.1. Executing ABC.

3.36.161. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$201641$abc$158706$abc$105122$memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77749
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.36.161.1. Executing ABC.

3.36.162. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$231747$abc$181390$abc$138453$abc$105688$memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77679
Extracted 5458 gates and 7256 wires to a netlist network with 1798 inputs and 1403 outputs.

3.36.162.1. Executing ABC.

3.36.163. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$189429$abc$165226$abc$111461$memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77736
Extracted 977 gates and 1477 wires to a netlist network with 500 inputs and 491 outputs.

3.36.163.1. Executing ABC.

3.36.164. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$208498$abc$166317$abc$111784$memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78281
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.36.164.1. Executing ABC.

3.36.165. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$208694$abc$138361$abc$111978$memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78268
Extracted 345 gates and 604 wires to a netlist network with 259 inputs and 196 outputs.

3.36.165.1. Executing ABC.

3.36.166. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$209105$abc$166838$abc$112621$memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78262
Extracted 386 gates and 649 wires to a netlist network with 263 inputs and 236 outputs.

3.36.166.1. Executing ABC.

3.36.167. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$223292$abc$181079$abc$138097$abc$112944$memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78249
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.36.167.1. Executing ABC.

3.36.168. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$222992$abc$180784$abc$137799$abc$113461$memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78211
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.36.168.1. Executing ABC.

3.36.169. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$209944$abc$167569$abc$113138$memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78230
Extracted 429 gates and 666 wires to a netlist network with 237 inputs and 311 outputs.

3.36.169.1. Executing ABC.

3.36.170. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$210507$abc$168214$abc$113689$memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78205
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.36.170.1. Executing ABC.

3.36.171. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$210703$abc$137707$abc$113883$memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78192
Extracted 244 gates and 475 wires to a netlist network with 231 inputs and 125 outputs.

3.36.171.1. Executing ABC.

3.36.172. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$222671$abc$180491$abc$137501$abc$114849$memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78173
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.36.172.1. Executing ABC.

3.36.173. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$211231$abc$168820$abc$114526$memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78186
Extracted 422 gates and 649 wires to a netlist network with 227 inputs and 313 outputs.

3.36.173.1. Executing ABC.

3.36.174. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$211763$abc$169465$abc$115077$memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78167
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.36.174.1. Executing ABC.

3.36.175. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$211959$abc$169661$abc$115271$memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78148
Extracted 427 gates and 649 wires to a netlist network with 222 inputs and 318 outputs.

3.36.175.1. Executing ABC.

3.36.176. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$222375$abc$180152$abc$137205$abc$115594$memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78135
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.36.176.1. Executing ABC.

3.36.177. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$212623$abc$137114$abc$115788$memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78116
Extracted 342 gates and 604 wires to a netlist network with 262 inputs and 192 outputs.

3.36.177.1. Executing ABC.

3.36.178. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$213028$abc$170717$abc$116754$memory\u_asf_38.rspfifo.storage$wren[1][0][0]$y$77627
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.36.178.1. Executing ABC.

3.36.179. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$213222$abc$170911$abc$116431$memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78110
Extracted 388 gates and 648 wires to a netlist network with 260 inputs and 239 outputs.

3.36.179.1. Executing ABC.

3.36.180. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$213682$abc$171447$abc$116948$memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78091
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.36.180.1. Executing ABC.

3.36.181. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$221812$abc$179559$abc$136569$abc$117465$memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78059
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.36.181.1. Executing ABC.

3.36.182. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$214071$abc$171643$abc$117142$memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78078
Extracted 421 gates and 649 wires to a netlist network with 228 inputs and 306 outputs.

3.36.182.1. Executing ABC.

3.36.183. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$214573$abc$172424$abc$117693$memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78053
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.36.183.1. Executing ABC.

3.36.184. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$221490$abc$179264$abc$136267$abc$118853$memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78021
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.36.184.1. Executing ABC.

3.36.185. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$215296$abc$173675$abc$119081$memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78015
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 65 outputs.

3.36.185.1. Executing ABC.

3.36.186. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$214769$abc$136475$abc$117887$memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78040
Extracted 228 gates and 457 wires to a netlist network with 229 inputs and 111 outputs.

3.36.186.1. Executing ABC.

3.36.187. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$215492$abc$173030$abc$118530$memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$78034
Extracted 439 gates and 670 wires to a netlist network with 231 inputs and 327 outputs.

3.36.187.1. Executing ABC.

3.36.188. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$216026$abc$173871$abc$119275$memory\u_asf_36.rspfifo.storage$wren[3][0][0]$y$77543
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.36.188.1. Executing ABC.

3.36.189. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$221397$abc$216220$abc$136174$abc$119469$memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$78002
Extracted 218 gates and 432 wires to a netlist network with 214 inputs and 111 outputs.

3.36.189.1. Executing ABC.

3.36.190. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$216613$abc$174390$abc$120112$memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77996
Extracted 428 gates and 649 wires to a netlist network with 221 inputs and 320 outputs.

3.36.190.1. Executing ABC.

3.36.191. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$217082$abc$174926$abc$120435$memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77977
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.36.191.1. Executing ABC.

3.36.192. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$217278$abc$135831$abc$120629$memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77964
Extracted 345 gates and 604 wires to a netlist network with 259 inputs and 196 outputs.

3.36.192.1. Executing ABC.

3.36.193. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$217689$abc$175447$abc$121272$memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77958
Extracted 386 gates and 649 wires to a netlist network with 263 inputs and 236 outputs.

3.36.193.1. Executing ABC.

3.36.194. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$220890$abc$178625$abc$135582$abc$121595$memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77945
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.36.194.1. Executing ABC.

3.36.195. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$220557$abc$178315$abc$135283$abc$122112$memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77907
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.36.195.1. Executing ABC.

3.36.196. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$220797$abc$218528$abc$176178$abc$121789$memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$77926
Extracted 430 gates and 645 wires to a netlist network with 215 inputs and 322 outputs.

3.36.196.1. Executing ABC.

3.36.197. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$219034$abc$176909$abc$122340$memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77901
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.36.197.1. Executing ABC.

3.36.198. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$219230$abc$122858$memory\u_asf_38.reqfifo.storage$wren[1][0][0]$y$77578
Extracted 214 gates and 429 wires to a netlist network with 215 inputs and 108 outputs.

3.36.198.1. Executing ABC.

3.36.199. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$123918$memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$77882
Extracted 215 gates and 431 wires to a netlist network with 216 inputs and 109 outputs.

3.36.199.1. Executing ABC.

3.36.200. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$124241$memory\u_asf_38.reqfifo.storage$wren[2][0][0]$y$77586
Extracted 429 gates and 649 wires to a netlist network with 220 inputs and 323 outputs.

3.36.200.1. Executing ABC.

3.36.201. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$124564$memory\u_asf_34.rspfifo.storage$wren[1][0][0]$y$77431
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.36.201.1. Executing ABC.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.38. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~82 debug messages>

yosys> opt_merge -nomux

3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~10188 debug messages>
Removed a total of 3396 cells.

yosys> opt_muxtree

3.38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 3 unused cells and 244340 unused wires.
<suppressed ~766 debug messages>

yosys> opt_expr

3.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.38.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.38.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_u7S1lB/abc_tmp_1.scr

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Extracted 23639 gates and 32895 wires to a netlist network with 9256 inputs and 5785 outputs.

3.39.1.1. Executing ABC.
DE:   #PIs = 9256  #Luts =  9125  Max Lvl =  28  Avg Lvl =   7.10  [   1.16 sec. at Pass 0]
DE:   #PIs = 9256  #Luts =  9081  Max Lvl =  23  Avg Lvl =   5.87  [  64.57 sec. at Pass 1]
DE:   #PIs = 9256  #Luts =  9008  Max Lvl =  26  Avg Lvl =   6.25  [  11.22 sec. at Pass 2]
DE:   #PIs = 9256  #Luts =  9008  Max Lvl =  26  Avg Lvl =   6.25  [  22.45 sec. at Pass 3]
DE:   #PIs = 9256  #Luts =  9008  Max Lvl =  26  Avg Lvl =   6.25  [  14.53 sec. at Pass 4]
DE:   #PIs = 9256  #Luts =  9003  Max Lvl =  25  Avg Lvl =   6.22  [  25.79 sec. at Pass 5]
DE:   #PIs = 9256  #Luts =  9003  Max Lvl =  25  Avg Lvl =   6.22  [  19.03 sec. at Pass 6]
DE:   #PIs = 9256  #Luts =  8986  Max Lvl =  25  Avg Lvl =   6.62  [  27.30 sec. at Pass 7]
DE:   #PIs = 9256  #Luts =  8986  Max Lvl =  25  Avg Lvl =   6.62  [  15.52 sec. at Pass 8]
DE:   #PIs = 9256  #Luts =  8981  Max Lvl =  24  Avg Lvl =   6.23  [  29.11 sec. at Pass 9]
DE:   #PIs = 9256  #Luts =  8963  Max Lvl =  25  Avg Lvl =   6.23  [   6.83 sec. at Pass 10]

yosys> opt

3.40. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

yosys> opt_merge -nomux

3.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~162 debug messages>
Removed a total of 54 cells.

yosys> opt_muxtree

3.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $abc$236775$auto$blifparse.cc:362:parse_blif$236847 ($_DFFE_PP_) from module xbar_main.
Setting constant 0-bit at position 0 on $abc$237299$auto$blifparse.cc:362:parse_blif$237300 ($_DFFE_PP_) from module xbar_main.

yosys> opt_clean

3.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 30797 unused wires.
<suppressed ~265 debug messages>

yosys> opt_expr

3.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.40.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.40.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.40.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.40.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.41. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 83 inverters.

yosys> stat

3.42. Printing statistics.

=== xbar_main ===

   Number of wires:              31560
   Number of wire bits:         200971
   Number of public wires:       20812
   Number of public wire bits:  190177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16949
     $_DFFE_PN0N_                    2
     $_DFFE_PN0P_                  192
     $_DFFE_PN1P_                   83
     $_DFFE_PP_                   7838
     $_DFF_PN0_                      3
     $lut                         8831


yosys> shregmap -minlen 8 -maxlen 20

3.43. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.44. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.45. Printing statistics.

=== xbar_main ===

   Number of wires:              31560
   Number of wire bits:         200971
   Number of public wires:       20812
   Number of public wire bits:  190177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16949
     $_DFFE_PN0N_                    2
     $_DFFE_PN0P_                  192
     $_DFFE_PN1P_                   83
     $_DFFE_PP0P_                 7838
     $_DFF_PN0_                      3
     $lut                         8831


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.46. Executing TECHMAP pass (map to technology primitives).

3.46.1. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.46.2. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.46.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~24925 debug messages>

yosys> opt_expr -mux_undef

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~193092 debug messages>

yosys> simplemap

3.48. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~53784 debug messages>
Removed a total of 17928 cells.

yosys> opt_dff -nodffe -nosdff

3.51. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 70793 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.53. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.53.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~5771 debug messages>

yosys> opt_merge -nomux

3.53.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~285 debug messages>
Removed a total of 95 cells.

yosys> opt_muxtree

3.53.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.53.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 2437 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.53.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.53.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.53.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.53.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.53.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.53.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_u7S1lB/abc_tmp_2.scr

3.54. Executing ABC pass (technology mapping using ABC).

3.54.1. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Extracted 26193 gates and 35413 wires to a netlist network with 9218 inputs and 5654 outputs.

3.54.1.1. Executing ABC.
DE:   #PIs = 9218  #Luts =  8827  Max Lvl =  27  Avg Lvl =   6.38  [   1.69 sec. at Pass 0]
DE:   #PIs = 9218  #Luts =  8827  Max Lvl =  27  Avg Lvl =   6.38  [  77.36 sec. at Pass 1]
DE:   #PIs = 9218  #Luts =  8827  Max Lvl =  27  Avg Lvl =   6.38  [  16.43 sec. at Pass 2]
DE:   #PIs = 9218  #Luts =  8827  Max Lvl =  27  Avg Lvl =   6.38  [  20.35 sec. at Pass 3]
DE:   #PIs = 9218  #Luts =  8827  Max Lvl =  27  Avg Lvl =   6.38  [  14.27 sec. at Pass 4]
DE:   #PIs = 9218  #Luts =  8827  Max Lvl =  27  Avg Lvl =   6.38  [  21.84 sec. at Pass 5]
DE:   #PIs = 9218  #Luts =  8827  Max Lvl =  27  Avg Lvl =   6.38  [   4.31 sec. at Pass 6]

yosys> opt

3.55. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.55.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

yosys> opt_merge -nomux

3.55.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.55.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.55.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 32220 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.55.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.55.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.55.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.55.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.55.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.55.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.56. Executing HIERARCHY pass (managing design hierarchy).

3.56.1. Analyzing design hierarchy..
Top module:  \xbar_main

3.56.2. Analyzing design hierarchy..
Top module:  \xbar_main
Removed 0 unused modules.

yosys> stat

3.57. Printing statistics.

=== xbar_main ===

   Number of wires:              31474
   Number of wire bits:         200857
   Number of public wires:       20812
   Number of public wire bits:  190177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16945
     $lut                         8827
     dffsre                       8118


yosys> opt_clean -purge

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 19972 unused wires.
<suppressed ~19972 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.59. Executing Verilog backend.

yosys> bmuxmap

3.59.1. Executing BMUXMAP pass.

yosys> demuxmap

3.59.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\xbar_main'.

Warnings: 53 unique messages, 56 total
End of script. Logfile hash: bcfc9173bb, CPU: user 410.95s system 21.63s, MEM: 682.93 MB peak
Yosys 0.16+65 (git sha1 7987105a9, gcc 9.1.0 -fPIC -Os)
Time spent: 94% 6x abc (2911 sec), 1% 39x opt_clean (58 sec), ...
real 1014.88
user 2903.19
sys 190.78
