<strong>verilog-sig-tieoff</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
(verilog-sig-tieoff <u>SIG</u>)</br>
</br>
Return tieoff expression for given <u>SIG</u>, with appropriate width.</br>
Tieoff value uses `verilog-active-low-regexp' and</br>
`verilog-auto-reset-widths'.