
---------- Begin Simulation Statistics ----------
final_tick                               166388109000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 320069                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703232                       # Number of bytes of host memory used
host_op_rate                                   320697                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   312.43                       # Real time elapsed on the host
host_tick_rate                              532556142                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.166388                       # Number of seconds simulated
sim_ticks                                166388109000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694227                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095458                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101885                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727827                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477945                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.663881                       # CPI: cycles per instruction
system.cpu.discardedOps                        190864                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610519                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402750                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001546                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        33342174                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.601004                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166388109                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133045935                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        294180                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1527                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1054427                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          478                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2109878                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            478                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 166388109000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52322                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        66663                       # Transaction distribution
system.membus.trans_dist::CleanEvict            47458                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127737                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52322                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       474239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15790208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15790208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180059                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180059    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180059                       # Request fanout histogram
system.membus.respLayer1.occupancy          972192250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           560832000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 166388109000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            671745                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1057745                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          111035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           383707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          383706                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       670987                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3163568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3165329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    130929600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              130993792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          114599                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4266432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1170051                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001714                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041370                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1168045     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2006      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1170051                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4092532000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3164082996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2274000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 166388109000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   93                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               875296                       # number of demand (read+write) hits
system.l2.demand_hits::total                   875389                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  93                       # number of overall hits
system.l2.overall_hits::.cpu.data              875296                       # number of overall hits
system.l2.overall_hits::total                  875389                       # number of overall hits
system.l2.demand_misses::.cpu.inst                665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             179398                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180063                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               665                       # number of overall misses
system.l2.overall_misses::.cpu.data            179398                       # number of overall misses
system.l2.overall_misses::total                180063                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66345000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18388675000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18455020000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66345000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18388675000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18455020000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1054694                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1055452                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1054694                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1055452                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.877309                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.170095                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170603                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.877309                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.170095                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170603                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99766.917293                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102502.118195                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102492.016683                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99766.917293                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102502.118195                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102492.016683                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               66663                       # number of writebacks
system.l2.writebacks::total                     66663                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180059                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180059                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53045000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14800505000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14853550000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53045000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14800505000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14853550000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.877309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.170091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170599                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.877309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.170091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170599                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79766.917293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82502.787161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82492.682954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79766.917293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82502.787161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82492.682954                       # average overall mshr miss latency
system.l2.replacements                         114599                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       991082                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           991082                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       991082                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       991082                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          234                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              234                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          234                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          234                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            255970                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                255970                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127737                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13332366000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13332366000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        383707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            383707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.332902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.332902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104373.564433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104373.564433                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10777626000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10777626000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.332902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.332902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84373.564433                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84373.564433                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66345000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66345000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.877309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.877309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99766.917293                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99766.917293                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53045000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53045000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.877309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.877309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79766.917293                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79766.917293                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        619326                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            619326                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        51661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5056309000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5056309000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       670987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        670987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.076993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97874.779815                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97874.779815                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        51657                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51657                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4022879000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4022879000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.076987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77876.744681                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77876.744681                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 166388109000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63959.701067                       # Cycle average of tags in use
system.l2.tags.total_refs                     2108347                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180135                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.704261                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.667758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       105.477279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63824.556030                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975948                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          400                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65109                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4396837                       # Number of tag accesses
system.l2.tags.data_accesses                  4396837                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 166388109000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11481216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11523776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4266432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4266432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          179394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        66663                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              66663                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            255788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          69002623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              69258411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       255788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           255788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       25641448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25641448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       25641448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           255788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         69002623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             94899858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     66663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039559676750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3992                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3992                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              462944                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              62790                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180059                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      66663                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180059                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    66663                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4225                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2219814000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  900140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5595339000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12330.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31080.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   124316                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   45605                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180059                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                66663                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   45384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        76748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.696774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.070288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.972952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        51624     67.26%     67.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5003      6.52%     73.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5093      6.64%     80.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          935      1.22%     81.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8071     10.52%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          793      1.03%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          368      0.48%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          276      0.36%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4585      5.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        76748                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.095441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.583509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    111.974035                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3719     93.16%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          255      6.39%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.08%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.08%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           11      0.28%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3992                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.693637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.665076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2632     65.93%     65.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               50      1.25%     67.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1245     31.19%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      0.83%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.75%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3992                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11521792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4265024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11523776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4266432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        69.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     69.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  166339796000                       # Total gap between requests
system.mem_ctrls.avgGap                     674199.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11479232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4265024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 255787.509430737002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 68990699.329361334443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 25632985.587930444628                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       179394                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        66663                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18910500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5576428500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3926329757250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28436.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31084.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58898185.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            277089120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            147276360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           646676940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          175052700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13134242160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31144074390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37666445280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        83190856950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.980783                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  97600696250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5555940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63231472750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270891600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143982300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           638722980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172813320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13134242160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30734374350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38011455840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        83106482550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.473689                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  98499721500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5555940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62332447500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    166388109000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 166388109000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663236                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663236                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663236                       # number of overall hits
system.cpu.icache.overall_hits::total         9663236                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          758                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            758                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          758                       # number of overall misses
system.cpu.icache.overall_misses::total           758                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72129000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72129000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72129000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72129000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663994                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663994                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663994                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663994                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95156.992084                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95156.992084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95156.992084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95156.992084                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.icache.writebacks::total               245                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          758                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          758                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70613000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70613000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70613000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70613000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93156.992084                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93156.992084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93156.992084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93156.992084                       # average overall mshr miss latency
system.cpu.icache.replacements                    245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663236                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663236                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          758                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           758                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72129000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72129000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663994                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663994                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95156.992084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95156.992084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70613000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70613000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93156.992084                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93156.992084                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 166388109000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           421.843079                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663994                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12749.332454                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   421.843079                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.411956                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.411956                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9664752                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9664752                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 166388109000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 166388109000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 166388109000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50964824                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50964824                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50965228                       # number of overall hits
system.cpu.dcache.overall_hits::total        50965228                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1106029                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1106029                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1114028                       # number of overall misses
system.cpu.dcache.overall_misses::total       1114028                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  43647111998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43647111998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  43647111998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43647111998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52070853                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52070853                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079256                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021241                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021241                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021391                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021391                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39462.900157                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39462.900157                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39179.546652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39179.546652                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        71478                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1864                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.346567                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       991082                       # number of writebacks
system.cpu.dcache.writebacks::total            991082                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59329                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59329                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1046700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1046700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1054694                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1054694                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39825868999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39825868999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  40490362991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40490362991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020101                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020101                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020252                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020252                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38048.981560                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38048.981560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38390.626088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38390.626088                       # average overall mshr miss latency
system.cpu.dcache.replacements                1054181                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40453924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40453924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       666828                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        666828                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21243330999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21243330999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41120752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41120752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016216                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016216                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31857.287035                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31857.287035                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       663111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       663111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19747119999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19747119999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29779.509010                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29779.509010                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10510900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10510900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       439201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       439201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22403780999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22403780999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51010.314182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51010.314182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55612                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55612                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383589                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383589                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20078749000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20078749000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52344.433756                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52344.433756                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          404                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           404                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7999                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7999                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8403                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8403                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.951922                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.951922                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    664493992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    664493992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.951327                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.951327                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83124.092069                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83124.092069                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 166388109000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.551237                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019997                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1054693                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.322407                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.551237                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53134025                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53134025                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 166388109000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 166388109000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
