{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653194327625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653194327626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 00:38:47 2022 " "Processing started: Sun May 22 00:38:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653194327626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194327626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Natavio_May_22_2022_Data_Memory -c Natavio_May_22_2022_Data_Memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Natavio_May_22_2022_Data_Memory -c Natavio_May_22_2022_Data_Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194327626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653194328597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653194328597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "natavio_may_22_2022_data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file natavio_may_22_2022_data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Natavio_May_22_2022_Data_Memory-arch " "Found design unit 1: Natavio_May_22_2022_Data_Memory-arch" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343931 ""} { "Info" "ISGN_ENTITY_NAME" "1 Natavio_May_22_2022_Data_Memory " "Found entity 1: Natavio_May_22_2022_Data_Memory" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194343931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "natavio_may_22_2022_ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file natavio_may_22_2022_ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Natavio_May_22_2022_IR-arch " "Found design unit 1: Natavio_May_22_2022_IR-arch" {  } { { "Natavio_May_22_2022_IR.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_IR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343934 ""} { "Info" "ISGN_ENTITY_NAME" "1 Natavio_May_22_2022_IR " "Found entity 1: Natavio_May_22_2022_IR" {  } { { "Natavio_May_22_2022_IR.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194343934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "natavio_may_22_2022_instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file natavio_may_22_2022_instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Natavio_May_22_2022_Instruction_Memory-arch " "Found design unit 1: Natavio_May_22_2022_Instruction_Memory-arch" {  } { { "Natavio_May_22_2022_Instruction_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Instruction_Memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343937 ""} { "Info" "ISGN_ENTITY_NAME" "1 Natavio_May_22_2022_Instruction_Memory " "Found entity 1: Natavio_May_22_2022_Instruction_Memory" {  } { { "Natavio_May_22_2022_Instruction_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Instruction_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194343937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "natavio_may_22_2022_rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file natavio_may_22_2022_rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Natavio_May_22_2022_RF-arch " "Found design unit 1: Natavio_May_22_2022_RF-arch" {  } { { "Natavio_May_22_2022_RF.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_RF.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343939 ""} { "Info" "ISGN_ENTITY_NAME" "1 Natavio_May_22_2022_RF " "Found entity 1: Natavio_May_22_2022_RF" {  } { { "Natavio_May_22_2022_RF.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_RF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194343939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "natavio_may_22_2022_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file natavio_may_22_2022_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Natavio_May_22_2022_PC-arch " "Found design unit 1: Natavio_May_22_2022_PC-arch" {  } { { "Natavio_May_22_2022_PC.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_PC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343942 ""} { "Info" "ISGN_ENTITY_NAME" "1 Natavio_May_22_2022_PC " "Found entity 1: Natavio_May_22_2022_PC" {  } { { "Natavio_May_22_2022_PC.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194343942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "natavio_may_22_2022_5_bits_2_1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file natavio_may_22_2022_5_bits_2_1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Natavio_May_22_2022_5_bits_2_1_Mux-arch " "Found design unit 1: Natavio_May_22_2022_5_bits_2_1_Mux-arch" {  } { { "Natavio_May_22_2022_5_bits_2_1_Mux.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_5_bits_2_1_Mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343945 ""} { "Info" "ISGN_ENTITY_NAME" "1 Natavio_May_22_2022_5_bits_2_1_Mux " "Found entity 1: Natavio_May_22_2022_5_bits_2_1_Mux" {  } { { "Natavio_May_22_2022_5_bits_2_1_Mux.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_5_bits_2_1_Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194343945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "natavio_may_22_2022_32_bit_2_1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file natavio_may_22_2022_32_bit_2_1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Natavio_May_22_2022_32_bit_2_1_Mux-arch " "Found design unit 1: Natavio_May_22_2022_32_bit_2_1_Mux-arch" {  } { { "Natavio_May_22_2022_32_bit_2_1_Mux.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_32_bit_2_1_Mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343948 ""} { "Info" "ISGN_ENTITY_NAME" "1 Natavio_May_22_2022_32_bit_2_1_Mux " "Found entity 1: Natavio_May_22_2022_32_bit_2_1_Mux" {  } { { "Natavio_May_22_2022_32_bit_2_1_Mux.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_32_bit_2_1_Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194343948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "natavio_may_22_2022_sign_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file natavio_may_22_2022_sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Natavio_May_22_2022_Sign_Ext-arch " "Found design unit 1: Natavio_May_22_2022_Sign_Ext-arch" {  } { { "Natavio_May_22_2022_Sign_Ext.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Sign_Ext.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343952 ""} { "Info" "ISGN_ENTITY_NAME" "1 Natavio_May_22_2022_Sign_Ext " "Found entity 1: Natavio_May_22_2022_Sign_Ext" {  } { { "Natavio_May_22_2022_Sign_Ext.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Sign_Ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194343952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "natavio_may_22_2022_logical_bitwise_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file natavio_may_22_2022_logical_bitwise_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Natavio_May_22_2022_Logical_Bitwise_Op-arch " "Found design unit 1: Natavio_May_22_2022_Logical_Bitwise_Op-arch" {  } { { "Natavio_May_22_2022_Logical_Bitwise_Op.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Logical_Bitwise_Op.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Natavio_May_22_2022_Logical_Bitwise_Op " "Found entity 1: Natavio_May_22_2022_Logical_Bitwise_Op" {  } { { "Natavio_May_22_2022_Logical_Bitwise_Op.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Logical_Bitwise_Op.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194343955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "natavio_may_22_2022_addsub_zno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file natavio_may_22_2022_addsub_zno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Natavio_May_22_2022_addsub_ZNO-arch " "Found design unit 1: Natavio_May_22_2022_addsub_ZNO-arch" {  } { { "Natavio_May_22_2022_addsub_ZNO.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_addsub_ZNO.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343958 ""} { "Info" "ISGN_ENTITY_NAME" "1 Natavio_May_22_2022_addsub_ZNO " "Found entity 1: Natavio_May_22_2022_addsub_ZNO" {  } { { "Natavio_May_22_2022_addsub_ZNO.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_addsub_ZNO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194343958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "natavio_may_22_2022_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file natavio_may_22_2022_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Natavio_May_22_2022_ALU-arch " "Found design unit 1: Natavio_May_22_2022_ALU-arch" {  } { { "Natavio_May_22_2022_ALU.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343963 ""} { "Info" "ISGN_ENTITY_NAME" "1 Natavio_May_22_2022_ALU " "Found entity 1: Natavio_May_22_2022_ALU" {  } { { "Natavio_May_22_2022_ALU.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194343963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "natavio_may_22_2022_cpu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file natavio_may_22_2022_cpu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Natavio_May_22_2022_CPU_Controller-arch " "Found design unit 1: Natavio_May_22_2022_CPU_Controller-arch" {  } { { "Natavio_May_22_2022_CPU_Controller.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_CPU_Controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343966 ""} { "Info" "ISGN_ENTITY_NAME" "1 Natavio_May_22_2022_CPU_Controller " "Found entity 1: Natavio_May_22_2022_CPU_Controller" {  } { { "Natavio_May_22_2022_CPU_Controller.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_CPU_Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194343966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "natavio_may_22_2022_cpu_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file natavio_may_22_2022_cpu_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Natavio_May_22_2022_CPU_Components " "Found design unit 1: Natavio_May_22_2022_CPU_Components" {  } { { "Natavio_May_22_2022_CPU_Components.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_CPU_Components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194343969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "natavio_may_22_2022_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file natavio_may_22_2022_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Natavio_May_22_2022_CPU-arch " "Found design unit 1: Natavio_May_22_2022_CPU-arch" {  } { { "Natavio_May_22_2022_CPU.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_CPU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Natavio_May_22_2022_CPU " "Found entity 1: Natavio_May_22_2022_CPU" {  } { { "Natavio_May_22_2022_CPU.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_CPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653194343973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194343973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Natavio_May_22_2022_Data_Memory " "Elaborating entity \"Natavio_May_22_2022_Data_Memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653194344061 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Natavio_May_22_2022_mem_arr " "RAM logic \"Natavio_May_22_2022_mem_arr\" is uninferred due to asynchronous read logic" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "Natavio_May_22_2022_mem_arr" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653194344535 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653194344535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653194346581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653194347975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653194347975 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[6\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[6\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[7\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[7\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[8\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[8\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[9\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[9\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[10\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[10\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[11\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[11\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[12\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[12\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[13\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[13\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[14\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[14\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[15\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[15\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[16\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[16\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[17\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[17\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[18\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[18\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[19\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[19\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[20\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[20\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[21\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[21\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[22\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[22\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[23\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[23\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[24\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[24\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[25\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[25\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[26\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[26\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[27\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[27\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[28\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[28\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[29\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[29\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[30\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[30\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Natavio_May_22_2022_address\[31\] " "No output dependent on input pin \"Natavio_May_22_2022_address\[31\]\"" {  } { { "Natavio_May_22_2022_Data_Memory.vhd" "" { Text "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/Natavio_May_22_2022_Data_Memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653194348525 "|Natavio_May_22_2022_Data_Memory|Natavio_May_22_2022_address[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653194348525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2947 " "Implemented 2947 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653194348546 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653194348546 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2848 " "Implemented 2848 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653194348546 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653194348546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653194348600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 00:39:08 2022 " "Processing ended: Sun May 22 00:39:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653194348600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653194348600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653194348600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653194348600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653194351090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653194351092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 00:39:10 2022 " "Processing started: Sun May 22 00:39:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653194351092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653194351092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Natavio_May_22_2022_Data_Memory -c Natavio_May_22_2022_Data_Memory " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Natavio_May_22_2022_Data_Memory -c Natavio_May_22_2022_Data_Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653194351092 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653194351250 ""}
{ "Info" "0" "" "Project  = Natavio_May_22_2022_Data_Memory" {  } {  } 0 0 "Project  = Natavio_May_22_2022_Data_Memory" 0 0 "Fitter" 0 0 1653194351251 ""}
{ "Info" "0" "" "Revision = Natavio_May_22_2022_Data_Memory" {  } {  } 0 0 "Revision = Natavio_May_22_2022_Data_Memory" 0 0 "Fitter" 0 0 1653194351251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653194351538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653194351538 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Natavio_May_22_2022_Data_Memory 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Natavio_May_22_2022_Data_Memory\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653194351587 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1653194351707 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1653194351708 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653194352810 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653194352857 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653194353116 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "99 99 " "No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1653194353555 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1653194368456 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Natavio_May_22_2022_clk~inputCLKENA0 2048 global CLKCTRL_G10 " "Natavio_May_22_2022_clk~inputCLKENA0 with 2048 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1653194369489 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1653194369489 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653194369489 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653194369511 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653194369515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653194369528 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653194369535 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653194369535 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653194369538 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Natavio_May_22_2022_Data_Memory.sdc " "Synopsys Design Constraints File file not found: 'Natavio_May_22_2022_Data_Memory.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653194371030 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653194371030 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653194371080 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1653194371080 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653194371082 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653194371531 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653194371535 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653194371535 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653194371692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653194382065 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1653194382774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653194393528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653194405505 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653194409094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653194409095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653194412459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653194425256 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653194425256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653194427245 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1653194427245 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653194427245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653194427253 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.26 " "Total time spent on timing analysis during the Fitter is 1.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653194436579 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653194436660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653194439111 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653194439115 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653194442612 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653194453503 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/output_files/Natavio_May_22_2022_Data_Memory.fit.smsg " "Generated suppressed messages file C:/Users/Mark/Desktop/Labs/Final Lab/Natavio_Mark_May_22_2022_Single_Cycle_CPU_LITE/output_files/Natavio_May_22_2022_Data_Memory.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653194454565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6726 " "Peak virtual memory: 6726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653194456715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 00:40:56 2022 " "Processing ended: Sun May 22 00:40:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653194456715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653194456715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:51 " "Total CPU time (on all processors): 00:03:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653194456715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653194456715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653194458728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653194458728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 00:40:58 2022 " "Processing started: Sun May 22 00:40:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653194458728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653194458728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Natavio_May_22_2022_Data_Memory -c Natavio_May_22_2022_Data_Memory " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Natavio_May_22_2022_Data_Memory -c Natavio_May_22_2022_Data_Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653194458729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653194460931 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653194476024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653194476916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 00:41:16 2022 " "Processing ended: Sun May 22 00:41:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653194476916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653194476916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653194476916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653194476916 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653194477711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653194478950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653194478951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 00:41:18 2022 " "Processing started: Sun May 22 00:41:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653194478951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653194478951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Natavio_May_22_2022_Data_Memory -c Natavio_May_22_2022_Data_Memory " "Command: quartus_sta Natavio_May_22_2022_Data_Memory -c Natavio_May_22_2022_Data_Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653194478951 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653194479144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653194480768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653194480768 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1653194480830 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1653194480830 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Natavio_May_22_2022_Data_Memory.sdc " "Synopsys Design Constraints File file not found: 'Natavio_May_22_2022_Data_Memory.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653194482158 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653194482158 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Natavio_May_22_2022_clk Natavio_May_22_2022_clk " "create_clock -period 1.000 -name Natavio_May_22_2022_clk Natavio_May_22_2022_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653194482167 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653194482167 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653194482193 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1653194482193 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653194482195 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653194482215 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194482218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194482233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194482239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194482244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194482249 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653194482251 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653194482251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653194482255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653194482255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -2280.977 Natavio_May_22_2022_clk  " "   -0.724           -2280.977 Natavio_May_22_2022_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653194482255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653194482255 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653194482322 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653194482406 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653194487260 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1653194487670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194487673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194487680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194487686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194487691 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194487696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653194487698 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653194487698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653194487703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653194487703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -2278.394 Natavio_May_22_2022_clk  " "   -0.724           -2278.394 Natavio_May_22_2022_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653194487703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653194487703 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653194487770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653194488341 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653194491664 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1653194492098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194492105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194492111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194492117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194492123 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653194492125 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653194492125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653194492130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653194492130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091            -174.925 Natavio_May_22_2022_clk  " "   -0.091            -174.925 Natavio_May_22_2022_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653194492130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653194492130 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653194492208 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1653194492646 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194492654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194492657 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194492661 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653194492666 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653194492669 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653194492669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653194492672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653194492672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091            -175.679 Natavio_May_22_2022_clk  " "   -0.091            -175.679 Natavio_May_22_2022_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653194492672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653194492672 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653194495925 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653194496000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5240 " "Peak virtual memory: 5240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653194496179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 00:41:36 2022 " "Processing ended: Sun May 22 00:41:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653194496179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653194496179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653194496179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653194496179 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653194497184 ""}
