[*]
[*] GTKWave Analyzer v3.3.62 (w)1999-2014 BSI
[*] Sun Sep  6 21:28:17 2015
[*]
[dumpfile] "/home/gasiba/Work/vhdl_tests/test_0014/test.ghw"
[dumpfile_mtime] "Sun Sep  6 21:18:50 2015"
[dumpfile_size] 141162
[savefile] "/home/gasiba/Work/vhdl_tests/test_0014/test.gtkw"
[timestart] 644860000
[size] 1362 729
[pos] -684 -1
*-23.776337 675000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.sim_fpga_top.
[treeopen] top.sim_fpga_top.mytoplevel.
[treeopen] top.sim_fpga_top.mytoplevel.dram4k.ram.
[treeopen] top.sim_fpga_top.mytoplevel.zpu.
[sst_width] 258
[signals_width] 182
[sst_expanded] 1
[sst_vpaned_height] 280
@28
top.sim_fpga_top.clk
top.sim_fpga_top.areset
[color] 1
top.sim_fpga_top.mytoplevel.zpu.state
@29
top.sim_fpga_top.mytoplevel.zpu.insn
@22
[color] 1
#{top.sim_fpga_top.mytoplevel.zpu.pc[12:0]} top.sim_fpga_top.mytoplevel.zpu.pc[12] top.sim_fpga_top.mytoplevel.zpu.pc[11] top.sim_fpga_top.mytoplevel.zpu.pc[10] top.sim_fpga_top.mytoplevel.zpu.pc[9] top.sim_fpga_top.mytoplevel.zpu.pc[8] top.sim_fpga_top.mytoplevel.zpu.pc[7] top.sim_fpga_top.mytoplevel.zpu.pc[6] top.sim_fpga_top.mytoplevel.zpu.pc[5] top.sim_fpga_top.mytoplevel.zpu.pc[4] top.sim_fpga_top.mytoplevel.zpu.pc[3] top.sim_fpga_top.mytoplevel.zpu.pc[2] top.sim_fpga_top.mytoplevel.zpu.pc[1] top.sim_fpga_top.mytoplevel.zpu.pc[0]
@c00024
[color] 1
#{top.sim_fpga_top.mytoplevel.zpu.sp[12:2]} top.sim_fpga_top.mytoplevel.zpu.sp[12] top.sim_fpga_top.mytoplevel.zpu.sp[11] top.sim_fpga_top.mytoplevel.zpu.sp[10] top.sim_fpga_top.mytoplevel.zpu.sp[9] top.sim_fpga_top.mytoplevel.zpu.sp[8] top.sim_fpga_top.mytoplevel.zpu.sp[7] top.sim_fpga_top.mytoplevel.zpu.sp[6] top.sim_fpga_top.mytoplevel.zpu.sp[5] top.sim_fpga_top.mytoplevel.zpu.sp[4] top.sim_fpga_top.mytoplevel.zpu.sp[3] top.sim_fpga_top.mytoplevel.zpu.sp[2]
@28
top.sim_fpga_top.mytoplevel.zpu.sp[12]
top.sim_fpga_top.mytoplevel.zpu.sp[11]
top.sim_fpga_top.mytoplevel.zpu.sp[10]
top.sim_fpga_top.mytoplevel.zpu.sp[9]
top.sim_fpga_top.mytoplevel.zpu.sp[8]
top.sim_fpga_top.mytoplevel.zpu.sp[7]
top.sim_fpga_top.mytoplevel.zpu.sp[6]
top.sim_fpga_top.mytoplevel.zpu.sp[5]
top.sim_fpga_top.mytoplevel.zpu.sp[4]
top.sim_fpga_top.mytoplevel.zpu.sp[3]
top.sim_fpga_top.mytoplevel.zpu.sp[2]
@1401200
-group_end
@28
[color] 1
top.sim_fpga_top.mytoplevel.zpu.bytesbitscnt
[color] 7
top.sim_fpga_top.mytoplevel.zpu.mem_writeenable
[color] 7
top.sim_fpga_top.mytoplevel.zpu.out_mem_readenable
@22
[color] 7
#{top.sim_fpga_top.mytoplevel.zpu.out_mem_addr[12:0]} top.sim_fpga_top.mytoplevel.zpu.out_mem_addr[12] top.sim_fpga_top.mytoplevel.zpu.out_mem_addr[11] top.sim_fpga_top.mytoplevel.zpu.out_mem_addr[10] top.sim_fpga_top.mytoplevel.zpu.out_mem_addr[9] top.sim_fpga_top.mytoplevel.zpu.out_mem_addr[8] top.sim_fpga_top.mytoplevel.zpu.out_mem_addr[7] top.sim_fpga_top.mytoplevel.zpu.out_mem_addr[6] top.sim_fpga_top.mytoplevel.zpu.out_mem_addr[5] top.sim_fpga_top.mytoplevel.zpu.out_mem_addr[4] top.sim_fpga_top.mytoplevel.zpu.out_mem_addr[3] top.sim_fpga_top.mytoplevel.zpu.out_mem_addr[2] top.sim_fpga_top.mytoplevel.zpu.out_mem_addr[1] top.sim_fpga_top.mytoplevel.zpu.out_mem_addr[0]
[color] 7
#{top.sim_fpga_top.mytoplevel.zpu.mem_write[31:0]} top.sim_fpga_top.mytoplevel.zpu.mem_write[31] top.sim_fpga_top.mytoplevel.zpu.mem_write[30] top.sim_fpga_top.mytoplevel.zpu.mem_write[29] top.sim_fpga_top.mytoplevel.zpu.mem_write[28] top.sim_fpga_top.mytoplevel.zpu.mem_write[27] top.sim_fpga_top.mytoplevel.zpu.mem_write[26] top.sim_fpga_top.mytoplevel.zpu.mem_write[25] top.sim_fpga_top.mytoplevel.zpu.mem_write[24] top.sim_fpga_top.mytoplevel.zpu.mem_write[23] top.sim_fpga_top.mytoplevel.zpu.mem_write[22] top.sim_fpga_top.mytoplevel.zpu.mem_write[21] top.sim_fpga_top.mytoplevel.zpu.mem_write[20] top.sim_fpga_top.mytoplevel.zpu.mem_write[19] top.sim_fpga_top.mytoplevel.zpu.mem_write[18] top.sim_fpga_top.mytoplevel.zpu.mem_write[17] top.sim_fpga_top.mytoplevel.zpu.mem_write[16] top.sim_fpga_top.mytoplevel.zpu.mem_write[15] top.sim_fpga_top.mytoplevel.zpu.mem_write[14] top.sim_fpga_top.mytoplevel.zpu.mem_write[13] top.sim_fpga_top.mytoplevel.zpu.mem_write[12] top.sim_fpga_top.mytoplevel.zpu.mem_write[11] top.sim_fpga_top.mytoplevel.zpu.mem_write[10] top.sim_fpga_top.mytoplevel.zpu.mem_write[9] top.sim_fpga_top.mytoplevel.zpu.mem_write[8] top.sim_fpga_top.mytoplevel.zpu.mem_write[7] top.sim_fpga_top.mytoplevel.zpu.mem_write[6] top.sim_fpga_top.mytoplevel.zpu.mem_write[5] top.sim_fpga_top.mytoplevel.zpu.mem_write[4] top.sim_fpga_top.mytoplevel.zpu.mem_write[3] top.sim_fpga_top.mytoplevel.zpu.mem_write[2] top.sim_fpga_top.mytoplevel.zpu.mem_write[1] top.sim_fpga_top.mytoplevel.zpu.mem_write[0]
[color] 7
#{top.sim_fpga_top.mytoplevel.zpu.mem_read[31:0]} top.sim_fpga_top.mytoplevel.zpu.mem_read[31] top.sim_fpga_top.mytoplevel.zpu.mem_read[30] top.sim_fpga_top.mytoplevel.zpu.mem_read[29] top.sim_fpga_top.mytoplevel.zpu.mem_read[28] top.sim_fpga_top.mytoplevel.zpu.mem_read[27] top.sim_fpga_top.mytoplevel.zpu.mem_read[26] top.sim_fpga_top.mytoplevel.zpu.mem_read[25] top.sim_fpga_top.mytoplevel.zpu.mem_read[24] top.sim_fpga_top.mytoplevel.zpu.mem_read[23] top.sim_fpga_top.mytoplevel.zpu.mem_read[22] top.sim_fpga_top.mytoplevel.zpu.mem_read[21] top.sim_fpga_top.mytoplevel.zpu.mem_read[20] top.sim_fpga_top.mytoplevel.zpu.mem_read[19] top.sim_fpga_top.mytoplevel.zpu.mem_read[18] top.sim_fpga_top.mytoplevel.zpu.mem_read[17] top.sim_fpga_top.mytoplevel.zpu.mem_read[16] top.sim_fpga_top.mytoplevel.zpu.mem_read[15] top.sim_fpga_top.mytoplevel.zpu.mem_read[14] top.sim_fpga_top.mytoplevel.zpu.mem_read[13] top.sim_fpga_top.mytoplevel.zpu.mem_read[12] top.sim_fpga_top.mytoplevel.zpu.mem_read[11] top.sim_fpga_top.mytoplevel.zpu.mem_read[10] top.sim_fpga_top.mytoplevel.zpu.mem_read[9] top.sim_fpga_top.mytoplevel.zpu.mem_read[8] top.sim_fpga_top.mytoplevel.zpu.mem_read[7] top.sim_fpga_top.mytoplevel.zpu.mem_read[6] top.sim_fpga_top.mytoplevel.zpu.mem_read[5] top.sim_fpga_top.mytoplevel.zpu.mem_read[4] top.sim_fpga_top.mytoplevel.zpu.mem_read[3] top.sim_fpga_top.mytoplevel.zpu.mem_read[2] top.sim_fpga_top.mytoplevel.zpu.mem_read[1] top.sim_fpga_top.mytoplevel.zpu.mem_read[0]
#{top.sim_fpga_top.mytoplevel.zpu.decodeword[31:0]} top.sim_fpga_top.mytoplevel.zpu.decodeword[31] top.sim_fpga_top.mytoplevel.zpu.decodeword[30] top.sim_fpga_top.mytoplevel.zpu.decodeword[29] top.sim_fpga_top.mytoplevel.zpu.decodeword[28] top.sim_fpga_top.mytoplevel.zpu.decodeword[27] top.sim_fpga_top.mytoplevel.zpu.decodeword[26] top.sim_fpga_top.mytoplevel.zpu.decodeword[25] top.sim_fpga_top.mytoplevel.zpu.decodeword[24] top.sim_fpga_top.mytoplevel.zpu.decodeword[23] top.sim_fpga_top.mytoplevel.zpu.decodeword[22] top.sim_fpga_top.mytoplevel.zpu.decodeword[21] top.sim_fpga_top.mytoplevel.zpu.decodeword[20] top.sim_fpga_top.mytoplevel.zpu.decodeword[19] top.sim_fpga_top.mytoplevel.zpu.decodeword[18] top.sim_fpga_top.mytoplevel.zpu.decodeword[17] top.sim_fpga_top.mytoplevel.zpu.decodeword[16] top.sim_fpga_top.mytoplevel.zpu.decodeword[15] top.sim_fpga_top.mytoplevel.zpu.decodeword[14] top.sim_fpga_top.mytoplevel.zpu.decodeword[13] top.sim_fpga_top.mytoplevel.zpu.decodeword[12] top.sim_fpga_top.mytoplevel.zpu.decodeword[11] top.sim_fpga_top.mytoplevel.zpu.decodeword[10] top.sim_fpga_top.mytoplevel.zpu.decodeword[9] top.sim_fpga_top.mytoplevel.zpu.decodeword[8] top.sim_fpga_top.mytoplevel.zpu.decodeword[7] top.sim_fpga_top.mytoplevel.zpu.decodeword[6] top.sim_fpga_top.mytoplevel.zpu.decodeword[5] top.sim_fpga_top.mytoplevel.zpu.decodeword[4] top.sim_fpga_top.mytoplevel.zpu.decodeword[3] top.sim_fpga_top.mytoplevel.zpu.decodeword[2] top.sim_fpga_top.mytoplevel.zpu.decodeword[1] top.sim_fpga_top.mytoplevel.zpu.decodeword[0]
[color] 5
#{top.sim_fpga_top.mytoplevel.zpu.stacka[31:0]} top.sim_fpga_top.mytoplevel.zpu.stacka[31] top.sim_fpga_top.mytoplevel.zpu.stacka[30] top.sim_fpga_top.mytoplevel.zpu.stacka[29] top.sim_fpga_top.mytoplevel.zpu.stacka[28] top.sim_fpga_top.mytoplevel.zpu.stacka[27] top.sim_fpga_top.mytoplevel.zpu.stacka[26] top.sim_fpga_top.mytoplevel.zpu.stacka[25] top.sim_fpga_top.mytoplevel.zpu.stacka[24] top.sim_fpga_top.mytoplevel.zpu.stacka[23] top.sim_fpga_top.mytoplevel.zpu.stacka[22] top.sim_fpga_top.mytoplevel.zpu.stacka[21] top.sim_fpga_top.mytoplevel.zpu.stacka[20] top.sim_fpga_top.mytoplevel.zpu.stacka[19] top.sim_fpga_top.mytoplevel.zpu.stacka[18] top.sim_fpga_top.mytoplevel.zpu.stacka[17] top.sim_fpga_top.mytoplevel.zpu.stacka[16] top.sim_fpga_top.mytoplevel.zpu.stacka[15] top.sim_fpga_top.mytoplevel.zpu.stacka[14] top.sim_fpga_top.mytoplevel.zpu.stacka[13] top.sim_fpga_top.mytoplevel.zpu.stacka[12] top.sim_fpga_top.mytoplevel.zpu.stacka[11] top.sim_fpga_top.mytoplevel.zpu.stacka[10] top.sim_fpga_top.mytoplevel.zpu.stacka[9] top.sim_fpga_top.mytoplevel.zpu.stacka[8] top.sim_fpga_top.mytoplevel.zpu.stacka[7] top.sim_fpga_top.mytoplevel.zpu.stacka[6] top.sim_fpga_top.mytoplevel.zpu.stacka[5] top.sim_fpga_top.mytoplevel.zpu.stacka[4] top.sim_fpga_top.mytoplevel.zpu.stacka[3] top.sim_fpga_top.mytoplevel.zpu.stacka[2] top.sim_fpga_top.mytoplevel.zpu.stacka[1] top.sim_fpga_top.mytoplevel.zpu.stacka[0]
[color] 5
#{top.sim_fpga_top.mytoplevel.zpu.stackb[31:0]} top.sim_fpga_top.mytoplevel.zpu.stackb[31] top.sim_fpga_top.mytoplevel.zpu.stackb[30] top.sim_fpga_top.mytoplevel.zpu.stackb[29] top.sim_fpga_top.mytoplevel.zpu.stackb[28] top.sim_fpga_top.mytoplevel.zpu.stackb[27] top.sim_fpga_top.mytoplevel.zpu.stackb[26] top.sim_fpga_top.mytoplevel.zpu.stackb[25] top.sim_fpga_top.mytoplevel.zpu.stackb[24] top.sim_fpga_top.mytoplevel.zpu.stackb[23] top.sim_fpga_top.mytoplevel.zpu.stackb[22] top.sim_fpga_top.mytoplevel.zpu.stackb[21] top.sim_fpga_top.mytoplevel.zpu.stackb[20] top.sim_fpga_top.mytoplevel.zpu.stackb[19] top.sim_fpga_top.mytoplevel.zpu.stackb[18] top.sim_fpga_top.mytoplevel.zpu.stackb[17] top.sim_fpga_top.mytoplevel.zpu.stackb[16] top.sim_fpga_top.mytoplevel.zpu.stackb[15] top.sim_fpga_top.mytoplevel.zpu.stackb[14] top.sim_fpga_top.mytoplevel.zpu.stackb[13] top.sim_fpga_top.mytoplevel.zpu.stackb[12] top.sim_fpga_top.mytoplevel.zpu.stackb[11] top.sim_fpga_top.mytoplevel.zpu.stackb[10] top.sim_fpga_top.mytoplevel.zpu.stackb[9] top.sim_fpga_top.mytoplevel.zpu.stackb[8] top.sim_fpga_top.mytoplevel.zpu.stackb[7] top.sim_fpga_top.mytoplevel.zpu.stackb[6] top.sim_fpga_top.mytoplevel.zpu.stackb[5] top.sim_fpga_top.mytoplevel.zpu.stackb[4] top.sim_fpga_top.mytoplevel.zpu.stackb[3] top.sim_fpga_top.mytoplevel.zpu.stackb[2] top.sim_fpga_top.mytoplevel.zpu.stackb[1] top.sim_fpga_top.mytoplevel.zpu.stackb[0]
@420
#{top.sim_fpga_top.io_port0[31:0]} top.sim_fpga_top.io_port0[31] top.sim_fpga_top.io_port0[30] top.sim_fpga_top.io_port0[29] top.sim_fpga_top.io_port0[28] top.sim_fpga_top.io_port0[27] top.sim_fpga_top.io_port0[26] top.sim_fpga_top.io_port0[25] top.sim_fpga_top.io_port0[24] top.sim_fpga_top.io_port0[23] top.sim_fpga_top.io_port0[22] top.sim_fpga_top.io_port0[21] top.sim_fpga_top.io_port0[20] top.sim_fpga_top.io_port0[19] top.sim_fpga_top.io_port0[18] top.sim_fpga_top.io_port0[17] top.sim_fpga_top.io_port0[16] top.sim_fpga_top.io_port0[15] top.sim_fpga_top.io_port0[14] top.sim_fpga_top.io_port0[13] top.sim_fpga_top.io_port0[12] top.sim_fpga_top.io_port0[11] top.sim_fpga_top.io_port0[10] top.sim_fpga_top.io_port0[9] top.sim_fpga_top.io_port0[8] top.sim_fpga_top.io_port0[7] top.sim_fpga_top.io_port0[6] top.sim_fpga_top.io_port0[5] top.sim_fpga_top.io_port0[4] top.sim_fpga_top.io_port0[3] top.sim_fpga_top.io_port0[2] top.sim_fpga_top.io_port0[1] top.sim_fpga_top.io_port0[0]
@22
[color] 2
#{top.sim_fpga_top.mytoplevel.dram4k.ram[0][31:0]} top.sim_fpga_top.mytoplevel.dram4k.ram[0][31] top.sim_fpga_top.mytoplevel.dram4k.ram[0][30] top.sim_fpga_top.mytoplevel.dram4k.ram[0][29] top.sim_fpga_top.mytoplevel.dram4k.ram[0][28] top.sim_fpga_top.mytoplevel.dram4k.ram[0][27] top.sim_fpga_top.mytoplevel.dram4k.ram[0][26] top.sim_fpga_top.mytoplevel.dram4k.ram[0][25] top.sim_fpga_top.mytoplevel.dram4k.ram[0][24] top.sim_fpga_top.mytoplevel.dram4k.ram[0][23] top.sim_fpga_top.mytoplevel.dram4k.ram[0][22] top.sim_fpga_top.mytoplevel.dram4k.ram[0][21] top.sim_fpga_top.mytoplevel.dram4k.ram[0][20] top.sim_fpga_top.mytoplevel.dram4k.ram[0][19] top.sim_fpga_top.mytoplevel.dram4k.ram[0][18] top.sim_fpga_top.mytoplevel.dram4k.ram[0][17] top.sim_fpga_top.mytoplevel.dram4k.ram[0][16] top.sim_fpga_top.mytoplevel.dram4k.ram[0][15] top.sim_fpga_top.mytoplevel.dram4k.ram[0][14] top.sim_fpga_top.mytoplevel.dram4k.ram[0][13] top.sim_fpga_top.mytoplevel.dram4k.ram[0][12] top.sim_fpga_top.mytoplevel.dram4k.ram[0][11] top.sim_fpga_top.mytoplevel.dram4k.ram[0][10] top.sim_fpga_top.mytoplevel.dram4k.ram[0][9] top.sim_fpga_top.mytoplevel.dram4k.ram[0][8] top.sim_fpga_top.mytoplevel.dram4k.ram[0][7] top.sim_fpga_top.mytoplevel.dram4k.ram[0][6] top.sim_fpga_top.mytoplevel.dram4k.ram[0][5] top.sim_fpga_top.mytoplevel.dram4k.ram[0][4] top.sim_fpga_top.mytoplevel.dram4k.ram[0][3] top.sim_fpga_top.mytoplevel.dram4k.ram[0][2] top.sim_fpga_top.mytoplevel.dram4k.ram[0][1] top.sim_fpga_top.mytoplevel.dram4k.ram[0][0]
[color] 2
#{top.sim_fpga_top.mytoplevel.dram4k.ram[1][31:0]} top.sim_fpga_top.mytoplevel.dram4k.ram[1][31] top.sim_fpga_top.mytoplevel.dram4k.ram[1][30] top.sim_fpga_top.mytoplevel.dram4k.ram[1][29] top.sim_fpga_top.mytoplevel.dram4k.ram[1][28] top.sim_fpga_top.mytoplevel.dram4k.ram[1][27] top.sim_fpga_top.mytoplevel.dram4k.ram[1][26] top.sim_fpga_top.mytoplevel.dram4k.ram[1][25] top.sim_fpga_top.mytoplevel.dram4k.ram[1][24] top.sim_fpga_top.mytoplevel.dram4k.ram[1][23] top.sim_fpga_top.mytoplevel.dram4k.ram[1][22] top.sim_fpga_top.mytoplevel.dram4k.ram[1][21] top.sim_fpga_top.mytoplevel.dram4k.ram[1][20] top.sim_fpga_top.mytoplevel.dram4k.ram[1][19] top.sim_fpga_top.mytoplevel.dram4k.ram[1][18] top.sim_fpga_top.mytoplevel.dram4k.ram[1][17] top.sim_fpga_top.mytoplevel.dram4k.ram[1][16] top.sim_fpga_top.mytoplevel.dram4k.ram[1][15] top.sim_fpga_top.mytoplevel.dram4k.ram[1][14] top.sim_fpga_top.mytoplevel.dram4k.ram[1][13] top.sim_fpga_top.mytoplevel.dram4k.ram[1][12] top.sim_fpga_top.mytoplevel.dram4k.ram[1][11] top.sim_fpga_top.mytoplevel.dram4k.ram[1][10] top.sim_fpga_top.mytoplevel.dram4k.ram[1][9] top.sim_fpga_top.mytoplevel.dram4k.ram[1][8] top.sim_fpga_top.mytoplevel.dram4k.ram[1][7] top.sim_fpga_top.mytoplevel.dram4k.ram[1][6] top.sim_fpga_top.mytoplevel.dram4k.ram[1][5] top.sim_fpga_top.mytoplevel.dram4k.ram[1][4] top.sim_fpga_top.mytoplevel.dram4k.ram[1][3] top.sim_fpga_top.mytoplevel.dram4k.ram[1][2] top.sim_fpga_top.mytoplevel.dram4k.ram[1][1] top.sim_fpga_top.mytoplevel.dram4k.ram[1][0]
[color] 2
#{top.sim_fpga_top.mytoplevel.dram4k.ram[2][31:0]} top.sim_fpga_top.mytoplevel.dram4k.ram[2][31] top.sim_fpga_top.mytoplevel.dram4k.ram[2][30] top.sim_fpga_top.mytoplevel.dram4k.ram[2][29] top.sim_fpga_top.mytoplevel.dram4k.ram[2][28] top.sim_fpga_top.mytoplevel.dram4k.ram[2][27] top.sim_fpga_top.mytoplevel.dram4k.ram[2][26] top.sim_fpga_top.mytoplevel.dram4k.ram[2][25] top.sim_fpga_top.mytoplevel.dram4k.ram[2][24] top.sim_fpga_top.mytoplevel.dram4k.ram[2][23] top.sim_fpga_top.mytoplevel.dram4k.ram[2][22] top.sim_fpga_top.mytoplevel.dram4k.ram[2][21] top.sim_fpga_top.mytoplevel.dram4k.ram[2][20] top.sim_fpga_top.mytoplevel.dram4k.ram[2][19] top.sim_fpga_top.mytoplevel.dram4k.ram[2][18] top.sim_fpga_top.mytoplevel.dram4k.ram[2][17] top.sim_fpga_top.mytoplevel.dram4k.ram[2][16] top.sim_fpga_top.mytoplevel.dram4k.ram[2][15] top.sim_fpga_top.mytoplevel.dram4k.ram[2][14] top.sim_fpga_top.mytoplevel.dram4k.ram[2][13] top.sim_fpga_top.mytoplevel.dram4k.ram[2][12] top.sim_fpga_top.mytoplevel.dram4k.ram[2][11] top.sim_fpga_top.mytoplevel.dram4k.ram[2][10] top.sim_fpga_top.mytoplevel.dram4k.ram[2][9] top.sim_fpga_top.mytoplevel.dram4k.ram[2][8] top.sim_fpga_top.mytoplevel.dram4k.ram[2][7] top.sim_fpga_top.mytoplevel.dram4k.ram[2][6] top.sim_fpga_top.mytoplevel.dram4k.ram[2][5] top.sim_fpga_top.mytoplevel.dram4k.ram[2][4] top.sim_fpga_top.mytoplevel.dram4k.ram[2][3] top.sim_fpga_top.mytoplevel.dram4k.ram[2][2] top.sim_fpga_top.mytoplevel.dram4k.ram[2][1] top.sim_fpga_top.mytoplevel.dram4k.ram[2][0]
[color] 2
#{top.sim_fpga_top.mytoplevel.dram4k.ram[3][31:0]} top.sim_fpga_top.mytoplevel.dram4k.ram[3][31] top.sim_fpga_top.mytoplevel.dram4k.ram[3][30] top.sim_fpga_top.mytoplevel.dram4k.ram[3][29] top.sim_fpga_top.mytoplevel.dram4k.ram[3][28] top.sim_fpga_top.mytoplevel.dram4k.ram[3][27] top.sim_fpga_top.mytoplevel.dram4k.ram[3][26] top.sim_fpga_top.mytoplevel.dram4k.ram[3][25] top.sim_fpga_top.mytoplevel.dram4k.ram[3][24] top.sim_fpga_top.mytoplevel.dram4k.ram[3][23] top.sim_fpga_top.mytoplevel.dram4k.ram[3][22] top.sim_fpga_top.mytoplevel.dram4k.ram[3][21] top.sim_fpga_top.mytoplevel.dram4k.ram[3][20] top.sim_fpga_top.mytoplevel.dram4k.ram[3][19] top.sim_fpga_top.mytoplevel.dram4k.ram[3][18] top.sim_fpga_top.mytoplevel.dram4k.ram[3][17] top.sim_fpga_top.mytoplevel.dram4k.ram[3][16] top.sim_fpga_top.mytoplevel.dram4k.ram[3][15] top.sim_fpga_top.mytoplevel.dram4k.ram[3][14] top.sim_fpga_top.mytoplevel.dram4k.ram[3][13] top.sim_fpga_top.mytoplevel.dram4k.ram[3][12] top.sim_fpga_top.mytoplevel.dram4k.ram[3][11] top.sim_fpga_top.mytoplevel.dram4k.ram[3][10] top.sim_fpga_top.mytoplevel.dram4k.ram[3][9] top.sim_fpga_top.mytoplevel.dram4k.ram[3][8] top.sim_fpga_top.mytoplevel.dram4k.ram[3][7] top.sim_fpga_top.mytoplevel.dram4k.ram[3][6] top.sim_fpga_top.mytoplevel.dram4k.ram[3][5] top.sim_fpga_top.mytoplevel.dram4k.ram[3][4] top.sim_fpga_top.mytoplevel.dram4k.ram[3][3] top.sim_fpga_top.mytoplevel.dram4k.ram[3][2] top.sim_fpga_top.mytoplevel.dram4k.ram[3][1] top.sim_fpga_top.mytoplevel.dram4k.ram[3][0]
[color] 2
#{top.sim_fpga_top.mytoplevel.dram4k.ram[4][31:0]} top.sim_fpga_top.mytoplevel.dram4k.ram[4][31] top.sim_fpga_top.mytoplevel.dram4k.ram[4][30] top.sim_fpga_top.mytoplevel.dram4k.ram[4][29] top.sim_fpga_top.mytoplevel.dram4k.ram[4][28] top.sim_fpga_top.mytoplevel.dram4k.ram[4][27] top.sim_fpga_top.mytoplevel.dram4k.ram[4][26] top.sim_fpga_top.mytoplevel.dram4k.ram[4][25] top.sim_fpga_top.mytoplevel.dram4k.ram[4][24] top.sim_fpga_top.mytoplevel.dram4k.ram[4][23] top.sim_fpga_top.mytoplevel.dram4k.ram[4][22] top.sim_fpga_top.mytoplevel.dram4k.ram[4][21] top.sim_fpga_top.mytoplevel.dram4k.ram[4][20] top.sim_fpga_top.mytoplevel.dram4k.ram[4][19] top.sim_fpga_top.mytoplevel.dram4k.ram[4][18] top.sim_fpga_top.mytoplevel.dram4k.ram[4][17] top.sim_fpga_top.mytoplevel.dram4k.ram[4][16] top.sim_fpga_top.mytoplevel.dram4k.ram[4][15] top.sim_fpga_top.mytoplevel.dram4k.ram[4][14] top.sim_fpga_top.mytoplevel.dram4k.ram[4][13] top.sim_fpga_top.mytoplevel.dram4k.ram[4][12] top.sim_fpga_top.mytoplevel.dram4k.ram[4][11] top.sim_fpga_top.mytoplevel.dram4k.ram[4][10] top.sim_fpga_top.mytoplevel.dram4k.ram[4][9] top.sim_fpga_top.mytoplevel.dram4k.ram[4][8] top.sim_fpga_top.mytoplevel.dram4k.ram[4][7] top.sim_fpga_top.mytoplevel.dram4k.ram[4][6] top.sim_fpga_top.mytoplevel.dram4k.ram[4][5] top.sim_fpga_top.mytoplevel.dram4k.ram[4][4] top.sim_fpga_top.mytoplevel.dram4k.ram[4][3] top.sim_fpga_top.mytoplevel.dram4k.ram[4][2] top.sim_fpga_top.mytoplevel.dram4k.ram[4][1] top.sim_fpga_top.mytoplevel.dram4k.ram[4][0]
[color] 2
#{top.sim_fpga_top.mytoplevel.dram4k.ram[5][31:0]} top.sim_fpga_top.mytoplevel.dram4k.ram[5][31] top.sim_fpga_top.mytoplevel.dram4k.ram[5][30] top.sim_fpga_top.mytoplevel.dram4k.ram[5][29] top.sim_fpga_top.mytoplevel.dram4k.ram[5][28] top.sim_fpga_top.mytoplevel.dram4k.ram[5][27] top.sim_fpga_top.mytoplevel.dram4k.ram[5][26] top.sim_fpga_top.mytoplevel.dram4k.ram[5][25] top.sim_fpga_top.mytoplevel.dram4k.ram[5][24] top.sim_fpga_top.mytoplevel.dram4k.ram[5][23] top.sim_fpga_top.mytoplevel.dram4k.ram[5][22] top.sim_fpga_top.mytoplevel.dram4k.ram[5][21] top.sim_fpga_top.mytoplevel.dram4k.ram[5][20] top.sim_fpga_top.mytoplevel.dram4k.ram[5][19] top.sim_fpga_top.mytoplevel.dram4k.ram[5][18] top.sim_fpga_top.mytoplevel.dram4k.ram[5][17] top.sim_fpga_top.mytoplevel.dram4k.ram[5][16] top.sim_fpga_top.mytoplevel.dram4k.ram[5][15] top.sim_fpga_top.mytoplevel.dram4k.ram[5][14] top.sim_fpga_top.mytoplevel.dram4k.ram[5][13] top.sim_fpga_top.mytoplevel.dram4k.ram[5][12] top.sim_fpga_top.mytoplevel.dram4k.ram[5][11] top.sim_fpga_top.mytoplevel.dram4k.ram[5][10] top.sim_fpga_top.mytoplevel.dram4k.ram[5][9] top.sim_fpga_top.mytoplevel.dram4k.ram[5][8] top.sim_fpga_top.mytoplevel.dram4k.ram[5][7] top.sim_fpga_top.mytoplevel.dram4k.ram[5][6] top.sim_fpga_top.mytoplevel.dram4k.ram[5][5] top.sim_fpga_top.mytoplevel.dram4k.ram[5][4] top.sim_fpga_top.mytoplevel.dram4k.ram[5][3] top.sim_fpga_top.mytoplevel.dram4k.ram[5][2] top.sim_fpga_top.mytoplevel.dram4k.ram[5][1] top.sim_fpga_top.mytoplevel.dram4k.ram[5][0]
[color] 2
#{top.sim_fpga_top.mytoplevel.dram4k.ram[6][31:0]} top.sim_fpga_top.mytoplevel.dram4k.ram[6][31] top.sim_fpga_top.mytoplevel.dram4k.ram[6][30] top.sim_fpga_top.mytoplevel.dram4k.ram[6][29] top.sim_fpga_top.mytoplevel.dram4k.ram[6][28] top.sim_fpga_top.mytoplevel.dram4k.ram[6][27] top.sim_fpga_top.mytoplevel.dram4k.ram[6][26] top.sim_fpga_top.mytoplevel.dram4k.ram[6][25] top.sim_fpga_top.mytoplevel.dram4k.ram[6][24] top.sim_fpga_top.mytoplevel.dram4k.ram[6][23] top.sim_fpga_top.mytoplevel.dram4k.ram[6][22] top.sim_fpga_top.mytoplevel.dram4k.ram[6][21] top.sim_fpga_top.mytoplevel.dram4k.ram[6][20] top.sim_fpga_top.mytoplevel.dram4k.ram[6][19] top.sim_fpga_top.mytoplevel.dram4k.ram[6][18] top.sim_fpga_top.mytoplevel.dram4k.ram[6][17] top.sim_fpga_top.mytoplevel.dram4k.ram[6][16] top.sim_fpga_top.mytoplevel.dram4k.ram[6][15] top.sim_fpga_top.mytoplevel.dram4k.ram[6][14] top.sim_fpga_top.mytoplevel.dram4k.ram[6][13] top.sim_fpga_top.mytoplevel.dram4k.ram[6][12] top.sim_fpga_top.mytoplevel.dram4k.ram[6][11] top.sim_fpga_top.mytoplevel.dram4k.ram[6][10] top.sim_fpga_top.mytoplevel.dram4k.ram[6][9] top.sim_fpga_top.mytoplevel.dram4k.ram[6][8] top.sim_fpga_top.mytoplevel.dram4k.ram[6][7] top.sim_fpga_top.mytoplevel.dram4k.ram[6][6] top.sim_fpga_top.mytoplevel.dram4k.ram[6][5] top.sim_fpga_top.mytoplevel.dram4k.ram[6][4] top.sim_fpga_top.mytoplevel.dram4k.ram[6][3] top.sim_fpga_top.mytoplevel.dram4k.ram[6][2] top.sim_fpga_top.mytoplevel.dram4k.ram[6][1] top.sim_fpga_top.mytoplevel.dram4k.ram[6][0]
[color] 3
#{top.sim_fpga_top.mytoplevel.dram4k.ram[1017][31:0]} top.sim_fpga_top.mytoplevel.dram4k.ram[1017][31] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][30] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][29] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][28] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][27] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][26] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][25] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][24] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][23] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][22] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][21] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][20] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][19] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][18] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][17] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][16] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][15] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][14] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][13] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][12] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][11] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][10] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][9] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][8] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][7] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][6] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][5] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][4] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][3] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][2] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][1] top.sim_fpga_top.mytoplevel.dram4k.ram[1017][0]
[color] 3
#{top.sim_fpga_top.mytoplevel.dram4k.ram[1018][31:0]} top.sim_fpga_top.mytoplevel.dram4k.ram[1018][31] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][30] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][29] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][28] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][27] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][26] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][25] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][24] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][23] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][22] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][21] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][20] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][19] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][18] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][17] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][16] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][15] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][14] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][13] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][12] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][11] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][10] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][9] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][8] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][7] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][6] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][5] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][4] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][3] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][2] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][1] top.sim_fpga_top.mytoplevel.dram4k.ram[1018][0]
[color] 3
#{top.sim_fpga_top.mytoplevel.dram4k.ram[1019][31:0]} top.sim_fpga_top.mytoplevel.dram4k.ram[1019][31] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][30] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][29] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][28] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][27] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][26] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][25] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][24] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][23] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][22] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][21] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][20] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][19] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][18] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][17] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][16] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][15] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][14] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][13] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][12] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][11] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][10] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][9] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][8] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][7] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][6] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][5] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][4] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][3] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][2] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][1] top.sim_fpga_top.mytoplevel.dram4k.ram[1019][0]
[color] 3
#{top.sim_fpga_top.mytoplevel.dram4k.ram[1020][31:0]} top.sim_fpga_top.mytoplevel.dram4k.ram[1020][31] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][30] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][29] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][28] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][27] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][26] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][25] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][24] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][23] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][22] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][21] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][20] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][19] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][18] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][17] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][16] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][15] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][14] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][13] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][12] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][11] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][10] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][9] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][8] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][7] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][6] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][5] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][4] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][3] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][2] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][1] top.sim_fpga_top.mytoplevel.dram4k.ram[1020][0]
[color] 3
#{top.sim_fpga_top.mytoplevel.dram4k.ram[1021][31:0]} top.sim_fpga_top.mytoplevel.dram4k.ram[1021][31] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][30] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][29] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][28] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][27] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][26] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][25] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][24] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][23] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][22] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][21] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][20] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][19] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][18] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][17] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][16] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][15] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][14] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][13] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][12] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][11] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][10] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][9] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][8] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][7] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][6] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][5] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][4] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][3] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][2] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][1] top.sim_fpga_top.mytoplevel.dram4k.ram[1021][0]
[color] 3
#{top.sim_fpga_top.mytoplevel.dram4k.ram[1022][31:0]} top.sim_fpga_top.mytoplevel.dram4k.ram[1022][31] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][30] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][29] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][28] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][27] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][26] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][25] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][24] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][23] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][22] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][21] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][20] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][19] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][18] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][17] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][16] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][15] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][14] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][13] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][12] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][11] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][10] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][9] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][8] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][7] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][6] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][5] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][4] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][3] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][2] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][1] top.sim_fpga_top.mytoplevel.dram4k.ram[1022][0]
[color] 3
#{top.sim_fpga_top.mytoplevel.dram4k.ram[1023][31:0]} top.sim_fpga_top.mytoplevel.dram4k.ram[1023][31] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][30] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][29] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][28] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][27] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][26] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][25] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][24] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][23] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][22] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][21] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][20] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][19] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][18] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][17] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][16] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][15] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][14] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][13] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][12] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][11] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][10] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][9] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][8] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][7] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][6] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][5] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][4] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][3] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][2] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][1] top.sim_fpga_top.mytoplevel.dram4k.ram[1023][0]
[pattern_trace] 1
[pattern_trace] 0
