/***************************************
* Auto generated by BFGen, do not edit *
***************************************/

/*
   bfgen -o cdefs cdefs_use_reg_mask=1 cdefs_use_field_shift=1                 \
     cdefs_use_field_setval=1 cdefs_sfx_field_shift=_IDX
*/

#ifndef _EFR32_MODEM_BFGEN_DEFS_
#define _EFR32_MODEM_BFGEN_DEFS_

#define EFR32_MODEM_STATUS_ADDR                      0x00000000
#define EFR32_MODEM_STATUS_MASK                      0xffff0ff7
  #define EFR32_MODEM_STATUS_DEMODSTATE_IDX        0
  #define EFR32_MODEM_STATUS_DEMODSTATE(v)         ((EFR32_MODEM_STATUS_DEMODSTATE_##v) << 0)
  #define EFR32_MODEM_STATUS_DEMODSTATE_SET(x, v)  do { (x) = (((x) & ~0x7) | ((EFR32_MODEM_STATUS_DEMODSTATE_##v) << 0)); } while(0)
  #define EFR32_MODEM_STATUS_DEMODSTATE_SETVAL(x, v) do { (x) = (((x) & ~0x7) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_STATUS_DEMODSTATE_GET(x)     (((x) >> 0) & 0x7)
/**  */
    #define EFR32_MODEM_STATUS_DEMODSTATE_OFF        0x00000000
/**  */
    #define EFR32_MODEM_STATUS_DEMODSTATE_TIMINGSEARCH 0x00000001
/**  */
    #define EFR32_MODEM_STATUS_DEMODSTATE_PRESEARCH  0x00000002
/**  */
    #define EFR32_MODEM_STATUS_DEMODSTATE_FRAMESEARCH 0x00000003
/**  */
    #define EFR32_MODEM_STATUS_DEMODSTATE_RXFRAME    0x00000004
/**  */
    #define EFR32_MODEM_STATUS_DEMODSTATE_FRAMEDETMODE0 0x00000005
  #define EFR32_MODEM_STATUS_FRAMEDETID            0x00000010
  #define EFR32_MODEM_STATUS_FRAMEDETID_IDX        4
  #define EFR32_MODEM_STATUS_ANTSEL                0x00000020
  #define EFR32_MODEM_STATUS_ANTSEL_IDX            5
  #define EFR32_MODEM_STATUS_TIMSEQINV             0x00000040
  #define EFR32_MODEM_STATUS_TIMSEQINV_IDX         6
  #define EFR32_MODEM_STATUS_TIMLOSTCAUSE          0x00000080
  #define EFR32_MODEM_STATUS_TIMLOSTCAUSE_IDX      7
  #define EFR32_MODEM_STATUS_DSADETECTED           0x00000100
  #define EFR32_MODEM_STATUS_DSADETECTED_IDX       8
  #define EFR32_MODEM_STATUS_DSAFREQESTDONE        0x00000200
  #define EFR32_MODEM_STATUS_DSAFREQESTDONE_IDX    9
  #define EFR32_MODEM_STATUS_VITERBIDEMODTIMDET    0x00000400
  #define EFR32_MODEM_STATUS_VITERBIDEMODTIMDET_IDX 10
  #define EFR32_MODEM_STATUS_VITERBIDEMODFRAMEDET  0x00000800
  #define EFR32_MODEM_STATUS_VITERBIDEMODFRAMEDET_IDX 11
  #define EFR32_MODEM_STATUS_CORR_IDX              16
  #define EFR32_MODEM_STATUS_CORR(v)               ((v) << 16)
  #define EFR32_MODEM_STATUS_CORR_SET(x, v)        do { (x) = (((x) & ~0xff0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_STATUS_CORR_GET(x)           (((x) >> 16) & 0xff)
  #define EFR32_MODEM_STATUS_WEAKSYMBOLS_IDX       24
  #define EFR32_MODEM_STATUS_WEAKSYMBOLS(v)        ((v) << 24)
  #define EFR32_MODEM_STATUS_WEAKSYMBOLS_SET(x, v) do { (x) = (((x) & ~0xff000000) | ((v) << 24)); } while(0)
  #define EFR32_MODEM_STATUS_WEAKSYMBOLS_GET(x)    (((x) >> 24) & 0xff)

#define EFR32_MODEM_TIMDETSTATUS_ADDR                0x00000004
#define EFR32_MODEM_TIMDETSTATUS_MASK                0x1f0fffff
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETCORR_IDX  0
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETCORR(v)   ((v) << 0)
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETCORR_SET(x, v) do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETCORR_GET(x) (((x) >> 0) & 0xff)
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETFREQOFFEST_IDX 8
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETFREQOFFEST(v) ((v) << 8)
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETFREQOFFEST_SET(x, v) do { (x) = (((x) & ~0xff00) | ((v) << 8)); } while(0)
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETFREQOFFEST_GET(x) (((x) >> 8) & 0xff)
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETPREERRORS_IDX 16
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETPREERRORS(v) ((v) << 16)
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETPREERRORS_SET(x, v) do { (x) = (((x) & ~0xf0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETPREERRORS_GET(x) (((x) >> 16) & 0xf)
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETPASS      0x01000000
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETPASS_IDX  24
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETINDEX_IDX 25
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETINDEX(v)  ((v) << 25)
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETINDEX_SET(x, v) do { (x) = (((x) & ~0x1e000000) | ((v) << 25)); } while(0)
  #define EFR32_MODEM_TIMDETSTATUS_TIMDETINDEX_GET(x) (((x) >> 25) & 0xf)

#define EFR32_MODEM_FREQOFFEST_ADDR                  0x00000008
#define EFR32_MODEM_FREQOFFEST_MASK                  0xffff1fff
  #define EFR32_MODEM_FREQOFFEST_FREQOFFEST_IDX    0
  #define EFR32_MODEM_FREQOFFEST_FREQOFFEST(v)     ((v) << 0)
  #define EFR32_MODEM_FREQOFFEST_FREQOFFEST_SET(x, v) do { (x) = (((x) & ~0x1fff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_FREQOFFEST_FREQOFFEST_GET(x) (((x) >> 0) & 0x1fff)
  #define EFR32_MODEM_FREQOFFEST_CORRVAL_IDX       16
  #define EFR32_MODEM_FREQOFFEST_CORRVAL(v)        ((v) << 16)
  #define EFR32_MODEM_FREQOFFEST_CORRVAL_SET(x, v) do { (x) = (((x) & ~0xff0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_FREQOFFEST_CORRVAL_GET(x)    (((x) >> 16) & 0xff)
  #define EFR32_MODEM_FREQOFFEST_SOFTVAL_IDX       24
  #define EFR32_MODEM_FREQOFFEST_SOFTVAL(v)        ((v) << 24)
  #define EFR32_MODEM_FREQOFFEST_SOFTVAL_SET(x, v) do { (x) = (((x) & ~0xff000000) | ((v) << 24)); } while(0)
  #define EFR32_MODEM_FREQOFFEST_SOFTVAL_GET(x)    (((x) >> 24) & 0xff)

#define EFR32_MODEM_AFCADJRX_ADDR                    0x0000000c
#define EFR32_MODEM_AFCADJRX_MASK                    0x0007ffff
  #define EFR32_MODEM_AFCADJRX_AFCADJRX_IDX        0
  #define EFR32_MODEM_AFCADJRX_AFCADJRX(v)         ((v) << 0)
  #define EFR32_MODEM_AFCADJRX_AFCADJRX_SET(x, v)  do { (x) = (((x) & ~0x7ffff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_AFCADJRX_AFCADJRX_GET(x)     (((x) >> 0) & 0x7ffff)

#define EFR32_MODEM_AFCADJTX_ADDR                    0x00000010
#define EFR32_MODEM_AFCADJTX_MASK                    0x0007ffff
  #define EFR32_MODEM_AFCADJTX_AFCADJTX_IDX        0
  #define EFR32_MODEM_AFCADJTX_AFCADJTX(v)         ((v) << 0)
  #define EFR32_MODEM_AFCADJTX_AFCADJTX_SET(x, v)  do { (x) = (((x) & ~0x7ffff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_AFCADJTX_AFCADJTX_GET(x)     (((x) >> 0) & 0x7ffff)

#define EFR32_MODEM_MIXCTRL_ADDR                     0x00000014
#define EFR32_MODEM_MIXCTRL_MASK                     0x0000001f
  #define EFR32_MODEM_MIXCTRL_MODE_IDX             0
  #define EFR32_MODEM_MIXCTRL_MODE(v)              ((EFR32_MODEM_MIXCTRL_MODE_##v) << 0)
  #define EFR32_MODEM_MIXCTRL_MODE_SET(x, v)       do { (x) = (((x) & ~0xf) | ((EFR32_MODEM_MIXCTRL_MODE_##v) << 0)); } while(0)
  #define EFR32_MODEM_MIXCTRL_MODE_SETVAL(x, v)    do { (x) = (((x) & ~0xf) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_MIXCTRL_MODE_GET(x)          (((x) >> 0) & 0xf)
/**  */
    #define EFR32_MODEM_MIXCTRL_MODE_NORMAL          0x00000000
/**  */
    #define EFR32_MODEM_MIXCTRL_MODE_CONJUGATE       0x00000002
  #define EFR32_MODEM_MIXCTRL_DIGIQSWAPEN          0x00000010
  #define EFR32_MODEM_MIXCTRL_DIGIQSWAPEN_IDX      4

#define EFR32_MODEM_CTRL0_ADDR                       0x00000018
#define EFR32_MODEM_CTRL0_MASK                       0xffffffff
  #define EFR32_MODEM_CTRL0_FDM0DIFFDIS            0x00000001
  #define EFR32_MODEM_CTRL0_FDM0DIFFDIS_IDX        0
  #define EFR32_MODEM_CTRL0_MAPFSK_IDX             1
  #define EFR32_MODEM_CTRL0_MAPFSK(v)              ((EFR32_MODEM_CTRL0_MAPFSK_##v) << 1)
  #define EFR32_MODEM_CTRL0_MAPFSK_SET(x, v)       do { (x) = (((x) & ~0xe) | ((EFR32_MODEM_CTRL0_MAPFSK_##v) << 1)); } while(0)
  #define EFR32_MODEM_CTRL0_MAPFSK_SETVAL(x, v)    do { (x) = (((x) & ~0xe) | ((v) << 1)); } while(0)
  #define EFR32_MODEM_CTRL0_MAPFSK_GET(x)          (((x) >> 1) & 0x7)
/**  */
    #define EFR32_MODEM_CTRL0_MAPFSK_MAP0            0x00000000
/**  */
    #define EFR32_MODEM_CTRL0_MAPFSK_MAP1            0x00000001
/**  */
    #define EFR32_MODEM_CTRL0_MAPFSK_MAP2            0x00000002
/**  */
    #define EFR32_MODEM_CTRL0_MAPFSK_MAP3            0x00000003
/**  */
    #define EFR32_MODEM_CTRL0_MAPFSK_MAP4            0x00000004
/**  */
    #define EFR32_MODEM_CTRL0_MAPFSK_MAP5            0x00000005
/**  */
    #define EFR32_MODEM_CTRL0_MAPFSK_MAP6            0x00000006
/**  */
    #define EFR32_MODEM_CTRL0_MAPFSK_MAP7            0x00000007
  #define EFR32_MODEM_CTRL0_CODING_IDX             4
  #define EFR32_MODEM_CTRL0_CODING(v)              ((EFR32_MODEM_CTRL0_CODING_##v) << 4)
  #define EFR32_MODEM_CTRL0_CODING_SET(x, v)       do { (x) = (((x) & ~0x30) | ((EFR32_MODEM_CTRL0_CODING_##v) << 4)); } while(0)
  #define EFR32_MODEM_CTRL0_CODING_SETVAL(x, v)    do { (x) = (((x) & ~0x30) | ((v) << 4)); } while(0)
  #define EFR32_MODEM_CTRL0_CODING_GET(x)          (((x) >> 4) & 0x3)
/**  */
    #define EFR32_MODEM_CTRL0_CODING_NRZ             0x00000000
/**  */
    #define EFR32_MODEM_CTRL0_CODING_MANCHESTER      0x00000001
/**  */
    #define EFR32_MODEM_CTRL0_CODING_DSSS            0x00000002
/**  */
    #define EFR32_MODEM_CTRL0_CODING_LINECODE        0x00000003
  #define EFR32_MODEM_CTRL0_MODFORMAT_IDX          6
  #define EFR32_MODEM_CTRL0_MODFORMAT(v)           ((EFR32_MODEM_CTRL0_MODFORMAT_##v) << 6)
  #define EFR32_MODEM_CTRL0_MODFORMAT_SET(x, v)    do { (x) = (((x) & ~0x1c0) | ((EFR32_MODEM_CTRL0_MODFORMAT_##v) << 6)); } while(0)
  #define EFR32_MODEM_CTRL0_MODFORMAT_SETVAL(x, v) do { (x) = (((x) & ~0x1c0) | ((v) << 6)); } while(0)
  #define EFR32_MODEM_CTRL0_MODFORMAT_GET(x)       (((x) >> 6) & 0x7)
/**  */
    #define EFR32_MODEM_CTRL0_MODFORMAT_FSK2         0x00000000
/**  */
    #define EFR32_MODEM_CTRL0_MODFORMAT_FSK4         0x00000001
/**  */
    #define EFR32_MODEM_CTRL0_MODFORMAT_BPSK         0x00000002
/**  */
    #define EFR32_MODEM_CTRL0_MODFORMAT_DBPSK        0x00000003
/**  */
    #define EFR32_MODEM_CTRL0_MODFORMAT_OQPSK        0x00000004
/**  */
    #define EFR32_MODEM_CTRL0_MODFORMAT_MSK          0x00000005
/**  */
    #define EFR32_MODEM_CTRL0_MODFORMAT_OOKASK       0x00000006
  #define EFR32_MODEM_CTRL0_DUALCORROPTDIS         0x00000200
  #define EFR32_MODEM_CTRL0_DUALCORROPTDIS_IDX     9
  #define EFR32_MODEM_CTRL0_OOKASYNCPIN            0x00000400
  #define EFR32_MODEM_CTRL0_OOKASYNCPIN_IDX        10
  #define EFR32_MODEM_CTRL0_DSSSLEN_IDX            11
  #define EFR32_MODEM_CTRL0_DSSSLEN(v)             ((v) << 11)
  #define EFR32_MODEM_CTRL0_DSSSLEN_SET(x, v)      do { (x) = (((x) & ~0xf800) | ((v) << 11)); } while(0)
  #define EFR32_MODEM_CTRL0_DSSSLEN_GET(x)         (((x) >> 11) & 0x1f)
  #define EFR32_MODEM_CTRL0_DSSSSHIFTS_IDX         16
  #define EFR32_MODEM_CTRL0_DSSSSHIFTS(v)          ((EFR32_MODEM_CTRL0_DSSSSHIFTS_##v) << 16)
  #define EFR32_MODEM_CTRL0_DSSSSHIFTS_SET(x, v)   do { (x) = (((x) & ~0x70000) | ((EFR32_MODEM_CTRL0_DSSSSHIFTS_##v) << 16)); } while(0)
  #define EFR32_MODEM_CTRL0_DSSSSHIFTS_SETVAL(x, v) do { (x) = (((x) & ~0x70000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_CTRL0_DSSSSHIFTS_GET(x)      (((x) >> 16) & 0x7)
/**  */
    #define EFR32_MODEM_CTRL0_DSSSSHIFTS_NOSHIFT     0x00000000
/**  */
    #define EFR32_MODEM_CTRL0_DSSSSHIFTS_SHIFT1      0x00000001
/**  */
    #define EFR32_MODEM_CTRL0_DSSSSHIFTS_SHIFT2      0x00000002
/**  */
    #define EFR32_MODEM_CTRL0_DSSSSHIFTS_SHIFT4      0x00000003
/**  */
    #define EFR32_MODEM_CTRL0_DSSSSHIFTS_SHIFT8      0x00000004
/**  */
    #define EFR32_MODEM_CTRL0_DSSSSHIFTS_SHIFT16     0x00000005
  #define EFR32_MODEM_CTRL0_DSSSDOUBLE_IDX         19
  #define EFR32_MODEM_CTRL0_DSSSDOUBLE(v)          ((EFR32_MODEM_CTRL0_DSSSDOUBLE_##v) << 19)
  #define EFR32_MODEM_CTRL0_DSSSDOUBLE_SET(x, v)   do { (x) = (((x) & ~0x180000) | ((EFR32_MODEM_CTRL0_DSSSDOUBLE_##v) << 19)); } while(0)
  #define EFR32_MODEM_CTRL0_DSSSDOUBLE_SETVAL(x, v) do { (x) = (((x) & ~0x180000) | ((v) << 19)); } while(0)
  #define EFR32_MODEM_CTRL0_DSSSDOUBLE_GET(x)      (((x) >> 19) & 0x3)
/**  */
    #define EFR32_MODEM_CTRL0_DSSSDOUBLE_DIS         0x00000000
/**  */
    #define EFR32_MODEM_CTRL0_DSSSDOUBLE_INV         0x00000001
/**  */
    #define EFR32_MODEM_CTRL0_DSSSDOUBLE_CONJ        0x00000002
  #define EFR32_MODEM_CTRL0_DETDIS                 0x00200000
  #define EFR32_MODEM_CTRL0_DETDIS_IDX             21
  #define EFR32_MODEM_CTRL0_DIFFENCMODE_IDX        22
  #define EFR32_MODEM_CTRL0_DIFFENCMODE(v)         ((EFR32_MODEM_CTRL0_DIFFENCMODE_##v) << 22)
  #define EFR32_MODEM_CTRL0_DIFFENCMODE_SET(x, v)  do { (x) = (((x) & ~0x1c00000) | ((EFR32_MODEM_CTRL0_DIFFENCMODE_##v) << 22)); } while(0)
  #define EFR32_MODEM_CTRL0_DIFFENCMODE_SETVAL(x, v) do { (x) = (((x) & ~0x1c00000) | ((v) << 22)); } while(0)
  #define EFR32_MODEM_CTRL0_DIFFENCMODE_GET(x)     (((x) >> 22) & 0x7)
/**  */
    #define EFR32_MODEM_CTRL0_DIFFENCMODE_DIS        0x00000000
/**  */
    #define EFR32_MODEM_CTRL0_DIFFENCMODE_RR0        0x00000001
/**  */
    #define EFR32_MODEM_CTRL0_DIFFENCMODE_RE0        0x00000002
/**  */
    #define EFR32_MODEM_CTRL0_DIFFENCMODE_RR1        0x00000003
/**  */
    #define EFR32_MODEM_CTRL0_DIFFENCMODE_RE1        0x00000004
  #define EFR32_MODEM_CTRL0_SHAPING_IDX            25
  #define EFR32_MODEM_CTRL0_SHAPING(v)             ((EFR32_MODEM_CTRL0_SHAPING_##v) << 25)
  #define EFR32_MODEM_CTRL0_SHAPING_SET(x, v)      do { (x) = (((x) & ~0x6000000) | ((EFR32_MODEM_CTRL0_SHAPING_##v) << 25)); } while(0)
  #define EFR32_MODEM_CTRL0_SHAPING_SETVAL(x, v)   do { (x) = (((x) & ~0x6000000) | ((v) << 25)); } while(0)
  #define EFR32_MODEM_CTRL0_SHAPING_GET(x)         (((x) >> 25) & 0x3)
/**  */
    #define EFR32_MODEM_CTRL0_SHAPING_DISABLED       0x00000000
/**  */
    #define EFR32_MODEM_CTRL0_SHAPING_ODDLENGTH      0x00000001
/**  */
    #define EFR32_MODEM_CTRL0_SHAPING_EVENLENGTH     0x00000002
/**  */
    #define EFR32_MODEM_CTRL0_SHAPING_ASYMMETRIC     0x00000003
  #define EFR32_MODEM_CTRL0_DEMODRAWDATASEL_IDX    27
  #define EFR32_MODEM_CTRL0_DEMODRAWDATASEL(v)     ((EFR32_MODEM_CTRL0_DEMODRAWDATASEL_##v) << 27)
  #define EFR32_MODEM_CTRL0_DEMODRAWDATASEL_SET(x, v) do { (x) = (((x) & ~0x38000000) | ((EFR32_MODEM_CTRL0_DEMODRAWDATASEL_##v) << 27)); } while(0)
  #define EFR32_MODEM_CTRL0_DEMODRAWDATASEL_SETVAL(x, v) do { (x) = (((x) & ~0x38000000) | ((v) << 27)); } while(0)
  #define EFR32_MODEM_CTRL0_DEMODRAWDATASEL_GET(x) (((x) >> 27) & 0x7)
/**  */
    #define EFR32_MODEM_CTRL0_DEMODRAWDATASEL_DIS    0x00000000
/**  */
    #define EFR32_MODEM_CTRL0_DEMODRAWDATASEL_ENTROPY 0x00000001
/**  */
    #define EFR32_MODEM_CTRL0_DEMODRAWDATASEL_ADC    0x00000002
/**  */
    #define EFR32_MODEM_CTRL0_DEMODRAWDATASEL_FILTLSB 0x00000003
/**  */
    #define EFR32_MODEM_CTRL0_DEMODRAWDATASEL_FILTMSB 0x00000004
/**  */
    #define EFR32_MODEM_CTRL0_DEMODRAWDATASEL_FILTFULL 0x00000005
/**  */
    #define EFR32_MODEM_CTRL0_DEMODRAWDATASEL_FREQ   0x00000006
/**  */
    #define EFR32_MODEM_CTRL0_DEMODRAWDATASEL_DEMOD  0x00000007
  #define EFR32_MODEM_CTRL0_FRAMEDETDEL_IDX        30
  #define EFR32_MODEM_CTRL0_FRAMEDETDEL(v)         ((EFR32_MODEM_CTRL0_FRAMEDETDEL_##v) << 30)
  #define EFR32_MODEM_CTRL0_FRAMEDETDEL_SET(x, v)  do { (x) = (((x) & ~0xc0000000) | ((EFR32_MODEM_CTRL0_FRAMEDETDEL_##v) << 30)); } while(0)
  #define EFR32_MODEM_CTRL0_FRAMEDETDEL_SETVAL(x, v) do { (x) = (((x) & ~0xc0000000) | ((v) << 30)); } while(0)
  #define EFR32_MODEM_CTRL0_FRAMEDETDEL_GET(x)     (((x) >> 30) & 0x3)
/**  */
    #define EFR32_MODEM_CTRL0_FRAMEDETDEL_DEL0       0x00000000
/**  */
    #define EFR32_MODEM_CTRL0_FRAMEDETDEL_DEL8       0x00000001
/**  */
    #define EFR32_MODEM_CTRL0_FRAMEDETDEL_DEL16      0x00000002
/**  */
    #define EFR32_MODEM_CTRL0_FRAMEDETDEL_DEL32      0x00000003

#define EFR32_MODEM_CTRL1_ADDR                       0x0000001c
#define EFR32_MODEM_CTRL1_MASK                       0xffffdfff
/** Lenght in bits minus one of syncword @multiple */
  #define EFR32_MODEM_CTRL1_SYNCBITS_IDX           0
  #define EFR32_MODEM_CTRL1_SYNCBITS(v)            ((v) << 0)
  #define EFR32_MODEM_CTRL1_SYNCBITS_SET(x, v)     do { (x) = (((x) & ~0x1f) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_CTRL1_SYNCBITS_GET(x)        (((x) >> 0) & 0x1f)
  #define EFR32_MODEM_CTRL1_SYNCERRORS_IDX         5
  #define EFR32_MODEM_CTRL1_SYNCERRORS(v)          ((v) << 5)
  #define EFR32_MODEM_CTRL1_SYNCERRORS_SET(x, v)   do { (x) = (((x) & ~0x1e0) | ((v) << 5)); } while(0)
  #define EFR32_MODEM_CTRL1_SYNCERRORS_GET(x)      (((x) >> 5) & 0xf)
/** Enable use of 2 sync words. @multiple */
  #define EFR32_MODEM_CTRL1_DUALSYNC               0x00000200
  #define EFR32_MODEM_CTRL1_DUALSYNC_IDX           9
/** Disable syncword in TX packets @multiple */
  #define EFR32_MODEM_CTRL1_TXSYNC                 0x00000400
  #define EFR32_MODEM_CTRL1_TXSYNC_IDX             10
  #define EFR32_MODEM_CTRL1_SYNCDATA               0x00000800
  #define EFR32_MODEM_CTRL1_SYNCDATA_IDX           11
  #define EFR32_MODEM_CTRL1_SYNC1INV               0x00001000
  #define EFR32_MODEM_CTRL1_SYNC1INV_IDX           12
  #define EFR32_MODEM_CTRL1_COMPMODE_IDX           14
  #define EFR32_MODEM_CTRL1_COMPMODE(v)            ((EFR32_MODEM_CTRL1_COMPMODE_##v) << 14)
  #define EFR32_MODEM_CTRL1_COMPMODE_SET(x, v)     do { (x) = (((x) & ~0xc000) | ((EFR32_MODEM_CTRL1_COMPMODE_##v) << 14)); } while(0)
  #define EFR32_MODEM_CTRL1_COMPMODE_SETVAL(x, v)  do { (x) = (((x) & ~0xc000) | ((v) << 14)); } while(0)
  #define EFR32_MODEM_CTRL1_COMPMODE_GET(x)        (((x) >> 14) & 0x3)
/**  */
    #define EFR32_MODEM_CTRL1_COMPMODE_DIS           0x00000000
/**  */
    #define EFR32_MODEM_CTRL1_COMPMODE_PRELOCK       0x00000001
/**  */
    #define EFR32_MODEM_CTRL1_COMPMODE_FRAMELOCK     0x00000002
/**  */
    #define EFR32_MODEM_CTRL1_COMPMODE_NOLOCK        0x00000003
  #define EFR32_MODEM_CTRL1_RESYNCPER_IDX          16
  #define EFR32_MODEM_CTRL1_RESYNCPER(v)           ((v) << 16)
  #define EFR32_MODEM_CTRL1_RESYNCPER_SET(x, v)    do { (x) = (((x) & ~0xf0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_CTRL1_RESYNCPER_GET(x)       (((x) >> 16) & 0xf)
  #define EFR32_MODEM_CTRL1_PHASEDEMOD_IDX         20
  #define EFR32_MODEM_CTRL1_PHASEDEMOD(v)          ((EFR32_MODEM_CTRL1_PHASEDEMOD_##v) << 20)
  #define EFR32_MODEM_CTRL1_PHASEDEMOD_SET(x, v)   do { (x) = (((x) & ~0x300000) | ((EFR32_MODEM_CTRL1_PHASEDEMOD_##v) << 20)); } while(0)
  #define EFR32_MODEM_CTRL1_PHASEDEMOD_SETVAL(x, v) do { (x) = (((x) & ~0x300000) | ((v) << 20)); } while(0)
  #define EFR32_MODEM_CTRL1_PHASEDEMOD_GET(x)      (((x) >> 20) & 0x3)
/**  */
    #define EFR32_MODEM_CTRL1_PHASEDEMOD_BDD         0x00000000
/**  */
    #define EFR32_MODEM_CTRL1_PHASEDEMOD_MBDD        0x00000001
/**  */
    #define EFR32_MODEM_CTRL1_PHASEDEMOD_POC         0x00000002
/**  */
    #define EFR32_MODEM_CTRL1_PHASEDEMOD_COH         0x00000003
  #define EFR32_MODEM_CTRL1_FREQOFFESTPER_IDX      22
  #define EFR32_MODEM_CTRL1_FREQOFFESTPER(v)       ((v) << 22)
  #define EFR32_MODEM_CTRL1_FREQOFFESTPER_SET(x, v) do { (x) = (((x) & ~0x1c00000) | ((v) << 22)); } while(0)
  #define EFR32_MODEM_CTRL1_FREQOFFESTPER_GET(x)   (((x) >> 22) & 0x7)
  #define EFR32_MODEM_CTRL1_FREQOFFESTLIM_IDX      25
  #define EFR32_MODEM_CTRL1_FREQOFFESTLIM(v)       ((v) << 25)
  #define EFR32_MODEM_CTRL1_FREQOFFESTLIM_SET(x, v) do { (x) = (((x) & ~0xfe000000) | ((v) << 25)); } while(0)
  #define EFR32_MODEM_CTRL1_FREQOFFESTLIM_GET(x)   (((x) >> 25) & 0x7f)

#define EFR32_MODEM_CTRL2_ADDR                       0x00000020
#define EFR32_MODEM_CTRL2_MASK                       0xffffffff
  #define EFR32_MODEM_CTRL2_SQITHRESH_IDX          0
  #define EFR32_MODEM_CTRL2_SQITHRESH(v)           ((v) << 0)
  #define EFR32_MODEM_CTRL2_SQITHRESH_SET(x, v)    do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_CTRL2_SQITHRESH_GET(x)       (((x) >> 0) & 0xff)
  #define EFR32_MODEM_CTRL2_RXFRCDIS               0x00000100
  #define EFR32_MODEM_CTRL2_RXFRCDIS_IDX           8
  #define EFR32_MODEM_CTRL2_RXPINMODE              0x00000200
  #define EFR32_MODEM_CTRL2_RXPINMODE_IDX          9
  #define EFR32_MODEM_CTRL2_TXPINMODE_IDX          10
  #define EFR32_MODEM_CTRL2_TXPINMODE(v)           ((EFR32_MODEM_CTRL2_TXPINMODE_##v) << 10)
  #define EFR32_MODEM_CTRL2_TXPINMODE_SET(x, v)    do { (x) = (((x) & ~0xc00) | ((EFR32_MODEM_CTRL2_TXPINMODE_##v) << 10)); } while(0)
  #define EFR32_MODEM_CTRL2_TXPINMODE_SETVAL(x, v) do { (x) = (((x) & ~0xc00) | ((v) << 10)); } while(0)
  #define EFR32_MODEM_CTRL2_TXPINMODE_GET(x)       (((x) >> 10) & 0x3)
/**  */
    #define EFR32_MODEM_CTRL2_TXPINMODE_OFF          0x00000000
/**  */
    #define EFR32_MODEM_CTRL2_TXPINMODE_UNUSED       0x00000001
/**  */
    #define EFR32_MODEM_CTRL2_TXPINMODE_ASYNCHRONOUS 0x00000002
/**  */
    #define EFR32_MODEM_CTRL2_TXPINMODE_SYNCHRONOUS  0x00000003
  #define EFR32_MODEM_CTRL2_DATAFILTER_IDX         12
  #define EFR32_MODEM_CTRL2_DATAFILTER(v)          ((EFR32_MODEM_CTRL2_DATAFILTER_##v) << 12)
  #define EFR32_MODEM_CTRL2_DATAFILTER_SET(x, v)   do { (x) = (((x) & ~0x7000) | ((EFR32_MODEM_CTRL2_DATAFILTER_##v) << 12)); } while(0)
  #define EFR32_MODEM_CTRL2_DATAFILTER_SETVAL(x, v) do { (x) = (((x) & ~0x7000) | ((v) << 12)); } while(0)
  #define EFR32_MODEM_CTRL2_DATAFILTER_GET(x)      (((x) >> 12) & 0x7)
/**  */
    #define EFR32_MODEM_CTRL2_DATAFILTER_DISABLED    0x00000000
/**  */
    #define EFR32_MODEM_CTRL2_DATAFILTER_SHORT       0x00000001
/**  */
    #define EFR32_MODEM_CTRL2_DATAFILTER_MEDIUM      0x00000002
/**  */
    #define EFR32_MODEM_CTRL2_DATAFILTER_LONG        0x00000003
/**  */
    #define EFR32_MODEM_CTRL2_DATAFILTER_LEN6        0x00000004
/**  */
    #define EFR32_MODEM_CTRL2_DATAFILTER_LEN7        0x00000005
/**  */
    #define EFR32_MODEM_CTRL2_DATAFILTER_LEN8        0x00000006
/**  */
    #define EFR32_MODEM_CTRL2_DATAFILTER_LEN9        0x00000007
  #define EFR32_MODEM_CTRL2_BRDIVA_IDX             15
  #define EFR32_MODEM_CTRL2_BRDIVA(v)              ((v) << 15)
  #define EFR32_MODEM_CTRL2_BRDIVA_SET(x, v)       do { (x) = (((x) & ~0x78000) | ((v) << 15)); } while(0)
  #define EFR32_MODEM_CTRL2_BRDIVA_GET(x)          (((x) >> 15) & 0xf)
  #define EFR32_MODEM_CTRL2_BRDIVB_IDX             19
  #define EFR32_MODEM_CTRL2_BRDIVB(v)              ((v) << 19)
  #define EFR32_MODEM_CTRL2_BRDIVB_SET(x, v)       do { (x) = (((x) & ~0x780000) | ((v) << 19)); } while(0)
  #define EFR32_MODEM_CTRL2_BRDIVB_GET(x)          (((x) >> 19) & 0xf)
  #define EFR32_MODEM_CTRL2_DEVMULA_IDX            23
  #define EFR32_MODEM_CTRL2_DEVMULA(v)             ((v) << 23)
  #define EFR32_MODEM_CTRL2_DEVMULA_SET(x, v)      do { (x) = (((x) & ~0x1800000) | ((v) << 23)); } while(0)
  #define EFR32_MODEM_CTRL2_DEVMULA_GET(x)         (((x) >> 23) & 0x3)
  #define EFR32_MODEM_CTRL2_DEVMULB_IDX            25
  #define EFR32_MODEM_CTRL2_DEVMULB(v)             ((v) << 25)
  #define EFR32_MODEM_CTRL2_DEVMULB_SET(x, v)      do { (x) = (((x) & ~0x6000000) | ((v) << 25)); } while(0)
  #define EFR32_MODEM_CTRL2_DEVMULB_GET(x)         (((x) >> 25) & 0x3)
  #define EFR32_MODEM_CTRL2_RATESELMODE_IDX        27
  #define EFR32_MODEM_CTRL2_RATESELMODE(v)         ((EFR32_MODEM_CTRL2_RATESELMODE_##v) << 27)
  #define EFR32_MODEM_CTRL2_RATESELMODE_SET(x, v)  do { (x) = (((x) & ~0x18000000) | ((EFR32_MODEM_CTRL2_RATESELMODE_##v) << 27)); } while(0)
  #define EFR32_MODEM_CTRL2_RATESELMODE_SETVAL(x, v) do { (x) = (((x) & ~0x18000000) | ((v) << 27)); } while(0)
  #define EFR32_MODEM_CTRL2_RATESELMODE_GET(x)     (((x) >> 27) & 0x3)
/**  */
    #define EFR32_MODEM_CTRL2_RATESELMODE_NOCHANGE   0x00000000
/**  */
    #define EFR32_MODEM_CTRL2_RATESELMODE_PAYLOAD    0x00000001
/**  */
    #define EFR32_MODEM_CTRL2_RATESELMODE_FRC        0x00000002
/**  */
    #define EFR32_MODEM_CTRL2_RATESELMODE_SYNC       0x00000003
  #define EFR32_MODEM_CTRL2_DEVWEIGHTDIS           0x20000000
  #define EFR32_MODEM_CTRL2_DEVWEIGHTDIS_IDX       29
  #define EFR32_MODEM_CTRL2_DMASEL_IDX             30
  #define EFR32_MODEM_CTRL2_DMASEL(v)              ((EFR32_MODEM_CTRL2_DMASEL_##v) << 30)
  #define EFR32_MODEM_CTRL2_DMASEL_SET(x, v)       do { (x) = (((x) & ~0xc0000000) | ((EFR32_MODEM_CTRL2_DMASEL_##v) << 30)); } while(0)
  #define EFR32_MODEM_CTRL2_DMASEL_SETVAL(x, v)    do { (x) = (((x) & ~0xc0000000) | ((v) << 30)); } while(0)
  #define EFR32_MODEM_CTRL2_DMASEL_GET(x)          (((x) >> 30) & 0x3)
/**  */
    #define EFR32_MODEM_CTRL2_DMASEL_SOFT            0x00000000
/**  */
    #define EFR32_MODEM_CTRL2_DMASEL_CORR            0x00000001
/**  */
    #define EFR32_MODEM_CTRL2_DMASEL_FREQOFFEST      0x00000002
/**  */
    #define EFR32_MODEM_CTRL2_DMASEL_POE             0x00000003

#define EFR32_MODEM_CTRL3_ADDR                       0x00000024
#define EFR32_MODEM_CTRL3_MASK                       0xffffff9f
  #define EFR32_MODEM_CTRL3_PRSDINEN               0x00000001
  #define EFR32_MODEM_CTRL3_PRSDINEN_IDX           0
  #define EFR32_MODEM_CTRL3_PRSDINSEL_IDX          1
  #define EFR32_MODEM_CTRL3_PRSDINSEL(v)           ((EFR32_MODEM_CTRL3_PRSDINSEL_##v) << 1)
  #define EFR32_MODEM_CTRL3_PRSDINSEL_SET(x, v)    do { (x) = (((x) & ~0x1e) | ((EFR32_MODEM_CTRL3_PRSDINSEL_##v) << 1)); } while(0)
  #define EFR32_MODEM_CTRL3_PRSDINSEL_SETVAL(x, v) do { (x) = (((x) & ~0x1e) | ((v) << 1)); } while(0)
  #define EFR32_MODEM_CTRL3_PRSDINSEL_GET(x)       (((x) >> 1) & 0xf)
/**  */
    #define EFR32_MODEM_CTRL3_PRSDINSEL_PRSCH0       0x00000000
/**  */
    #define EFR32_MODEM_CTRL3_PRSDINSEL_PRSCH1       0x00000001
/**  */
    #define EFR32_MODEM_CTRL3_PRSDINSEL_PRSCH2       0x00000002
/**  */
    #define EFR32_MODEM_CTRL3_PRSDINSEL_PRSCH3       0x00000003
/**  */
    #define EFR32_MODEM_CTRL3_PRSDINSEL_PRSCH4       0x00000004
/**  */
    #define EFR32_MODEM_CTRL3_PRSDINSEL_PRSCH5       0x00000005
/**  */
    #define EFR32_MODEM_CTRL3_PRSDINSEL_PRSCH6       0x00000006
/**  */
    #define EFR32_MODEM_CTRL3_PRSDINSEL_PRSCH7       0x00000007
/**  */
    #define EFR32_MODEM_CTRL3_PRSDINSEL_PRSCH8       0x00000008
/**  */
    #define EFR32_MODEM_CTRL3_PRSDINSEL_PRSCH9       0x00000009
/**  */
    #define EFR32_MODEM_CTRL3_PRSDINSEL_PRSCH10      0x0000000a
/**  */
    #define EFR32_MODEM_CTRL3_PRSDINSEL_PRSCH11      0x0000000b
  #define EFR32_MODEM_CTRL3_RAMTESTEN              0x00000080
  #define EFR32_MODEM_CTRL3_RAMTESTEN_IDX          7
  #define EFR32_MODEM_CTRL3_ANTDIVMODE_IDX         8
  #define EFR32_MODEM_CTRL3_ANTDIVMODE(v)          ((EFR32_MODEM_CTRL3_ANTDIVMODE_##v) << 8)
  #define EFR32_MODEM_CTRL3_ANTDIVMODE_SET(x, v)   do { (x) = (((x) & ~0x700) | ((EFR32_MODEM_CTRL3_ANTDIVMODE_##v) << 8)); } while(0)
  #define EFR32_MODEM_CTRL3_ANTDIVMODE_SETVAL(x, v) do { (x) = (((x) & ~0x700) | ((v) << 8)); } while(0)
  #define EFR32_MODEM_CTRL3_ANTDIVMODE_GET(x)      (((x) >> 8) & 0x7)
/**  */
    #define EFR32_MODEM_CTRL3_ANTDIVMODE_ANTENNA0    0x00000000
/**  */
    #define EFR32_MODEM_CTRL3_ANTDIVMODE_ANTENNA1    0x00000001
/**  */
    #define EFR32_MODEM_CTRL3_ANTDIVMODE_ANTSELFIRST 0x00000002
/**  */
    #define EFR32_MODEM_CTRL3_ANTDIVMODE_ANTSELCORR  0x00000003
/**  */
    #define EFR32_MODEM_CTRL3_ANTDIVMODE_ANTSELRSSI  0x00000004
  #define EFR32_MODEM_CTRL3_ANTDIVREPEATDIS        0x00000800
  #define EFR32_MODEM_CTRL3_ANTDIVREPEATDIS_IDX    11
  #define EFR32_MODEM_CTRL3_TSAMPMODE_IDX          12
  #define EFR32_MODEM_CTRL3_TSAMPMODE(v)           ((EFR32_MODEM_CTRL3_TSAMPMODE_##v) << 12)
  #define EFR32_MODEM_CTRL3_TSAMPMODE_SET(x, v)    do { (x) = (((x) & ~0x3000) | ((EFR32_MODEM_CTRL3_TSAMPMODE_##v) << 12)); } while(0)
  #define EFR32_MODEM_CTRL3_TSAMPMODE_SETVAL(x, v) do { (x) = (((x) & ~0x3000) | ((v) << 12)); } while(0)
  #define EFR32_MODEM_CTRL3_TSAMPMODE_GET(x)       (((x) >> 12) & 0x3)
/**  */
    #define EFR32_MODEM_CTRL3_TSAMPMODE_OFF          0x00000000
/**  */
    #define EFR32_MODEM_CTRL3_TSAMPMODE_ON           0x00000001
/**  */
    #define EFR32_MODEM_CTRL3_TSAMPMODE_DIFF         0x00000002
  #define EFR32_MODEM_CTRL3_TSAMPDEL_IDX           14
  #define EFR32_MODEM_CTRL3_TSAMPDEL(v)            ((v) << 14)
  #define EFR32_MODEM_CTRL3_TSAMPDEL_SET(x, v)     do { (x) = (((x) & ~0xc000) | ((v) << 14)); } while(0)
  #define EFR32_MODEM_CTRL3_TSAMPDEL_GET(x)        (((x) >> 14) & 0x3)
  #define EFR32_MODEM_CTRL3_TSAMPLIM_IDX           16
  #define EFR32_MODEM_CTRL3_TSAMPLIM(v)            ((v) << 16)
  #define EFR32_MODEM_CTRL3_TSAMPLIM_SET(x, v)     do { (x) = (((x) & ~0xffff0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_CTRL3_TSAMPLIM_GET(x)        (((x) >> 16) & 0xffff)

#define EFR32_MODEM_CTRL4_ADDR                       0x00000028
#define EFR32_MODEM_CTRL4_MASK                       0xbfffffff
  #define EFR32_MODEM_CTRL4_ISICOMP_IDX            0
  #define EFR32_MODEM_CTRL4_ISICOMP(v)             ((v) << 0)
  #define EFR32_MODEM_CTRL4_ISICOMP_SET(x, v)      do { (x) = (((x) & ~0xf) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_CTRL4_ISICOMP_GET(x)         (((x) >> 0) & 0xf)
  #define EFR32_MODEM_CTRL4_DEVOFFCOMP             0x00000010
  #define EFR32_MODEM_CTRL4_DEVOFFCOMP_IDX         4
  #define EFR32_MODEM_CTRL4_PREDISTGAIN_IDX        5
  #define EFR32_MODEM_CTRL4_PREDISTGAIN(v)         ((v) << 5)
  #define EFR32_MODEM_CTRL4_PREDISTGAIN_SET(x, v)  do { (x) = (((x) & ~0x3e0) | ((v) << 5)); } while(0)
  #define EFR32_MODEM_CTRL4_PREDISTGAIN_GET(x)     (((x) >> 5) & 0x1f)
  #define EFR32_MODEM_CTRL4_PREDISTDEB_IDX         10
  #define EFR32_MODEM_CTRL4_PREDISTDEB(v)          ((v) << 10)
  #define EFR32_MODEM_CTRL4_PREDISTDEB_SET(x, v)   do { (x) = (((x) & ~0x1c00) | ((v) << 10)); } while(0)
  #define EFR32_MODEM_CTRL4_PREDISTDEB_GET(x)      (((x) >> 10) & 0x7)
  #define EFR32_MODEM_CTRL4_PREDISTAVG             0x00002000
  #define EFR32_MODEM_CTRL4_PREDISTAVG_IDX         13
  #define EFR32_MODEM_CTRL4_PREDISTRST             0x00004000
  #define EFR32_MODEM_CTRL4_PREDISTRST_IDX         14
  #define EFR32_MODEM_CTRL4_PHASECLICKFILT_IDX     15
  #define EFR32_MODEM_CTRL4_PHASECLICKFILT(v)      ((v) << 15)
  #define EFR32_MODEM_CTRL4_PHASECLICKFILT_SET(x, v) do { (x) = (((x) & ~0x3f8000) | ((v) << 15)); } while(0)
  #define EFR32_MODEM_CTRL4_PHASECLICKFILT_GET(x)  (((x) >> 15) & 0x7f)
  #define EFR32_MODEM_CTRL4_SOFTDSSSMODE           0x00400000
  #define EFR32_MODEM_CTRL4_SOFTDSSSMODE_IDX       22
  #define EFR32_MODEM_CTRL4_ADCSATLEVEL_IDX        23
  #define EFR32_MODEM_CTRL4_ADCSATLEVEL(v)         ((EFR32_MODEM_CTRL4_ADCSATLEVEL_##v) << 23)
  #define EFR32_MODEM_CTRL4_ADCSATLEVEL_SET(x, v)  do { (x) = (((x) & ~0x3800000) | ((EFR32_MODEM_CTRL4_ADCSATLEVEL_##v) << 23)); } while(0)
  #define EFR32_MODEM_CTRL4_ADCSATLEVEL_SETVAL(x, v) do { (x) = (((x) & ~0x3800000) | ((v) << 23)); } while(0)
  #define EFR32_MODEM_CTRL4_ADCSATLEVEL_GET(x)     (((x) >> 23) & 0x7)
/**  */
    #define EFR32_MODEM_CTRL4_ADCSATLEVEL_CONS1      0x00000000
/**  */
    #define EFR32_MODEM_CTRL4_ADCSATLEVEL_CONS2      0x00000001
/**  */
    #define EFR32_MODEM_CTRL4_ADCSATLEVEL_CONS4      0x00000002
/**  */
    #define EFR32_MODEM_CTRL4_ADCSATLEVEL_CONS8      0x00000003
/**  */
    #define EFR32_MODEM_CTRL4_ADCSATLEVEL_CONS16     0x00000004
/**  */
    #define EFR32_MODEM_CTRL4_ADCSATLEVEL_CONS32     0x00000005
/**  */
    #define EFR32_MODEM_CTRL4_ADCSATLEVEL_CONS64     0x00000006
  #define EFR32_MODEM_CTRL4_ADCSATDENS_IDX         26
  #define EFR32_MODEM_CTRL4_ADCSATDENS(v)          ((v) << 26)
  #define EFR32_MODEM_CTRL4_ADCSATDENS_SET(x, v)   do { (x) = (((x) & ~0xc000000) | ((v) << 26)); } while(0)
  #define EFR32_MODEM_CTRL4_ADCSATDENS_GET(x)      (((x) >> 26) & 0x3)
  #define EFR32_MODEM_CTRL4_OFFSETPHASEMASKING     0x10000000
  #define EFR32_MODEM_CTRL4_OFFSETPHASEMASKING_IDX 28
  #define EFR32_MODEM_CTRL4_OFFSETPHASESCALING     0x20000000
  #define EFR32_MODEM_CTRL4_OFFSETPHASESCALING_IDX 29
  #define EFR32_MODEM_CTRL4_CLKUNDIVREQ            0x80000000
  #define EFR32_MODEM_CTRL4_CLKUNDIVREQ_IDX        31

#define EFR32_MODEM_CTRL5_ADDR                       0x0000002c
#define EFR32_MODEM_CTRL5_MASK                       0x7f0ffffe
  #define EFR32_MODEM_CTRL5_BRCALEN                0x00000002
  #define EFR32_MODEM_CTRL5_BRCALEN_IDX            1
  #define EFR32_MODEM_CTRL5_BRCALMODE_IDX          2
  #define EFR32_MODEM_CTRL5_BRCALMODE(v)           ((EFR32_MODEM_CTRL5_BRCALMODE_##v) << 2)
  #define EFR32_MODEM_CTRL5_BRCALMODE_SET(x, v)    do { (x) = (((x) & ~0xc) | ((EFR32_MODEM_CTRL5_BRCALMODE_##v) << 2)); } while(0)
  #define EFR32_MODEM_CTRL5_BRCALMODE_SETVAL(x, v) do { (x) = (((x) & ~0xc) | ((v) << 2)); } while(0)
  #define EFR32_MODEM_CTRL5_BRCALMODE_GET(x)       (((x) >> 2) & 0x3)
/**  */
    #define EFR32_MODEM_CTRL5_BRCALMODE_PEAK         0x00000000
/**  */
    #define EFR32_MODEM_CTRL5_BRCALMODE_ZERO         0x00000001
/**  */
    #define EFR32_MODEM_CTRL5_BRCALMODE_PEAKZERO     0x00000002
  #define EFR32_MODEM_CTRL5_BRCALAVG_IDX           4
  #define EFR32_MODEM_CTRL5_BRCALAVG(v)            ((v) << 4)
  #define EFR32_MODEM_CTRL5_BRCALAVG_SET(x, v)     do { (x) = (((x) & ~0x30) | ((v) << 4)); } while(0)
  #define EFR32_MODEM_CTRL5_BRCALAVG_GET(x)        (((x) >> 4) & 0x3)
  #define EFR32_MODEM_CTRL5_DETDEL_IDX             6
  #define EFR32_MODEM_CTRL5_DETDEL(v)              ((v) << 6)
  #define EFR32_MODEM_CTRL5_DETDEL_SET(x, v)       do { (x) = (((x) & ~0x1c0) | ((v) << 6)); } while(0)
  #define EFR32_MODEM_CTRL5_DETDEL_GET(x)          (((x) >> 6) & 0x7)
  #define EFR32_MODEM_CTRL5_TDEDGE                 0x00000200
  #define EFR32_MODEM_CTRL5_TDEDGE_IDX             9
  #define EFR32_MODEM_CTRL5_TREDGE                 0x00000400
  #define EFR32_MODEM_CTRL5_TREDGE_IDX             10
  #define EFR32_MODEM_CTRL5_DSSSCTD                0x00000800
  #define EFR32_MODEM_CTRL5_DSSSCTD_IDX            11
  #define EFR32_MODEM_CTRL5_BBSS_IDX               12
  #define EFR32_MODEM_CTRL5_BBSS(v)                ((v) << 12)
  #define EFR32_MODEM_CTRL5_BBSS_SET(x, v)         do { (x) = (((x) & ~0xf000) | ((v) << 12)); } while(0)
  #define EFR32_MODEM_CTRL5_BBSS_GET(x)            (((x) >> 12) & 0xf)
  #define EFR32_MODEM_CTRL5_POEPER_IDX             16
  #define EFR32_MODEM_CTRL5_POEPER(v)              ((v) << 16)
  #define EFR32_MODEM_CTRL5_POEPER_SET(x, v)       do { (x) = (((x) & ~0xf0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_CTRL5_POEPER_GET(x)          (((x) >> 16) & 0xf)
  #define EFR32_MODEM_CTRL5_FOEPREAVG_IDX          24
  #define EFR32_MODEM_CTRL5_FOEPREAVG(v)           ((v) << 24)
  #define EFR32_MODEM_CTRL5_FOEPREAVG_SET(x, v)    do { (x) = (((x) & ~0x7000000) | ((v) << 24)); } while(0)
  #define EFR32_MODEM_CTRL5_FOEPREAVG_GET(x)       (((x) >> 24) & 0x7)
  #define EFR32_MODEM_CTRL5_LINCORR                0x08000000
  #define EFR32_MODEM_CTRL5_LINCORR_IDX            27
  #define EFR32_MODEM_CTRL5_PRSDEBUG               0x10000000
  #define EFR32_MODEM_CTRL5_PRSDEBUG_IDX           28
  #define EFR32_MODEM_CTRL5_RESYNCBAUDTRANS        0x20000000
  #define EFR32_MODEM_CTRL5_RESYNCBAUDTRANS_IDX    29
  #define EFR32_MODEM_CTRL5_RESYNCLIMIT            0x40000000
  #define EFR32_MODEM_CTRL5_RESYNCLIMIT_IDX        30

#define EFR32_MODEM_CTRL6_ADDR                       0x00000030
#define EFR32_MODEM_CTRL6_MASK                       0xc01fffff
  #define EFR32_MODEM_CTRL6_TDREW_IDX              0
  #define EFR32_MODEM_CTRL6_TDREW(v)               ((v) << 0)
  #define EFR32_MODEM_CTRL6_TDREW_SET(x, v)        do { (x) = (((x) & ~0x7f) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_CTRL6_TDREW_GET(x)           (((x) >> 0) & 0x7f)
  #define EFR32_MODEM_CTRL6_PREBASES_IDX           7
  #define EFR32_MODEM_CTRL6_PREBASES(v)            ((v) << 7)
  #define EFR32_MODEM_CTRL6_PREBASES_SET(x, v)     do { (x) = (((x) & ~0x780) | ((v) << 7)); } while(0)
  #define EFR32_MODEM_CTRL6_PREBASES_GET(x)        (((x) >> 7) & 0xf)
  #define EFR32_MODEM_CTRL6_PSTIMABORT0            0x00000800
  #define EFR32_MODEM_CTRL6_PSTIMABORT0_IDX        11
  #define EFR32_MODEM_CTRL6_PSTIMABORT1            0x00001000
  #define EFR32_MODEM_CTRL6_PSTIMABORT1_IDX        12
  #define EFR32_MODEM_CTRL6_PSTIMABORT2            0x00002000
  #define EFR32_MODEM_CTRL6_PSTIMABORT2_IDX        13
  #define EFR32_MODEM_CTRL6_PSTIMABORT3            0x00004000
  #define EFR32_MODEM_CTRL6_PSTIMABORT3_IDX        14
  #define EFR32_MODEM_CTRL6_ARW_IDX                15
  #define EFR32_MODEM_CTRL6_ARW(v)                 ((EFR32_MODEM_CTRL6_ARW_##v) << 15)
  #define EFR32_MODEM_CTRL6_ARW_SET(x, v)          do { (x) = (((x) & ~0x18000) | ((EFR32_MODEM_CTRL6_ARW_##v) << 15)); } while(0)
  #define EFR32_MODEM_CTRL6_ARW_SETVAL(x, v)       do { (x) = (((x) & ~0x18000) | ((v) << 15)); } while(0)
  #define EFR32_MODEM_CTRL6_ARW_GET(x)             (((x) >> 15) & 0x3)
/**  */
    #define EFR32_MODEM_CTRL6_ARW_SMALLWND           0x00000000
/**  */
    #define EFR32_MODEM_CTRL6_ARW_ALWAYS             0x00000001
/**  */
    #define EFR32_MODEM_CTRL6_ARW_NEVER              0x00000002
/**  */
    #define EFR32_MODEM_CTRL6_ARW_PSABORT            0x00000003
  #define EFR32_MODEM_CTRL6_TIMTHRESHGAIN_IDX      17
  #define EFR32_MODEM_CTRL6_TIMTHRESHGAIN(v)       ((v) << 17)
  #define EFR32_MODEM_CTRL6_TIMTHRESHGAIN_SET(x, v) do { (x) = (((x) & ~0xe0000) | ((v) << 17)); } while(0)
  #define EFR32_MODEM_CTRL6_TIMTHRESHGAIN_GET(x)   (((x) >> 17) & 0x7)
  #define EFR32_MODEM_CTRL6_CPLXCORREN             0x00100000
  #define EFR32_MODEM_CTRL6_CPLXCORREN_IDX         20
  #define EFR32_MODEM_CTRL6_RXBRCALCDIS            0x40000000
  #define EFR32_MODEM_CTRL6_RXBRCALCDIS_IDX        30
  #define EFR32_MODEM_CTRL6_DEMODRESTARTALL        0x80000000
  #define EFR32_MODEM_CTRL6_DEMODRESTARTALL_IDX    31

#define EFR32_MODEM_TXBR_ADDR                        0x00000050
#define EFR32_MODEM_TXBR_MASK                        0x00ffffff
/** Tx baudrate numerator. Br = (ModemFreq * txbrnum)/(8 * txbrden) @multiple */
  #define EFR32_MODEM_TXBR_TXBRDEN_IDX             0
  #define EFR32_MODEM_TXBR_TXBRDEN(v)              ((v) << 0)
  #define EFR32_MODEM_TXBR_TXBRDEN_SET(x, v)       do { (x) = (((x) & ~0xffff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_TXBR_TXBRDEN_GET(x)          (((x) >> 0) & 0xffff)
/** Tx baudrate denominator @multiple */
  #define EFR32_MODEM_TXBR_TXBRNUM_IDX             16
  #define EFR32_MODEM_TXBR_TXBRNUM(v)              ((v) << 16)
  #define EFR32_MODEM_TXBR_TXBRNUM_SET(x, v)       do { (x) = (((x) & ~0xff0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_TXBR_TXBRNUM_GET(x)          (((x) >> 16) & 0xff)

#define EFR32_MODEM_RXBR_ADDR                        0x00000054
#define EFR32_MODEM_RXBR_MASK                        0x00001fff
/** Rx baudrate numerator @multiple */
  #define EFR32_MODEM_RXBR_RXBRNUM_IDX             0
  #define EFR32_MODEM_RXBR_RXBRNUM(v)              ((v) << 0)
  #define EFR32_MODEM_RXBR_RXBRNUM_SET(x, v)       do { (x) = (((x) & ~0x1f) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_RXBR_RXBRNUM_GET(x)          (((x) >> 0) & 0x1f)
/** Rx baudrate denominator @multiple */
  #define EFR32_MODEM_RXBR_RXBRDEN_IDX             5
  #define EFR32_MODEM_RXBR_RXBRDEN(v)              ((v) << 5)
  #define EFR32_MODEM_RXBR_RXBRDEN_SET(x, v)       do { (x) = (((x) & ~0x3e0) | ((v) << 5)); } while(0)
  #define EFR32_MODEM_RXBR_RXBRDEN_GET(x)          (((x) >> 5) & 0x1f)
  #define EFR32_MODEM_RXBR_RXBRINT_IDX             10
  #define EFR32_MODEM_RXBR_RXBRINT(v)              ((v) << 10)
  #define EFR32_MODEM_RXBR_RXBRINT_SET(x, v)       do { (x) = (((x) & ~0x1c00) | ((v) << 10)); } while(0)
  #define EFR32_MODEM_RXBR_RXBRINT_GET(x)          (((x) >> 10) & 0x7)

#define EFR32_MODEM_CF_ADDR                          0x00000058
#define EFR32_MODEM_CF_MASK                          0x3fffffff
  #define EFR32_MODEM_CF_DEC0_IDX                  0
  #define EFR32_MODEM_CF_DEC0(v)                   ((EFR32_MODEM_CF_DEC0_##v) << 0)
  #define EFR32_MODEM_CF_DEC0_SET(x, v)            do { (x) = (((x) & ~0x7) | ((EFR32_MODEM_CF_DEC0_##v) << 0)); } while(0)
  #define EFR32_MODEM_CF_DEC0_SETVAL(x, v)         do { (x) = (((x) & ~0x7) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_CF_DEC0_GET(x)               (((x) >> 0) & 0x7)
/**  */
    #define EFR32_MODEM_CF_DEC0_DF3                  0x00000000
/**  */
    #define EFR32_MODEM_CF_DEC0_DF4WIDE              0x00000001
/**  */
    #define EFR32_MODEM_CF_DEC0_DF4NARROW            0x00000002
/**  */
    #define EFR32_MODEM_CF_DEC0_DF8WIDE              0x00000003
/**  */
    #define EFR32_MODEM_CF_DEC0_DF8NARROW            0x00000004
  #define EFR32_MODEM_CF_DEC1_IDX                  3
  #define EFR32_MODEM_CF_DEC1(v)                   ((v) << 3)
  #define EFR32_MODEM_CF_DEC1_SET(x, v)            do { (x) = (((x) & ~0x1fff8) | ((v) << 3)); } while(0)
  #define EFR32_MODEM_CF_DEC1_GET(x)               (((x) >> 3) & 0x3fff)
  #define EFR32_MODEM_CF_DEC2_IDX                  17
  #define EFR32_MODEM_CF_DEC2(v)                   ((v) << 17)
  #define EFR32_MODEM_CF_DEC2_SET(x, v)            do { (x) = (((x) & ~0x7e0000) | ((v) << 17)); } while(0)
  #define EFR32_MODEM_CF_DEC2_GET(x)               (((x) >> 17) & 0x3f)
  #define EFR32_MODEM_CF_CFOSR_IDX                 23
  #define EFR32_MODEM_CF_CFOSR(v)                  ((EFR32_MODEM_CF_CFOSR_##v) << 23)
  #define EFR32_MODEM_CF_CFOSR_SET(x, v)           do { (x) = (((x) & ~0x3800000) | ((EFR32_MODEM_CF_CFOSR_##v) << 23)); } while(0)
  #define EFR32_MODEM_CF_CFOSR_SETVAL(x, v)        do { (x) = (((x) & ~0x3800000) | ((v) << 23)); } while(0)
  #define EFR32_MODEM_CF_CFOSR_GET(x)              (((x) >> 23) & 0x7)
/**  */
    #define EFR32_MODEM_CF_CFOSR_CF7                 0x00000000
/**  */
    #define EFR32_MODEM_CF_CFOSR_CF8                 0x00000001
/**  */
    #define EFR32_MODEM_CF_CFOSR_CF12                0x00000002
/**  */
    #define EFR32_MODEM_CF_CFOSR_CF16                0x00000003
/**  */
    #define EFR32_MODEM_CF_CFOSR_CF32                0x00000004
/**  */
    #define EFR32_MODEM_CF_CFOSR_CF0                 0x00000005
  #define EFR32_MODEM_CF_DEC1GAIN_IDX              26
  #define EFR32_MODEM_CF_DEC1GAIN(v)               ((EFR32_MODEM_CF_DEC1GAIN_##v) << 26)
  #define EFR32_MODEM_CF_DEC1GAIN_SET(x, v)        do { (x) = (((x) & ~0xc000000) | ((EFR32_MODEM_CF_DEC1GAIN_##v) << 26)); } while(0)
  #define EFR32_MODEM_CF_DEC1GAIN_SETVAL(x, v)     do { (x) = (((x) & ~0xc000000) | ((v) << 26)); } while(0)
  #define EFR32_MODEM_CF_DEC1GAIN_GET(x)           (((x) >> 26) & 0x3)
/**  */
    #define EFR32_MODEM_CF_DEC1GAIN_ADD0             0x00000000
/**  */
    #define EFR32_MODEM_CF_DEC1GAIN_ADD6             0x00000001
/**  */
    #define EFR32_MODEM_CF_DEC1GAIN_ADD12            0x00000002
  #define EFR32_MODEM_CF_RESYNCRESETTIMING         0x10000000
  #define EFR32_MODEM_CF_RESYNCRESETTIMING_IDX     28
  #define EFR32_MODEM_CF_RESYNCBYPASS              0x20000000
  #define EFR32_MODEM_CF_RESYNCBYPASS_IDX          29

#define EFR32_MODEM_PRE_ADDR                         0x0000005c
#define EFR32_MODEM_PRE_MASK                         0xffff1fff
/** Preambule pattern @multiple */
  #define EFR32_MODEM_PRE_BASE_IDX                 0
  #define EFR32_MODEM_PRE_BASE(v)                  ((EFR32_MODEM_PRE_BASE_##v) << 0)
  #define EFR32_MODEM_PRE_BASE_SET(x, v)           do { (x) = (((x) & ~0xf) | ((EFR32_MODEM_PRE_BASE_##v) << 0)); } while(0)
  #define EFR32_MODEM_PRE_BASE_SETVAL(x, v)        do { (x) = (((x) & ~0xf) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_PRE_BASE_GET(x)              (((x) >> 0) & 0xf)
/**  */
    #define EFR32_MODEM_PRE_BASE_10                  0x00000001
/**  */
    #define EFR32_MODEM_PRE_BASE_01                  0x00000002
/** Preambule pattern length minus 1 @multiple */
  #define EFR32_MODEM_PRE_BASEBITS_IDX             4
  #define EFR32_MODEM_PRE_BASEBITS(v)              ((v) << 4)
  #define EFR32_MODEM_PRE_BASEBITS_SET(x, v)       do { (x) = (((x) & ~0x30) | ((v) << 4)); } while(0)
  #define EFR32_MODEM_PRE_BASEBITS_GET(x)          (((x) >> 4) & 0x3)
  #define EFR32_MODEM_PRE_PRESYMB4FSK              0x00000040
  #define EFR32_MODEM_PRE_PRESYMB4FSK_IDX          6
  #define EFR32_MODEM_PRE_PREERRORS_IDX            7
  #define EFR32_MODEM_PRE_PREERRORS(v)             ((v) << 7)
  #define EFR32_MODEM_PRE_PREERRORS_SET(x, v)      do { (x) = (((x) & ~0x780) | ((v) << 7)); } while(0)
  #define EFR32_MODEM_PRE_PREERRORS_GET(x)         (((x) >> 7) & 0xf)
  #define EFR32_MODEM_PRE_DSSSPRE                  0x00000800
  #define EFR32_MODEM_PRE_DSSSPRE_IDX              11
  #define EFR32_MODEM_PRE_SYNCSYMB4FSK             0x00001000
  #define EFR32_MODEM_PRE_SYNCSYMB4FSK_IDX         12
/** Number of repetition of preambule pattern @multiple */
  #define EFR32_MODEM_PRE_TXBASES_IDX              16
  #define EFR32_MODEM_PRE_TXBASES(v)               ((v) << 16)
  #define EFR32_MODEM_PRE_TXBASES_SET(x, v)        do { (x) = (((x) & ~0xffff0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_PRE_TXBASES_GET(x)           (((x) >> 16) & 0xffff)

#define EFR32_MODEM_SYNC0_ADDR                       0x00000060
#define EFR32_MODEM_SYNC0_MASK                       0xffffffff
/** Sync word 0. Bits are send LSB first. @multiple */
  #define EFR32_MODEM_SYNC0_SYNC0_IDX              0
  #define EFR32_MODEM_SYNC0_SYNC0(v)               ((v) << 0)
  #define EFR32_MODEM_SYNC0_SYNC0_SET(x, v)        do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_SYNC0_SYNC0_GET(x)           (((x) >> 0) & 0xffffffff)

#define EFR32_MODEM_SYNC1_ADDR                       0x00000064
#define EFR32_MODEM_SYNC1_MASK                       0xffffffff
/** Sync word 1. Bits are send LSB first. @multiple */
  #define EFR32_MODEM_SYNC1_SYNC1_IDX              0
  #define EFR32_MODEM_SYNC1_SYNC1(v)               ((v) << 0)
  #define EFR32_MODEM_SYNC1_SYNC1_SET(x, v)        do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_SYNC1_SYNC1_GET(x)           (((x) >> 0) & 0xffffffff)

#define EFR32_MODEM_TIMING_ADDR                      0x00000078
#define EFR32_MODEM_TIMING_MASK                      0xffffffff
  #define EFR32_MODEM_TIMING_TIMTHRESH_IDX         0
  #define EFR32_MODEM_TIMING_TIMTHRESH(v)          ((v) << 0)
  #define EFR32_MODEM_TIMING_TIMTHRESH_SET(x, v)   do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_TIMING_TIMTHRESH_GET(x)      (((x) >> 0) & 0xff)
  #define EFR32_MODEM_TIMING_TIMINGBASES_IDX       8
  #define EFR32_MODEM_TIMING_TIMINGBASES(v)        ((v) << 8)
  #define EFR32_MODEM_TIMING_TIMINGBASES_SET(x, v) do { (x) = (((x) & ~0xf00) | ((v) << 8)); } while(0)
  #define EFR32_MODEM_TIMING_TIMINGBASES_GET(x)    (((x) >> 8) & 0xf)
  #define EFR32_MODEM_TIMING_ADDTIMSEQ_IDX         12
  #define EFR32_MODEM_TIMING_ADDTIMSEQ(v)          ((v) << 12)
  #define EFR32_MODEM_TIMING_ADDTIMSEQ_SET(x, v)   do { (x) = (((x) & ~0xf000) | ((v) << 12)); } while(0)
  #define EFR32_MODEM_TIMING_ADDTIMSEQ_GET(x)      (((x) >> 12) & 0xf)
  #define EFR32_MODEM_TIMING_TIMSEQINVEN           0x00010000
  #define EFR32_MODEM_TIMING_TIMSEQINVEN_IDX       16
  #define EFR32_MODEM_TIMING_TIMSEQSYNC            0x00020000
  #define EFR32_MODEM_TIMING_TIMSEQSYNC_IDX        17
  #define EFR32_MODEM_TIMING_FDM0THRESH_IDX        18
  #define EFR32_MODEM_TIMING_FDM0THRESH(v)         ((v) << 18)
  #define EFR32_MODEM_TIMING_FDM0THRESH_SET(x, v)  do { (x) = (((x) & ~0x1c0000) | ((v) << 18)); } while(0)
  #define EFR32_MODEM_TIMING_FDM0THRESH_GET(x)     (((x) >> 18) & 0x7)
  #define EFR32_MODEM_TIMING_OFFSUBNUM_IDX         21
  #define EFR32_MODEM_TIMING_OFFSUBNUM(v)          ((v) << 21)
  #define EFR32_MODEM_TIMING_OFFSUBNUM_SET(x, v)   do { (x) = (((x) & ~0x1e00000) | ((v) << 21)); } while(0)
  #define EFR32_MODEM_TIMING_OFFSUBNUM_GET(x)      (((x) >> 21) & 0xf)
  #define EFR32_MODEM_TIMING_OFFSUBDEN_IDX         25
  #define EFR32_MODEM_TIMING_OFFSUBDEN(v)          ((v) << 25)
  #define EFR32_MODEM_TIMING_OFFSUBDEN_SET(x, v)   do { (x) = (((x) & ~0x1e000000) | ((v) << 25)); } while(0)
  #define EFR32_MODEM_TIMING_OFFSUBDEN_GET(x)      (((x) >> 25) & 0xf)
  #define EFR32_MODEM_TIMING_TSAGCDEL              0x20000000
  #define EFR32_MODEM_TIMING_TSAGCDEL_IDX          29
  #define EFR32_MODEM_TIMING_FASTRESYNC_IDX        30
  #define EFR32_MODEM_TIMING_FASTRESYNC(v)         ((EFR32_MODEM_TIMING_FASTRESYNC_##v) << 30)
  #define EFR32_MODEM_TIMING_FASTRESYNC_SET(x, v)  do { (x) = (((x) & ~0xc0000000) | ((EFR32_MODEM_TIMING_FASTRESYNC_##v) << 30)); } while(0)
  #define EFR32_MODEM_TIMING_FASTRESYNC_SETVAL(x, v) do { (x) = (((x) & ~0xc0000000) | ((v) << 30)); } while(0)
  #define EFR32_MODEM_TIMING_FASTRESYNC_GET(x)     (((x) >> 30) & 0x3)
/**  */
    #define EFR32_MODEM_TIMING_FASTRESYNC_DIS        0x00000000
/**  */
    #define EFR32_MODEM_TIMING_FASTRESYNC_PREDET     0x00000001
/**  */
    #define EFR32_MODEM_TIMING_FASTRESYNC_FRAMEDET   0x00000002

#define EFR32_MODEM_DSSS0_ADDR                       0x0000007c
#define EFR32_MODEM_DSSS0_MASK                       0xffffffff
  #define EFR32_MODEM_DSSS0_DSSS0_IDX              0
  #define EFR32_MODEM_DSSS0_DSSS0(v)               ((v) << 0)
  #define EFR32_MODEM_DSSS0_DSSS0_SET(x, v)        do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_DSSS0_DSSS0_GET(x)           (((x) >> 0) & 0xffffffff)

#define EFR32_MODEM_MODINDEX_ADDR                    0x00000080
#define EFR32_MODEM_MODINDEX_MASK                    0x003f03ff
  #define EFR32_MODEM_MODINDEX_MODINDEXM_IDX       0
  #define EFR32_MODEM_MODINDEX_MODINDEXM(v)        ((v) << 0)
  #define EFR32_MODEM_MODINDEX_MODINDEXM_SET(x, v) do { (x) = (((x) & ~0x1f) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_MODINDEX_MODINDEXM_GET(x)    (((x) >> 0) & 0x1f)
  #define EFR32_MODEM_MODINDEX_MODINDEXE_IDX       5
  #define EFR32_MODEM_MODINDEX_MODINDEXE(v)        ((v) << 5)
  #define EFR32_MODEM_MODINDEX_MODINDEXE_SET(x, v) do { (x) = (((x) & ~0x3e0) | ((v) << 5)); } while(0)
  #define EFR32_MODEM_MODINDEX_MODINDEXE_GET(x)    (((x) >> 5) & 0x1f)
  #define EFR32_MODEM_MODINDEX_FREQGAINE_IDX       16
  #define EFR32_MODEM_MODINDEX_FREQGAINE(v)        ((v) << 16)
  #define EFR32_MODEM_MODINDEX_FREQGAINE_SET(x, v) do { (x) = (((x) & ~0x70000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_MODINDEX_FREQGAINE_GET(x)    (((x) >> 16) & 0x7)
  #define EFR32_MODEM_MODINDEX_FREQGAINM_IDX       19
  #define EFR32_MODEM_MODINDEX_FREQGAINM(v)        ((v) << 19)
  #define EFR32_MODEM_MODINDEX_FREQGAINM_SET(x, v) do { (x) = (((x) & ~0x380000) | ((v) << 19)); } while(0)
  #define EFR32_MODEM_MODINDEX_FREQGAINM_GET(x)    (((x) >> 19) & 0x7)

#define EFR32_MODEM_AFC_ADDR                         0x00000084
#define EFR32_MODEM_AFC_MASK                         0x1ffffdff
  #define EFR32_MODEM_AFC_AFCSCALEM_IDX            0
  #define EFR32_MODEM_AFC_AFCSCALEM(v)             ((v) << 0)
  #define EFR32_MODEM_AFC_AFCSCALEM_SET(x, v)      do { (x) = (((x) & ~0x1f) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_AFC_AFCSCALEM_GET(x)         (((x) >> 0) & 0x1f)
  #define EFR32_MODEM_AFC_AFCSCALEE_IDX            5
  #define EFR32_MODEM_AFC_AFCSCALEE(v)             ((v) << 5)
  #define EFR32_MODEM_AFC_AFCSCALEE_SET(x, v)      do { (x) = (((x) & ~0x1e0) | ((v) << 5)); } while(0)
  #define EFR32_MODEM_AFC_AFCSCALEE_GET(x)         (((x) >> 5) & 0xf)
  #define EFR32_MODEM_AFC_AFCRXMODE_IDX            10
  #define EFR32_MODEM_AFC_AFCRXMODE(v)             ((EFR32_MODEM_AFC_AFCRXMODE_##v) << 10)
  #define EFR32_MODEM_AFC_AFCRXMODE_SET(x, v)      do { (x) = (((x) & ~0x1c00) | ((EFR32_MODEM_AFC_AFCRXMODE_##v) << 10)); } while(0)
  #define EFR32_MODEM_AFC_AFCRXMODE_SETVAL(x, v)   do { (x) = (((x) & ~0x1c00) | ((v) << 10)); } while(0)
  #define EFR32_MODEM_AFC_AFCRXMODE_GET(x)         (((x) >> 10) & 0x7)
/**  */
    #define EFR32_MODEM_AFC_AFCRXMODE_DIS            0x00000000
/**  */
    #define EFR32_MODEM_AFC_AFCRXMODE_FREE           0x00000001
/**  */
    #define EFR32_MODEM_AFC_AFCRXMODE_FREEPRESTART   0x00000002
/**  */
    #define EFR32_MODEM_AFC_AFCRXMODE_TIMLOCK        0x00000003
/**  */
    #define EFR32_MODEM_AFC_AFCRXMODE_PRELOCK        0x00000004
/**  */
    #define EFR32_MODEM_AFC_AFCRXMODE_FRAMELOCK      0x00000005
/**  */
    #define EFR32_MODEM_AFC_AFCRXMODE_FRAMELOCKPRESTART 0x00000006
  #define EFR32_MODEM_AFC_AFCTXMODE_IDX            13
  #define EFR32_MODEM_AFC_AFCTXMODE(v)             ((EFR32_MODEM_AFC_AFCTXMODE_##v) << 13)
  #define EFR32_MODEM_AFC_AFCTXMODE_SET(x, v)      do { (x) = (((x) & ~0x6000) | ((EFR32_MODEM_AFC_AFCTXMODE_##v) << 13)); } while(0)
  #define EFR32_MODEM_AFC_AFCTXMODE_SETVAL(x, v)   do { (x) = (((x) & ~0x6000) | ((v) << 13)); } while(0)
  #define EFR32_MODEM_AFC_AFCTXMODE_GET(x)         (((x) >> 13) & 0x3)
/**  */
    #define EFR32_MODEM_AFC_AFCTXMODE_DIS            0x00000000
/**  */
    #define EFR32_MODEM_AFC_AFCTXMODE_PRELOCK        0x00000001
/**  */
    #define EFR32_MODEM_AFC_AFCTXMODE_FRAMELOCK      0x00000002
  #define EFR32_MODEM_AFC_AFCRXCLR                 0x00008000
  #define EFR32_MODEM_AFC_AFCRXCLR_IDX             15
  #define EFR32_MODEM_AFC_AFCDEL_IDX               16
  #define EFR32_MODEM_AFC_AFCDEL(v)                ((v) << 16)
  #define EFR32_MODEM_AFC_AFCDEL_SET(x, v)         do { (x) = (((x) & ~0x1f0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_AFC_AFCDEL_GET(x)            (((x) >> 16) & 0x1f)
  #define EFR32_MODEM_AFC_AFCAVGPER_IDX            21
  #define EFR32_MODEM_AFC_AFCAVGPER(v)             ((v) << 21)
  #define EFR32_MODEM_AFC_AFCAVGPER_SET(x, v)      do { (x) = (((x) & ~0xe00000) | ((v) << 21)); } while(0)
  #define EFR32_MODEM_AFC_AFCAVGPER_GET(x)         (((x) >> 21) & 0x7)
  #define EFR32_MODEM_AFC_AFCLIMRESET              0x01000000
  #define EFR32_MODEM_AFC_AFCLIMRESET_IDX          24
  #define EFR32_MODEM_AFC_AFCONESHOT               0x02000000
  #define EFR32_MODEM_AFC_AFCONESHOT_IDX           25
  #define EFR32_MODEM_AFC_AFCENINTCOMP             0x04000000
  #define EFR32_MODEM_AFC_AFCENINTCOMP_IDX         26
  #define EFR32_MODEM_AFC_AFCDSAFREQOFFEST         0x08000000
  #define EFR32_MODEM_AFC_AFCDSAFREQOFFEST_IDX     27
  #define EFR32_MODEM_AFC_AFCDELDET                0x10000000
  #define EFR32_MODEM_AFC_AFCDELDET_IDX            28

#define EFR32_MODEM_AFCADJLIM_ADDR                   0x00000088
#define EFR32_MODEM_AFCADJLIM_MASK                   0x0003ffff
  #define EFR32_MODEM_AFCADJLIM_AFCADJLIM_IDX      0
  #define EFR32_MODEM_AFCADJLIM_AFCADJLIM(v)       ((v) << 0)
  #define EFR32_MODEM_AFCADJLIM_AFCADJLIM_SET(x, v) do { (x) = (((x) & ~0x3ffff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_AFCADJLIM_AFCADJLIM_GET(x)   (((x) >> 0) & 0x3ffff)

#define EFR32_MODEM_SHAPING0_ADDR                    0x0000008c
#define EFR32_MODEM_SHAPING0_MASK                    0xffffffff
  #define EFR32_MODEM_SHAPING0_COEFF0_IDX          0
  #define EFR32_MODEM_SHAPING0_COEFF0(v)           ((v) << 0)
  #define EFR32_MODEM_SHAPING0_COEFF0_SET(x, v)    do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_SHAPING0_COEFF0_GET(x)       (((x) >> 0) & 0xff)
  #define EFR32_MODEM_SHAPING0_COEFF1_IDX          8
  #define EFR32_MODEM_SHAPING0_COEFF1(v)           ((v) << 8)
  #define EFR32_MODEM_SHAPING0_COEFF1_SET(x, v)    do { (x) = (((x) & ~0xff00) | ((v) << 8)); } while(0)
  #define EFR32_MODEM_SHAPING0_COEFF1_GET(x)       (((x) >> 8) & 0xff)
  #define EFR32_MODEM_SHAPING0_COEFF2_IDX          16
  #define EFR32_MODEM_SHAPING0_COEFF2(v)           ((v) << 16)
  #define EFR32_MODEM_SHAPING0_COEFF2_SET(x, v)    do { (x) = (((x) & ~0xff0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_SHAPING0_COEFF2_GET(x)       (((x) >> 16) & 0xff)
  #define EFR32_MODEM_SHAPING0_COEFF3_IDX          24
  #define EFR32_MODEM_SHAPING0_COEFF3(v)           ((v) << 24)
  #define EFR32_MODEM_SHAPING0_COEFF3_SET(x, v)    do { (x) = (((x) & ~0xff000000) | ((v) << 24)); } while(0)
  #define EFR32_MODEM_SHAPING0_COEFF3_GET(x)       (((x) >> 24) & 0xff)

#define EFR32_MODEM_SHAPING1_ADDR                    0x00000090
#define EFR32_MODEM_SHAPING1_MASK                    0xffffffff
  #define EFR32_MODEM_SHAPING1_COEFF4_IDX          0
  #define EFR32_MODEM_SHAPING1_COEFF4(v)           ((v) << 0)
  #define EFR32_MODEM_SHAPING1_COEFF4_SET(x, v)    do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_SHAPING1_COEFF4_GET(x)       (((x) >> 0) & 0xff)
  #define EFR32_MODEM_SHAPING1_COEFF5_IDX          8
  #define EFR32_MODEM_SHAPING1_COEFF5(v)           ((v) << 8)
  #define EFR32_MODEM_SHAPING1_COEFF5_SET(x, v)    do { (x) = (((x) & ~0xff00) | ((v) << 8)); } while(0)
  #define EFR32_MODEM_SHAPING1_COEFF5_GET(x)       (((x) >> 8) & 0xff)
  #define EFR32_MODEM_SHAPING1_COEFF6_IDX          16
  #define EFR32_MODEM_SHAPING1_COEFF6(v)           ((v) << 16)
  #define EFR32_MODEM_SHAPING1_COEFF6_SET(x, v)    do { (x) = (((x) & ~0xff0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_SHAPING1_COEFF6_GET(x)       (((x) >> 16) & 0xff)
  #define EFR32_MODEM_SHAPING1_COEFF7_IDX          24
  #define EFR32_MODEM_SHAPING1_COEFF7(v)           ((v) << 24)
  #define EFR32_MODEM_SHAPING1_COEFF7_SET(x, v)    do { (x) = (((x) & ~0xff000000) | ((v) << 24)); } while(0)
  #define EFR32_MODEM_SHAPING1_COEFF7_GET(x)       (((x) >> 24) & 0xff)

#define EFR32_MODEM_SHAPING2_ADDR                    0x00000094
#define EFR32_MODEM_SHAPING2_MASK                    0xffffffff
  #define EFR32_MODEM_SHAPING2_COEFF8_IDX          0
  #define EFR32_MODEM_SHAPING2_COEFF8(v)           ((v) << 0)
  #define EFR32_MODEM_SHAPING2_COEFF8_SET(x, v)    do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_SHAPING2_COEFF8_GET(x)       (((x) >> 0) & 0xff)
  #define EFR32_MODEM_SHAPING2_COEFF9_IDX          8
  #define EFR32_MODEM_SHAPING2_COEFF9(v)           ((v) << 8)
  #define EFR32_MODEM_SHAPING2_COEFF9_SET(x, v)    do { (x) = (((x) & ~0xff00) | ((v) << 8)); } while(0)
  #define EFR32_MODEM_SHAPING2_COEFF9_GET(x)       (((x) >> 8) & 0xff)
  #define EFR32_MODEM_SHAPING2_COEFF10_IDX         16
  #define EFR32_MODEM_SHAPING2_COEFF10(v)          ((v) << 16)
  #define EFR32_MODEM_SHAPING2_COEFF10_SET(x, v)   do { (x) = (((x) & ~0xff0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_SHAPING2_COEFF10_GET(x)      (((x) >> 16) & 0xff)
  #define EFR32_MODEM_SHAPING2_COEFF11_IDX         24
  #define EFR32_MODEM_SHAPING2_COEFF11(v)          ((v) << 24)
  #define EFR32_MODEM_SHAPING2_COEFF11_SET(x, v)   do { (x) = (((x) & ~0xff000000) | ((v) << 24)); } while(0)
  #define EFR32_MODEM_SHAPING2_COEFF11_GET(x)      (((x) >> 24) & 0xff)

#define EFR32_MODEM_SHAPING3_ADDR                    0x00000098
#define EFR32_MODEM_SHAPING3_MASK                    0xffffffff
  #define EFR32_MODEM_SHAPING3_COEFF12_IDX         0
  #define EFR32_MODEM_SHAPING3_COEFF12(v)          ((v) << 0)
  #define EFR32_MODEM_SHAPING3_COEFF12_SET(x, v)   do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_SHAPING3_COEFF12_GET(x)      (((x) >> 0) & 0xff)
  #define EFR32_MODEM_SHAPING3_COEFF13_IDX         8
  #define EFR32_MODEM_SHAPING3_COEFF13(v)          ((v) << 8)
  #define EFR32_MODEM_SHAPING3_COEFF13_SET(x, v)   do { (x) = (((x) & ~0xff00) | ((v) << 8)); } while(0)
  #define EFR32_MODEM_SHAPING3_COEFF13_GET(x)      (((x) >> 8) & 0xff)
  #define EFR32_MODEM_SHAPING3_COEFF14_IDX         16
  #define EFR32_MODEM_SHAPING3_COEFF14(v)          ((v) << 16)
  #define EFR32_MODEM_SHAPING3_COEFF14_SET(x, v)   do { (x) = (((x) & ~0xff0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_SHAPING3_COEFF14_GET(x)      (((x) >> 16) & 0xff)
  #define EFR32_MODEM_SHAPING3_COEFF15_IDX         24
  #define EFR32_MODEM_SHAPING3_COEFF15(v)          ((v) << 24)
  #define EFR32_MODEM_SHAPING3_COEFF15_SET(x, v)   do { (x) = (((x) & ~0xff000000) | ((v) << 24)); } while(0)
  #define EFR32_MODEM_SHAPING3_COEFF15_GET(x)      (((x) >> 24) & 0xff)

#define EFR32_MODEM_SHAPING4_ADDR                    0x0000009c
#define EFR32_MODEM_SHAPING4_MASK                    0xffffffff
  #define EFR32_MODEM_SHAPING4_COEFF16_IDX         0
  #define EFR32_MODEM_SHAPING4_COEFF16(v)          ((v) << 0)
  #define EFR32_MODEM_SHAPING4_COEFF16_SET(x, v)   do { (x) = (((x) & ~0x3f) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_SHAPING4_COEFF16_GET(x)      (((x) >> 0) & 0x3f)
  #define EFR32_MODEM_SHAPING4_COEFF17_IDX         6
  #define EFR32_MODEM_SHAPING4_COEFF17(v)          ((v) << 6)
  #define EFR32_MODEM_SHAPING4_COEFF17_SET(x, v)   do { (x) = (((x) & ~0xfc0) | ((v) << 6)); } while(0)
  #define EFR32_MODEM_SHAPING4_COEFF17_GET(x)      (((x) >> 6) & 0x3f)
  #define EFR32_MODEM_SHAPING4_COEFF18_IDX         12
  #define EFR32_MODEM_SHAPING4_COEFF18(v)          ((v) << 12)
  #define EFR32_MODEM_SHAPING4_COEFF18_SET(x, v)   do { (x) = (((x) & ~0x3f000) | ((v) << 12)); } while(0)
  #define EFR32_MODEM_SHAPING4_COEFF18_GET(x)      (((x) >> 12) & 0x3f)
  #define EFR32_MODEM_SHAPING4_COEFF19_IDX         18
  #define EFR32_MODEM_SHAPING4_COEFF19(v)          ((v) << 18)
  #define EFR32_MODEM_SHAPING4_COEFF19_SET(x, v)   do { (x) = (((x) & ~0x7c0000) | ((v) << 18)); } while(0)
  #define EFR32_MODEM_SHAPING4_COEFF19_GET(x)      (((x) >> 18) & 0x1f)
  #define EFR32_MODEM_SHAPING4_COEFF20_IDX         23
  #define EFR32_MODEM_SHAPING4_COEFF20(v)          ((v) << 23)
  #define EFR32_MODEM_SHAPING4_COEFF20_SET(x, v)   do { (x) = (((x) & ~0xf800000) | ((v) << 23)); } while(0)
  #define EFR32_MODEM_SHAPING4_COEFF20_GET(x)      (((x) >> 23) & 0x1f)
  #define EFR32_MODEM_SHAPING4_COEFF21_IDX         28
  #define EFR32_MODEM_SHAPING4_COEFF21(v)          ((v) << 28)
  #define EFR32_MODEM_SHAPING4_COEFF21_SET(x, v)   do { (x) = (((x) & ~0xf0000000) | ((v) << 28)); } while(0)
  #define EFR32_MODEM_SHAPING4_COEFF21_GET(x)      (((x) >> 28) & 0xf)

#define EFR32_MODEM_SHAPING5_ADDR                    0x000000a0
#define EFR32_MODEM_SHAPING5_MASK                    0xffffffff
  #define EFR32_MODEM_SHAPING5_COEFF22_IDX         0
  #define EFR32_MODEM_SHAPING5_COEFF22(v)          ((v) << 0)
  #define EFR32_MODEM_SHAPING5_COEFF22_SET(x, v)   do { (x) = (((x) & ~0xf) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_SHAPING5_COEFF22_GET(x)      (((x) >> 0) & 0xf)
  #define EFR32_MODEM_SHAPING5_COEFF23_IDX         4
  #define EFR32_MODEM_SHAPING5_COEFF23(v)          ((v) << 4)
  #define EFR32_MODEM_SHAPING5_COEFF23_SET(x, v)   do { (x) = (((x) & ~0xf0) | ((v) << 4)); } while(0)
  #define EFR32_MODEM_SHAPING5_COEFF23_GET(x)      (((x) >> 4) & 0xf)
  #define EFR32_MODEM_SHAPING5_COEFF24_IDX         8
  #define EFR32_MODEM_SHAPING5_COEFF24(v)          ((v) << 8)
  #define EFR32_MODEM_SHAPING5_COEFF24_SET(x, v)   do { (x) = (((x) & ~0xf00) | ((v) << 8)); } while(0)
  #define EFR32_MODEM_SHAPING5_COEFF24_GET(x)      (((x) >> 8) & 0xf)
  #define EFR32_MODEM_SHAPING5_COEFF25_IDX         12
  #define EFR32_MODEM_SHAPING5_COEFF25(v)          ((v) << 12)
  #define EFR32_MODEM_SHAPING5_COEFF25_SET(x, v)   do { (x) = (((x) & ~0xf000) | ((v) << 12)); } while(0)
  #define EFR32_MODEM_SHAPING5_COEFF25_GET(x)      (((x) >> 12) & 0xf)
  #define EFR32_MODEM_SHAPING5_COEFF26_IDX         16
  #define EFR32_MODEM_SHAPING5_COEFF26(v)          ((v) << 16)
  #define EFR32_MODEM_SHAPING5_COEFF26_SET(x, v)   do { (x) = (((x) & ~0xf0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_SHAPING5_COEFF26_GET(x)      (((x) >> 16) & 0xf)
  #define EFR32_MODEM_SHAPING5_COEFF27_IDX         20
  #define EFR32_MODEM_SHAPING5_COEFF27(v)          ((v) << 20)
  #define EFR32_MODEM_SHAPING5_COEFF27_SET(x, v)   do { (x) = (((x) & ~0xf00000) | ((v) << 20)); } while(0)
  #define EFR32_MODEM_SHAPING5_COEFF27_GET(x)      (((x) >> 20) & 0xf)
  #define EFR32_MODEM_SHAPING5_COEFF28_IDX         24
  #define EFR32_MODEM_SHAPING5_COEFF28(v)          ((v) << 24)
  #define EFR32_MODEM_SHAPING5_COEFF28_SET(x, v)   do { (x) = (((x) & ~0xf000000) | ((v) << 24)); } while(0)
  #define EFR32_MODEM_SHAPING5_COEFF28_GET(x)      (((x) >> 24) & 0xf)
  #define EFR32_MODEM_SHAPING5_COEFF29_IDX         28
  #define EFR32_MODEM_SHAPING5_COEFF29(v)          ((v) << 28)
  #define EFR32_MODEM_SHAPING5_COEFF29_SET(x, v)   do { (x) = (((x) & ~0xf0000000) | ((v) << 28)); } while(0)
  #define EFR32_MODEM_SHAPING5_COEFF29_GET(x)      (((x) >> 28) & 0xf)

#define EFR32_MODEM_SHAPING6_ADDR                    0x000000a4
#define EFR32_MODEM_SHAPING6_MASK                    0xffffffff
  #define EFR32_MODEM_SHAPING6_COEFF30_IDX         0
  #define EFR32_MODEM_SHAPING6_COEFF30(v)          ((v) << 0)
  #define EFR32_MODEM_SHAPING6_COEFF30_SET(x, v)   do { (x) = (((x) & ~0xf) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_SHAPING6_COEFF30_GET(x)      (((x) >> 0) & 0xf)
  #define EFR32_MODEM_SHAPING6_COEFF31_IDX         4
  #define EFR32_MODEM_SHAPING6_COEFF31(v)          ((v) << 4)
  #define EFR32_MODEM_SHAPING6_COEFF31_SET(x, v)   do { (x) = (((x) & ~0xf0) | ((v) << 4)); } while(0)
  #define EFR32_MODEM_SHAPING6_COEFF31_GET(x)      (((x) >> 4) & 0xf)
  #define EFR32_MODEM_SHAPING6_COEFF32_IDX         8
  #define EFR32_MODEM_SHAPING6_COEFF32(v)          ((v) << 8)
  #define EFR32_MODEM_SHAPING6_COEFF32_SET(x, v)   do { (x) = (((x) & ~0x700) | ((v) << 8)); } while(0)
  #define EFR32_MODEM_SHAPING6_COEFF32_GET(x)      (((x) >> 8) & 0x7)
  #define EFR32_MODEM_SHAPING6_COEFF33_IDX         11
  #define EFR32_MODEM_SHAPING6_COEFF33(v)          ((v) << 11)
  #define EFR32_MODEM_SHAPING6_COEFF33_SET(x, v)   do { (x) = (((x) & ~0x3800) | ((v) << 11)); } while(0)
  #define EFR32_MODEM_SHAPING6_COEFF33_GET(x)      (((x) >> 11) & 0x7)
  #define EFR32_MODEM_SHAPING6_COEFF34_IDX         14
  #define EFR32_MODEM_SHAPING6_COEFF34(v)          ((v) << 14)
  #define EFR32_MODEM_SHAPING6_COEFF34_SET(x, v)   do { (x) = (((x) & ~0x1c000) | ((v) << 14)); } while(0)
  #define EFR32_MODEM_SHAPING6_COEFF34_GET(x)      (((x) >> 14) & 0x7)
  #define EFR32_MODEM_SHAPING6_COEFF35_IDX         17
  #define EFR32_MODEM_SHAPING6_COEFF35(v)          ((v) << 17)
  #define EFR32_MODEM_SHAPING6_COEFF35_SET(x, v)   do { (x) = (((x) & ~0xe0000) | ((v) << 17)); } while(0)
  #define EFR32_MODEM_SHAPING6_COEFF35_GET(x)      (((x) >> 17) & 0x7)
  #define EFR32_MODEM_SHAPING6_COEFF36_IDX         20
  #define EFR32_MODEM_SHAPING6_COEFF36(v)          ((v) << 20)
  #define EFR32_MODEM_SHAPING6_COEFF36_SET(x, v)   do { (x) = (((x) & ~0x700000) | ((v) << 20)); } while(0)
  #define EFR32_MODEM_SHAPING6_COEFF36_GET(x)      (((x) >> 20) & 0x7)
  #define EFR32_MODEM_SHAPING6_COEFF37_IDX         23
  #define EFR32_MODEM_SHAPING6_COEFF37(v)          ((v) << 23)
  #define EFR32_MODEM_SHAPING6_COEFF37_SET(x, v)   do { (x) = (((x) & ~0x3800000) | ((v) << 23)); } while(0)
  #define EFR32_MODEM_SHAPING6_COEFF37_GET(x)      (((x) >> 23) & 0x7)
  #define EFR32_MODEM_SHAPING6_COEFF38_IDX         26
  #define EFR32_MODEM_SHAPING6_COEFF38(v)          ((v) << 26)
  #define EFR32_MODEM_SHAPING6_COEFF38_SET(x, v)   do { (x) = (((x) & ~0x1c000000) | ((v) << 26)); } while(0)
  #define EFR32_MODEM_SHAPING6_COEFF38_GET(x)      (((x) >> 26) & 0x7)
  #define EFR32_MODEM_SHAPING6_COEFF39_IDX         29
  #define EFR32_MODEM_SHAPING6_COEFF39(v)          ((v) << 29)
  #define EFR32_MODEM_SHAPING6_COEFF39_SET(x, v)   do { (x) = (((x) & ~0xe0000000) | ((v) << 29)); } while(0)
  #define EFR32_MODEM_SHAPING6_COEFF39_GET(x)      (((x) >> 29) & 0x7)

#define EFR32_MODEM_RAMPCTRL_ADDR                    0x000000b8
#define EFR32_MODEM_RAMPCTRL_MASK                    0xff800fff
  #define EFR32_MODEM_RAMPCTRL_RAMPRATE0_IDX       0
  #define EFR32_MODEM_RAMPCTRL_RAMPRATE0(v)        ((v) << 0)
  #define EFR32_MODEM_RAMPCTRL_RAMPRATE0_SET(x, v) do { (x) = (((x) & ~0xf) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_RAMPCTRL_RAMPRATE0_GET(x)    (((x) >> 0) & 0xf)
  #define EFR32_MODEM_RAMPCTRL_RAMPRATE1_IDX       4
  #define EFR32_MODEM_RAMPCTRL_RAMPRATE1(v)        ((v) << 4)
  #define EFR32_MODEM_RAMPCTRL_RAMPRATE1_SET(x, v) do { (x) = (((x) & ~0xf0) | ((v) << 4)); } while(0)
  #define EFR32_MODEM_RAMPCTRL_RAMPRATE1_GET(x)    (((x) >> 4) & 0xf)
  #define EFR32_MODEM_RAMPCTRL_RAMPRATE2_IDX       8
  #define EFR32_MODEM_RAMPCTRL_RAMPRATE2(v)        ((v) << 8)
  #define EFR32_MODEM_RAMPCTRL_RAMPRATE2_SET(x, v) do { (x) = (((x) & ~0xf00) | ((v) << 8)); } while(0)
  #define EFR32_MODEM_RAMPCTRL_RAMPRATE2_GET(x)    (((x) >> 8) & 0xf)
  #define EFR32_MODEM_RAMPCTRL_RAMPDIS             0x00800000
  #define EFR32_MODEM_RAMPCTRL_RAMPDIS_IDX         23
  #define EFR32_MODEM_RAMPCTRL_RAMPVAL_IDX         24
  #define EFR32_MODEM_RAMPCTRL_RAMPVAL(v)          ((v) << 24)
  #define EFR32_MODEM_RAMPCTRL_RAMPVAL_SET(x, v)   do { (x) = (((x) & ~0xff000000) | ((v) << 24)); } while(0)
  #define EFR32_MODEM_RAMPCTRL_RAMPVAL_GET(x)      (((x) >> 24) & 0xff)

#define EFR32_MODEM_RAMPLEV_ADDR                     0x000000bc
#define EFR32_MODEM_RAMPLEV_MASK                     0x00ffffff
  #define EFR32_MODEM_RAMPLEV_RAMPLEV0_IDX         0
  #define EFR32_MODEM_RAMPLEV_RAMPLEV0(v)          ((v) << 0)
  #define EFR32_MODEM_RAMPLEV_RAMPLEV0_SET(x, v)   do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_RAMPLEV_RAMPLEV0_GET(x)      (((x) >> 0) & 0xff)
  #define EFR32_MODEM_RAMPLEV_RAMPLEV1_IDX         8
  #define EFR32_MODEM_RAMPLEV_RAMPLEV1(v)          ((v) << 8)
  #define EFR32_MODEM_RAMPLEV_RAMPLEV1_SET(x, v)   do { (x) = (((x) & ~0xff00) | ((v) << 8)); } while(0)
  #define EFR32_MODEM_RAMPLEV_RAMPLEV1_GET(x)      (((x) >> 8) & 0xff)
  #define EFR32_MODEM_RAMPLEV_RAMPLEV2_IDX         16
  #define EFR32_MODEM_RAMPLEV_RAMPLEV2(v)          ((v) << 16)
  #define EFR32_MODEM_RAMPLEV_RAMPLEV2_SET(x, v)   do { (x) = (((x) & ~0xff0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_RAMPLEV_RAMPLEV2_GET(x)      (((x) >> 16) & 0xff)

#define EFR32_MODEM_ROUTEPEN_ADDR                    0x000000c0
#define EFR32_MODEM_ROUTEPEN_MASK                    0x0000001f
  #define EFR32_MODEM_ROUTEPEN_DINPEN              0x00000001
  #define EFR32_MODEM_ROUTEPEN_DINPEN_IDX          0
  #define EFR32_MODEM_ROUTEPEN_DOUTPEN             0x00000002
  #define EFR32_MODEM_ROUTEPEN_DOUTPEN_IDX         1
  #define EFR32_MODEM_ROUTEPEN_DCLKPEN             0x00000004
  #define EFR32_MODEM_ROUTEPEN_DCLKPEN_IDX         2
  #define EFR32_MODEM_ROUTEPEN_ANT0PEN             0x00000008
  #define EFR32_MODEM_ROUTEPEN_ANT0PEN_IDX         3
  #define EFR32_MODEM_ROUTEPEN_ANT1PEN             0x00000010
  #define EFR32_MODEM_ROUTEPEN_ANT1PEN_IDX         4

#define EFR32_MODEM_ROUTELOC0_ADDR                   0x000000c4
#define EFR32_MODEM_ROUTELOC0_MASK                   0x003f3f3f
  #define EFR32_MODEM_ROUTELOC0_DINLOC_IDX         0
  #define EFR32_MODEM_ROUTELOC0_DINLOC(v)          ((v) << 0)
  #define EFR32_MODEM_ROUTELOC0_DINLOC_SET(x, v)   do { (x) = (((x) & ~0x3f) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_ROUTELOC0_DINLOC_GET(x)      (((x) >> 0) & 0x3f)
  #define EFR32_MODEM_ROUTELOC0_DOUTLOC_IDX        8
  #define EFR32_MODEM_ROUTELOC0_DOUTLOC(v)         ((v) << 8)
  #define EFR32_MODEM_ROUTELOC0_DOUTLOC_SET(x, v)  do { (x) = (((x) & ~0x3f00) | ((v) << 8)); } while(0)
  #define EFR32_MODEM_ROUTELOC0_DOUTLOC_GET(x)     (((x) >> 8) & 0x3f)
  #define EFR32_MODEM_ROUTELOC0_DCLKLOC_IDX        16
  #define EFR32_MODEM_ROUTELOC0_DCLKLOC(v)         ((v) << 16)
  #define EFR32_MODEM_ROUTELOC0_DCLKLOC_SET(x, v)  do { (x) = (((x) & ~0x3f0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_ROUTELOC0_DCLKLOC_GET(x)     (((x) >> 16) & 0x3f)

#define EFR32_MODEM_ROUTELOC1_ADDR                   0x000000c8
#define EFR32_MODEM_ROUTELOC1_MASK                   0x00003f3f
  #define EFR32_MODEM_ROUTELOC1_ANT0LOC_IDX        0
  #define EFR32_MODEM_ROUTELOC1_ANT0LOC(v)         ((v) << 0)
  #define EFR32_MODEM_ROUTELOC1_ANT0LOC_SET(x, v)  do { (x) = (((x) & ~0x3f) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_ROUTELOC1_ANT0LOC_GET(x)     (((x) >> 0) & 0x3f)
  #define EFR32_MODEM_ROUTELOC1_ANT1LOC_IDX        8
  #define EFR32_MODEM_ROUTELOC1_ANT1LOC(v)         ((v) << 8)
  #define EFR32_MODEM_ROUTELOC1_ANT1LOC_SET(x, v)  do { (x) = (((x) & ~0x3f00) | ((v) << 8)); } while(0)
  #define EFR32_MODEM_ROUTELOC1_ANT1LOC_GET(x)     (((x) >> 8) & 0x3f)

#define EFR32_MODEM_DCCOMP_ADDR                      0x000000d8
#define EFR32_MODEM_DCCOMP_MASK                      0x000001ff
  #define EFR32_MODEM_DCCOMP_DCESTIEN              0x00000001
  #define EFR32_MODEM_DCCOMP_DCESTIEN_IDX          0
  #define EFR32_MODEM_DCCOMP_DCCOMPEN              0x00000002
  #define EFR32_MODEM_DCCOMP_DCCOMPEN_IDX          1
  #define EFR32_MODEM_DCCOMP_DCRSTEN               0x00000004
  #define EFR32_MODEM_DCCOMP_DCRSTEN_IDX           2
  #define EFR32_MODEM_DCCOMP_DCCOMPFREEZE          0x00000008
  #define EFR32_MODEM_DCCOMP_DCCOMPFREEZE_IDX      3
  #define EFR32_MODEM_DCCOMP_DCCOMPGEAR_IDX        4
  #define EFR32_MODEM_DCCOMP_DCCOMPGEAR(v)         ((v) << 4)
  #define EFR32_MODEM_DCCOMP_DCCOMPGEAR_SET(x, v)  do { (x) = (((x) & ~0x70) | ((v) << 4)); } while(0)
  #define EFR32_MODEM_DCCOMP_DCCOMPGEAR_GET(x)     (((x) >> 4) & 0x7)
  #define EFR32_MODEM_DCCOMP_DCLIMIT_IDX           7
  #define EFR32_MODEM_DCCOMP_DCLIMIT(v)            ((EFR32_MODEM_DCCOMP_DCLIMIT_##v) << 7)
  #define EFR32_MODEM_DCCOMP_DCLIMIT_SET(x, v)     do { (x) = (((x) & ~0x180) | ((EFR32_MODEM_DCCOMP_DCLIMIT_##v) << 7)); } while(0)
  #define EFR32_MODEM_DCCOMP_DCLIMIT_SETVAL(x, v)  do { (x) = (((x) & ~0x180) | ((v) << 7)); } while(0)
  #define EFR32_MODEM_DCCOMP_DCLIMIT_GET(x)        (((x) >> 7) & 0x3)
/**  */
    #define EFR32_MODEM_DCCOMP_DCLIMIT_FULLSCALE     0x00000000
/**  */
    #define EFR32_MODEM_DCCOMP_DCLIMIT_FULLSCALEBY4  0x00000001
/**  */
    #define EFR32_MODEM_DCCOMP_DCLIMIT_FULLSCALEBY8  0x00000002
/**  */
    #define EFR32_MODEM_DCCOMP_DCLIMIT_FULLSCALEBY16 0x00000003

#define EFR32_MODEM_DCCOMPFILTINIT_ADDR              0x000000dc
#define EFR32_MODEM_DCCOMPFILTINIT_MASK              0x7fffffff
  #define EFR32_MODEM_DCCOMPFILTINIT_DCCOMPINITVALI_IDX 0
  #define EFR32_MODEM_DCCOMPFILTINIT_DCCOMPINITVALI(v) ((v) << 0)
  #define EFR32_MODEM_DCCOMPFILTINIT_DCCOMPINITVALI_SET(x, v) do { (x) = (((x) & ~0x7fff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_DCCOMPFILTINIT_DCCOMPINITVALI_GET(x) (((x) >> 0) & 0x7fff)
  #define EFR32_MODEM_DCCOMPFILTINIT_DCCOMPINITVALQ_IDX 15
  #define EFR32_MODEM_DCCOMPFILTINIT_DCCOMPINITVALQ(v) ((v) << 15)
  #define EFR32_MODEM_DCCOMPFILTINIT_DCCOMPINITVALQ_SET(x, v) do { (x) = (((x) & ~0x3fff8000) | ((v) << 15)); } while(0)
  #define EFR32_MODEM_DCCOMPFILTINIT_DCCOMPINITVALQ_GET(x) (((x) >> 15) & 0x7fff)
  #define EFR32_MODEM_DCCOMPFILTINIT_DCCOMPINIT    0x40000000
  #define EFR32_MODEM_DCCOMPFILTINIT_DCCOMPINIT_IDX 30

#define EFR32_MODEM_DCESTI_ADDR                      0x000000e0
#define EFR32_MODEM_DCESTI_MASK                      0x3fffffff
  #define EFR32_MODEM_DCESTI_DCCOMPESTIVALI_IDX    0
  #define EFR32_MODEM_DCESTI_DCCOMPESTIVALI(v)     ((v) << 0)
  #define EFR32_MODEM_DCESTI_DCCOMPESTIVALI_SET(x, v) do { (x) = (((x) & ~0x7fff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_DCESTI_DCCOMPESTIVALI_GET(x) (((x) >> 0) & 0x7fff)
  #define EFR32_MODEM_DCESTI_DCCOMPESTIVALQ_IDX    15
  #define EFR32_MODEM_DCESTI_DCCOMPESTIVALQ(v)     ((v) << 15)
  #define EFR32_MODEM_DCESTI_DCCOMPESTIVALQ_SET(x, v) do { (x) = (((x) & ~0x3fff8000) | ((v) << 15)); } while(0)
  #define EFR32_MODEM_DCESTI_DCCOMPESTIVALQ_GET(x) (((x) >> 15) & 0x7fff)

#define EFR32_MODEM_SRCCHF_ADDR                      0x000000e4
#define EFR32_MODEM_SRCCHF_MASK                      0xefff08ff
  #define EFR32_MODEM_SRCCHF_SRCRATIO1_IDX         0
  #define EFR32_MODEM_SRCCHF_SRCRATIO1(v)          ((v) << 0)
  #define EFR32_MODEM_SRCCHF_SRCRATIO1_SET(x, v)   do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_SRCCHF_SRCRATIO1_GET(x)      (((x) >> 0) & 0xff)
  #define EFR32_MODEM_SRCCHF_SRCENABLE1            0x00000800
  #define EFR32_MODEM_SRCCHF_SRCENABLE1_IDX        11
  #define EFR32_MODEM_SRCCHF_SRCRATIO2_IDX         16
  #define EFR32_MODEM_SRCCHF_SRCRATIO2(v)          ((v) << 16)
  #define EFR32_MODEM_SRCCHF_SRCRATIO2_SET(x, v)   do { (x) = (((x) & ~0x7ff0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_SRCCHF_SRCRATIO2_GET(x)      (((x) >> 16) & 0x7ff)
  #define EFR32_MODEM_SRCCHF_SRCENABLE2            0x08000000
  #define EFR32_MODEM_SRCCHF_SRCENABLE2_IDX        27
  #define EFR32_MODEM_SRCCHF_BWSEL_IDX             29
  #define EFR32_MODEM_SRCCHF_BWSEL(v)              ((v) << 29)
  #define EFR32_MODEM_SRCCHF_BWSEL_SET(x, v)       do { (x) = (((x) & ~0x60000000) | ((v) << 29)); } while(0)
  #define EFR32_MODEM_SRCCHF_BWSEL_GET(x)          (((x) >> 29) & 0x3)
  #define EFR32_MODEM_SRCCHF_INTOSR                0x80000000
  #define EFR32_MODEM_SRCCHF_INTOSR_IDX            31

#define EFR32_MODEM_INTAFC_ADDR                      0x000000e8
#define EFR32_MODEM_INTAFC_MASK                      0x00ffffff
  #define EFR32_MODEM_INTAFC_FOEPREAVG0_IDX        0
  #define EFR32_MODEM_INTAFC_FOEPREAVG0(v)         ((v) << 0)
  #define EFR32_MODEM_INTAFC_FOEPREAVG0_SET(x, v)  do { (x) = (((x) & ~0x7) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_INTAFC_FOEPREAVG0_GET(x)     (((x) >> 0) & 0x7)
  #define EFR32_MODEM_INTAFC_FOEPREAVG1_IDX        3
  #define EFR32_MODEM_INTAFC_FOEPREAVG1(v)         ((v) << 3)
  #define EFR32_MODEM_INTAFC_FOEPREAVG1_SET(x, v)  do { (x) = (((x) & ~0x38) | ((v) << 3)); } while(0)
  #define EFR32_MODEM_INTAFC_FOEPREAVG1_GET(x)     (((x) >> 3) & 0x7)
  #define EFR32_MODEM_INTAFC_FOEPREAVG2_IDX        6
  #define EFR32_MODEM_INTAFC_FOEPREAVG2(v)         ((v) << 6)
  #define EFR32_MODEM_INTAFC_FOEPREAVG2_SET(x, v)  do { (x) = (((x) & ~0x1c0) | ((v) << 6)); } while(0)
  #define EFR32_MODEM_INTAFC_FOEPREAVG2_GET(x)     (((x) >> 6) & 0x7)
  #define EFR32_MODEM_INTAFC_FOEPREAVG3_IDX        9
  #define EFR32_MODEM_INTAFC_FOEPREAVG3(v)         ((v) << 9)
  #define EFR32_MODEM_INTAFC_FOEPREAVG3_SET(x, v)  do { (x) = (((x) & ~0xe00) | ((v) << 9)); } while(0)
  #define EFR32_MODEM_INTAFC_FOEPREAVG3_GET(x)     (((x) >> 9) & 0x7)
  #define EFR32_MODEM_INTAFC_FOEPREAVG4_IDX        12
  #define EFR32_MODEM_INTAFC_FOEPREAVG4(v)         ((v) << 12)
  #define EFR32_MODEM_INTAFC_FOEPREAVG4_SET(x, v)  do { (x) = (((x) & ~0x7000) | ((v) << 12)); } while(0)
  #define EFR32_MODEM_INTAFC_FOEPREAVG4_GET(x)     (((x) >> 12) & 0x7)
  #define EFR32_MODEM_INTAFC_FOEPREAVG5_IDX        15
  #define EFR32_MODEM_INTAFC_FOEPREAVG5(v)         ((v) << 15)
  #define EFR32_MODEM_INTAFC_FOEPREAVG5_SET(x, v)  do { (x) = (((x) & ~0x38000) | ((v) << 15)); } while(0)
  #define EFR32_MODEM_INTAFC_FOEPREAVG5_GET(x)     (((x) >> 15) & 0x7)
  #define EFR32_MODEM_INTAFC_FOEPREAVG6_IDX        18
  #define EFR32_MODEM_INTAFC_FOEPREAVG6(v)         ((v) << 18)
  #define EFR32_MODEM_INTAFC_FOEPREAVG6_SET(x, v)  do { (x) = (((x) & ~0x1c0000) | ((v) << 18)); } while(0)
  #define EFR32_MODEM_INTAFC_FOEPREAVG6_GET(x)     (((x) >> 18) & 0x7)
  #define EFR32_MODEM_INTAFC_FOEPREAVG7_IDX        21
  #define EFR32_MODEM_INTAFC_FOEPREAVG7(v)         ((v) << 21)
  #define EFR32_MODEM_INTAFC_FOEPREAVG7_SET(x, v)  do { (x) = (((x) & ~0xe00000) | ((v) << 21)); } while(0)
  #define EFR32_MODEM_INTAFC_FOEPREAVG7_GET(x)     (((x) >> 21) & 0x7)

#define EFR32_MODEM_DSATHD0_ADDR                     0x000000ec
#define EFR32_MODEM_DSATHD0_MASK                     0xffffffff
  #define EFR32_MODEM_DSATHD0_SPIKETHD_IDX         0
  #define EFR32_MODEM_DSATHD0_SPIKETHD(v)          ((v) << 0)
  #define EFR32_MODEM_DSATHD0_SPIKETHD_SET(x, v)   do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_DSATHD0_SPIKETHD_GET(x)      (((x) >> 0) & 0xff)
  #define EFR32_MODEM_DSATHD0_UNMODTHD_IDX         8
  #define EFR32_MODEM_DSATHD0_UNMODTHD(v)          ((v) << 8)
  #define EFR32_MODEM_DSATHD0_UNMODTHD_SET(x, v)   do { (x) = (((x) & ~0x3f00) | ((v) << 8)); } while(0)
  #define EFR32_MODEM_DSATHD0_UNMODTHD_GET(x)      (((x) >> 8) & 0x3f)
  #define EFR32_MODEM_DSATHD0_FDEVMINTHD_IDX       14
  #define EFR32_MODEM_DSATHD0_FDEVMINTHD(v)        ((v) << 14)
  #define EFR32_MODEM_DSATHD0_FDEVMINTHD_SET(x, v) do { (x) = (((x) & ~0xfc000) | ((v) << 14)); } while(0)
  #define EFR32_MODEM_DSATHD0_FDEVMINTHD_GET(x)    (((x) >> 14) & 0x3f)
  #define EFR32_MODEM_DSATHD0_FDEVMAXTHD_IDX       20
  #define EFR32_MODEM_DSATHD0_FDEVMAXTHD(v)        ((v) << 20)
  #define EFR32_MODEM_DSATHD0_FDEVMAXTHD_SET(x, v) do { (x) = (((x) & ~0xfff00000) | ((v) << 20)); } while(0)
  #define EFR32_MODEM_DSATHD0_FDEVMAXTHD_GET(x)    (((x) >> 20) & 0xfff)

#define EFR32_MODEM_DSATHD1_ADDR                     0x000000f0
#define EFR32_MODEM_DSATHD1_MASK                     0x7fffffff
  #define EFR32_MODEM_DSATHD1_POWABSTHD_IDX        0
  #define EFR32_MODEM_DSATHD1_POWABSTHD(v)         ((v) << 0)
  #define EFR32_MODEM_DSATHD1_POWABSTHD_SET(x, v)  do { (x) = (((x) & ~0xffff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_DSATHD1_POWABSTHD_GET(x)     (((x) >> 0) & 0xffff)
  #define EFR32_MODEM_DSATHD1_POWRELTHD_IDX        16
  #define EFR32_MODEM_DSATHD1_POWRELTHD(v)         ((EFR32_MODEM_DSATHD1_POWRELTHD_##v) << 16)
  #define EFR32_MODEM_DSATHD1_POWRELTHD_SET(x, v)  do { (x) = (((x) & ~0x30000) | ((EFR32_MODEM_DSATHD1_POWRELTHD_##v) << 16)); } while(0)
  #define EFR32_MODEM_DSATHD1_POWRELTHD_SETVAL(x, v) do { (x) = (((x) & ~0x30000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_DSATHD1_POWRELTHD_GET(x)     (((x) >> 16) & 0x3)
/**  */
    #define EFR32_MODEM_DSATHD1_POWRELTHD_DISABLED   0x00000000
/**  */
    #define EFR32_MODEM_DSATHD1_POWRELTHD_MODE1      0x00000001
/**  */
    #define EFR32_MODEM_DSATHD1_POWRELTHD_MODE2      0x00000002
/**  */
    #define EFR32_MODEM_DSATHD1_POWRELTHD_MODE3      0x00000003
  #define EFR32_MODEM_DSATHD1_DSARSTCNT_IDX        18
  #define EFR32_MODEM_DSATHD1_DSARSTCNT(v)         ((v) << 18)
  #define EFR32_MODEM_DSATHD1_DSARSTCNT_SET(x, v)  do { (x) = (((x) & ~0x1c0000) | ((v) << 18)); } while(0)
  #define EFR32_MODEM_DSATHD1_DSARSTCNT_GET(x)     (((x) >> 18) & 0x7)
  #define EFR32_MODEM_DSATHD1_RSSIJMPTHD_IDX       21
  #define EFR32_MODEM_DSATHD1_RSSIJMPTHD(v)        ((v) << 21)
  #define EFR32_MODEM_DSATHD1_RSSIJMPTHD_SET(x, v) do { (x) = (((x) & ~0x1e00000) | ((v) << 21)); } while(0)
  #define EFR32_MODEM_DSATHD1_RSSIJMPTHD_GET(x)    (((x) >> 21) & 0xf)
  #define EFR32_MODEM_DSATHD1_FREQLATDLY_IDX       25
  #define EFR32_MODEM_DSATHD1_FREQLATDLY(v)        ((v) << 25)
  #define EFR32_MODEM_DSATHD1_FREQLATDLY_SET(x, v) do { (x) = (((x) & ~0x6000000) | ((v) << 25)); } while(0)
  #define EFR32_MODEM_DSATHD1_FREQLATDLY_GET(x)    (((x) >> 25) & 0x3)
  #define EFR32_MODEM_DSATHD1_PWRFLTBYP            0x08000000
  #define EFR32_MODEM_DSATHD1_PWRFLTBYP_IDX        27
  #define EFR32_MODEM_DSATHD1_AMPFLTBYP            0x10000000
  #define EFR32_MODEM_DSATHD1_AMPFLTBYP_IDX        28
  #define EFR32_MODEM_DSATHD1_PWRDETDIS            0x20000000
  #define EFR32_MODEM_DSATHD1_PWRDETDIS_IDX        29
  #define EFR32_MODEM_DSATHD1_FREQSCALE            0x40000000
  #define EFR32_MODEM_DSATHD1_FREQSCALE_IDX        30

#define EFR32_MODEM_DSACTRL_ADDR                     0x000000f4
#define EFR32_MODEM_DSACTRL_MASK                     0x07ffffff
  #define EFR32_MODEM_DSACTRL_DSAMODE_IDX          0
  #define EFR32_MODEM_DSACTRL_DSAMODE(v)           ((EFR32_MODEM_DSACTRL_DSAMODE_##v) << 0)
  #define EFR32_MODEM_DSACTRL_DSAMODE_SET(x, v)    do { (x) = (((x) & ~0x3) | ((EFR32_MODEM_DSACTRL_DSAMODE_##v) << 0)); } while(0)
  #define EFR32_MODEM_DSACTRL_DSAMODE_SETVAL(x, v) do { (x) = (((x) & ~0x3) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_DSACTRL_DSAMODE_GET(x)       (((x) >> 0) & 0x3)
/**  */
    #define EFR32_MODEM_DSACTRL_DSAMODE_DISABLED     0x00000000
/**  */
    #define EFR32_MODEM_DSACTRL_DSAMODE_ENABLED      0x00000001
  #define EFR32_MODEM_DSACTRL_ARRTHD_IDX           2
  #define EFR32_MODEM_DSACTRL_ARRTHD(v)            ((v) << 2)
  #define EFR32_MODEM_DSACTRL_ARRTHD_SET(x, v)     do { (x) = (((x) & ~0x3c) | ((v) << 2)); } while(0)
  #define EFR32_MODEM_DSACTRL_ARRTHD_GET(x)        (((x) >> 2) & 0xf)
  #define EFR32_MODEM_DSACTRL_ARRTOLERTHD0_IDX     6
  #define EFR32_MODEM_DSACTRL_ARRTOLERTHD0(v)      ((v) << 6)
  #define EFR32_MODEM_DSACTRL_ARRTOLERTHD0_SET(x, v) do { (x) = (((x) & ~0x7c0) | ((v) << 6)); } while(0)
  #define EFR32_MODEM_DSACTRL_ARRTOLERTHD0_GET(x)  (((x) >> 6) & 0x1f)
  #define EFR32_MODEM_DSACTRL_ARRTOLERTHD1_IDX     11
  #define EFR32_MODEM_DSACTRL_ARRTOLERTHD1(v)      ((v) << 11)
  #define EFR32_MODEM_DSACTRL_ARRTOLERTHD1_SET(x, v) do { (x) = (((x) & ~0xf800) | ((v) << 11)); } while(0)
  #define EFR32_MODEM_DSACTRL_ARRTOLERTHD1_GET(x)  (((x) >> 11) & 0x1f)
  #define EFR32_MODEM_DSACTRL_SCHPRD               0x00010000
  #define EFR32_MODEM_DSACTRL_SCHPRD_IDX           16
  #define EFR32_MODEM_DSACTRL_FREQAVGSYM           0x00020000
  #define EFR32_MODEM_DSACTRL_FREQAVGSYM_IDX       17
  #define EFR32_MODEM_DSACTRL_DSARSTON             0x00040000
  #define EFR32_MODEM_DSACTRL_DSARSTON_IDX         18
  #define EFR32_MODEM_DSACTRL_TIMEST               0x00080000
  #define EFR32_MODEM_DSACTRL_TIMEST_IDX           19
  #define EFR32_MODEM_DSACTRL_AGCDEBOUNDLY_IDX     20
  #define EFR32_MODEM_DSACTRL_AGCDEBOUNDLY(v)      ((v) << 20)
  #define EFR32_MODEM_DSACTRL_AGCDEBOUNDLY_SET(x, v) do { (x) = (((x) & ~0x300000) | ((v) << 20)); } while(0)
  #define EFR32_MODEM_DSACTRL_AGCDEBOUNDLY_GET(x)  (((x) >> 20) & 0x3)
  #define EFR32_MODEM_DSACTRL_LOWDUTY_IDX          22
  #define EFR32_MODEM_DSACTRL_LOWDUTY(v)           ((v) << 22)
  #define EFR32_MODEM_DSACTRL_LOWDUTY_SET(x, v)    do { (x) = (((x) & ~0x1c00000) | ((v) << 22)); } while(0)
  #define EFR32_MODEM_DSACTRL_LOWDUTY_GET(x)       (((x) >> 22) & 0x7)
  #define EFR32_MODEM_DSACTRL_RESTORE              0x02000000
  #define EFR32_MODEM_DSACTRL_RESTORE_IDX          25
  #define EFR32_MODEM_DSACTRL_AGCBAUDEN            0x04000000
  #define EFR32_MODEM_DSACTRL_AGCBAUDEN_IDX        26

#define EFR32_MODEM_VITERBIDEMOD_ADDR                0x000000f8
#define EFR32_MODEM_VITERBIDEMOD_MASK                0x7fffffff
  #define EFR32_MODEM_VITERBIDEMOD_VTDEMODEN       0x00000001
  #define EFR32_MODEM_VITERBIDEMOD_VTDEMODEN_IDX   0
  #define EFR32_MODEM_VITERBIDEMOD_HARDDECISION    0x00000002
  #define EFR32_MODEM_VITERBIDEMOD_HARDDECISION_IDX 1
  #define EFR32_MODEM_VITERBIDEMOD_VITERBIKSI1_IDX 2
  #define EFR32_MODEM_VITERBIDEMOD_VITERBIKSI1(v)  ((v) << 2)
  #define EFR32_MODEM_VITERBIDEMOD_VITERBIKSI1_SET(x, v) do { (x) = (((x) & ~0x1fc) | ((v) << 2)); } while(0)
  #define EFR32_MODEM_VITERBIDEMOD_VITERBIKSI1_GET(x) (((x) >> 2) & 0x7f)
  #define EFR32_MODEM_VITERBIDEMOD_VITERBIKSI2_IDX 9
  #define EFR32_MODEM_VITERBIDEMOD_VITERBIKSI2(v)  ((v) << 9)
  #define EFR32_MODEM_VITERBIDEMOD_VITERBIKSI2_SET(x, v) do { (x) = (((x) & ~0xfe00) | ((v) << 9)); } while(0)
  #define EFR32_MODEM_VITERBIDEMOD_VITERBIKSI2_GET(x) (((x) >> 9) & 0x7f)
  #define EFR32_MODEM_VITERBIDEMOD_VITERBIKSI3_IDX 16
  #define EFR32_MODEM_VITERBIDEMOD_VITERBIKSI3(v)  ((v) << 16)
  #define EFR32_MODEM_VITERBIDEMOD_VITERBIKSI3_SET(x, v) do { (x) = (((x) & ~0x3f0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_VITERBIDEMOD_VITERBIKSI3_GET(x) (((x) >> 16) & 0x3f)
  #define EFR32_MODEM_VITERBIDEMOD_SYNTHAFC        0x00400000
  #define EFR32_MODEM_VITERBIDEMOD_SYNTHAFC_IDX    22
  #define EFR32_MODEM_VITERBIDEMOD_CORRCYCLE_IDX   23
  #define EFR32_MODEM_VITERBIDEMOD_CORRCYCLE(v)    ((v) << 23)
  #define EFR32_MODEM_VITERBIDEMOD_CORRCYCLE_SET(x, v) do { (x) = (((x) & ~0x7800000) | ((v) << 23)); } while(0)
  #define EFR32_MODEM_VITERBIDEMOD_CORRCYCLE_GET(x) (((x) >> 23) & 0xf)
  #define EFR32_MODEM_VITERBIDEMOD_CORRSTPSIZE_IDX 27
  #define EFR32_MODEM_VITERBIDEMOD_CORRSTPSIZE(v)  ((v) << 27)
  #define EFR32_MODEM_VITERBIDEMOD_CORRSTPSIZE_SET(x, v) do { (x) = (((x) & ~0x78000000) | ((v) << 27)); } while(0)
  #define EFR32_MODEM_VITERBIDEMOD_CORRSTPSIZE_GET(x) (((x) >> 27) & 0xf)

#define EFR32_MODEM_VTCORRCFG0_ADDR                  0x000000fc
#define EFR32_MODEM_VTCORRCFG0_MASK                  0xffffffff
  #define EFR32_MODEM_VTCORRCFG0_EXPECTPATT_IDX    0
  #define EFR32_MODEM_VTCORRCFG0_EXPECTPATT(v)     ((v) << 0)
  #define EFR32_MODEM_VTCORRCFG0_EXPECTPATT_SET(x, v) do { (x) = (((x) & ~0xfffff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_VTCORRCFG0_EXPECTPATT_GET(x) (((x) >> 0) & 0xfffff)
  #define EFR32_MODEM_VTCORRCFG0_EXPSYNCLEN_IDX    20
  #define EFR32_MODEM_VTCORRCFG0_EXPSYNCLEN(v)     ((v) << 20)
  #define EFR32_MODEM_VTCORRCFG0_EXPSYNCLEN_SET(x, v) do { (x) = (((x) & ~0xff00000) | ((v) << 20)); } while(0)
  #define EFR32_MODEM_VTCORRCFG0_EXPSYNCLEN_GET(x) (((x) >> 20) & 0xff)
  #define EFR32_MODEM_VTCORRCFG0_BUFFHEAD_IDX      28
  #define EFR32_MODEM_VTCORRCFG0_BUFFHEAD(v)       ((v) << 28)
  #define EFR32_MODEM_VTCORRCFG0_BUFFHEAD_SET(x, v) do { (x) = (((x) & ~0xf0000000) | ((v) << 28)); } while(0)
  #define EFR32_MODEM_VTCORRCFG0_BUFFHEAD_GET(x)   (((x) >> 28) & 0xf)

#define EFR32_MODEM_DIGMIXCTRL_ADDR                  0x00000104
#define EFR32_MODEM_DIGMIXCTRL_MASK                  0x001fffff
  #define EFR32_MODEM_DIGMIXCTRL_DIGMIXFREQ_IDX    0
  #define EFR32_MODEM_DIGMIXCTRL_DIGMIXFREQ(v)     ((v) << 0)
  #define EFR32_MODEM_DIGMIXCTRL_DIGMIXFREQ_SET(x, v) do { (x) = (((x) & ~0xfffff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_DIGMIXCTRL_DIGMIXFREQ_GET(x) (((x) >> 0) & 0xfffff)
  #define EFR32_MODEM_DIGMIXCTRL_DIGMIXMODE        0x00100000
  #define EFR32_MODEM_DIGMIXCTRL_DIGMIXMODE_IDX    20

#define EFR32_MODEM_VTCORRCFG1_ADDR                  0x00000108
#define EFR32_MODEM_VTCORRCFG1_MASK                  0x00007fff
  #define EFR32_MODEM_VTCORRCFG1_CORRSHFTLEN_IDX   0
  #define EFR32_MODEM_VTCORRCFG1_CORRSHFTLEN(v)    ((v) << 0)
  #define EFR32_MODEM_VTCORRCFG1_CORRSHFTLEN_SET(x, v) do { (x) = (((x) & ~0x3f) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_VTCORRCFG1_CORRSHFTLEN_GET(x) (((x) >> 0) & 0x3f)
  #define EFR32_MODEM_VTCORRCFG1_VTFRQLIM_IDX      6
  #define EFR32_MODEM_VTCORRCFG1_VTFRQLIM(v)       ((v) << 6)
  #define EFR32_MODEM_VTCORRCFG1_VTFRQLIM_SET(x, v) do { (x) = (((x) & ~0x7fc0) | ((v) << 6)); } while(0)
  #define EFR32_MODEM_VTCORRCFG1_VTFRQLIM_GET(x)   (((x) >> 6) & 0x1ff)

#define EFR32_MODEM_VTTRACK_ADDR                     0x0000010c
#define EFR32_MODEM_VTTRACK_MASK                     0x003fffff
  #define EFR32_MODEM_VTTRACK_FREQTRACKMODE_IDX    0
  #define EFR32_MODEM_VTTRACK_FREQTRACKMODE(v)     ((EFR32_MODEM_VTTRACK_FREQTRACKMODE_##v) << 0)
  #define EFR32_MODEM_VTTRACK_FREQTRACKMODE_SET(x, v) do { (x) = (((x) & ~0x3) | ((EFR32_MODEM_VTTRACK_FREQTRACKMODE_##v) << 0)); } while(0)
  #define EFR32_MODEM_VTTRACK_FREQTRACKMODE_SETVAL(x, v) do { (x) = (((x) & ~0x3) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_VTTRACK_FREQTRACKMODE_GET(x) (((x) >> 0) & 0x3)
/**  */
    #define EFR32_MODEM_VTTRACK_FREQTRACKMODE_DISABLED 0x00000000
/**  */
    #define EFR32_MODEM_VTTRACK_FREQTRACKMODE_MODE1  0x00000001
/**  */
    #define EFR32_MODEM_VTTRACK_FREQTRACKMODE_MODE2  0x00000002
/**  */
    #define EFR32_MODEM_VTTRACK_FREQTRACKMODE_MODE3  0x00000003
  #define EFR32_MODEM_VTTRACK_TIMTRACKTHD_IDX      2
  #define EFR32_MODEM_VTTRACK_TIMTRACKTHD(v)       ((v) << 2)
  #define EFR32_MODEM_VTTRACK_TIMTRACKTHD_SET(x, v) do { (x) = (((x) & ~0x3c) | ((v) << 2)); } while(0)
  #define EFR32_MODEM_VTTRACK_TIMTRACKTHD_GET(x)   (((x) >> 2) & 0xf)
  #define EFR32_MODEM_VTTRACK_TIMEACQUTHD_IDX      6
  #define EFR32_MODEM_VTTRACK_TIMEACQUTHD(v)       ((v) << 6)
  #define EFR32_MODEM_VTTRACK_TIMEACQUTHD_SET(x, v) do { (x) = (((x) & ~0x3fc0) | ((v) << 6)); } while(0)
  #define EFR32_MODEM_VTTRACK_TIMEACQUTHD_GET(x)   (((x) >> 6) & 0xff)
  #define EFR32_MODEM_VTTRACK_TIMCHK               0x00004000
  #define EFR32_MODEM_VTTRACK_TIMCHK_IDX           14
  #define EFR32_MODEM_VTTRACK_TIMEOUTMODE          0x00008000
  #define EFR32_MODEM_VTTRACK_TIMEOUTMODE_IDX      15
  #define EFR32_MODEM_VTTRACK_TIMGEAR_IDX          16
  #define EFR32_MODEM_VTTRACK_TIMGEAR(v)           ((EFR32_MODEM_VTTRACK_TIMGEAR_##v) << 16)
  #define EFR32_MODEM_VTTRACK_TIMGEAR_SET(x, v)    do { (x) = (((x) & ~0x30000) | ((EFR32_MODEM_VTTRACK_TIMGEAR_##v) << 16)); } while(0)
  #define EFR32_MODEM_VTTRACK_TIMGEAR_SETVAL(x, v) do { (x) = (((x) & ~0x30000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_VTTRACK_TIMGEAR_GET(x)       (((x) >> 16) & 0x3)
/**  */
    #define EFR32_MODEM_VTTRACK_TIMGEAR_GEAR0        0x00000000
/**  */
    #define EFR32_MODEM_VTTRACK_TIMGEAR_GEAR1        0x00000001
/**  */
    #define EFR32_MODEM_VTTRACK_TIMGEAR_GEAR2        0x00000002
  #define EFR32_MODEM_VTTRACK_FREQBIAS_IDX         18
  #define EFR32_MODEM_VTTRACK_FREQBIAS(v)          ((v) << 18)
  #define EFR32_MODEM_VTTRACK_FREQBIAS_SET(x, v)   do { (x) = (((x) & ~0x3c0000) | ((v) << 18)); } while(0)
  #define EFR32_MODEM_VTTRACK_FREQBIAS_GET(x)      (((x) >> 18) & 0xf)

#define EFR32_MODEM_BREST_ADDR                       0x00000110
#define EFR32_MODEM_BREST_MASK                       0x000007ff
  #define EFR32_MODEM_BREST_BRESTINT_IDX           0
  #define EFR32_MODEM_BREST_BRESTINT(v)            ((v) << 0)
  #define EFR32_MODEM_BREST_BRESTINT_SET(x, v)     do { (x) = (((x) & ~0x3f) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_BREST_BRESTINT_GET(x)        (((x) >> 0) & 0x3f)
  #define EFR32_MODEM_BREST_BRESTNUM_IDX           6
  #define EFR32_MODEM_BREST_BRESTNUM(v)            ((v) << 6)
  #define EFR32_MODEM_BREST_BRESTNUM_SET(x, v)     do { (x) = (((x) & ~0x7c0) | ((v) << 6)); } while(0)
  #define EFR32_MODEM_BREST_BRESTNUM_GET(x)        (((x) >> 6) & 0x1f)

#define EFR32_MODEM_AUTOCG_ADDR                      0x0000011c
#define EFR32_MODEM_AUTOCG_MASK                      0x0000ffff
  #define EFR32_MODEM_AUTOCG_AUTOCGEN_IDX          0
  #define EFR32_MODEM_AUTOCG_AUTOCGEN(v)           ((v) << 0)
  #define EFR32_MODEM_AUTOCG_AUTOCGEN_SET(x, v)    do { (x) = (((x) & ~0xffff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_AUTOCG_AUTOCGEN_GET(x)       (((x) >> 0) & 0xffff)

#define EFR32_MODEM_CGCLKSTOP_ADDR                   0x00000120
#define EFR32_MODEM_CGCLKSTOP_MASK                   0x0000ffff
  #define EFR32_MODEM_CGCLKSTOP_FORCEOFF_IDX       0
  #define EFR32_MODEM_CGCLKSTOP_FORCEOFF(v)        ((v) << 0)
  #define EFR32_MODEM_CGCLKSTOP_FORCEOFF_SET(x, v) do { (x) = (((x) & ~0xffff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_CGCLKSTOP_FORCEOFF_GET(x)    (((x) >> 0) & 0xffff)

#define EFR32_MODEM_POE_ADDR                         0x00000124
#define EFR32_MODEM_POE_MASK                         0x03ff03ff
  #define EFR32_MODEM_POE_POEI_IDX                 0
  #define EFR32_MODEM_POE_POEI(v)                  ((v) << 0)
  #define EFR32_MODEM_POE_POEI_SET(x, v)           do { (x) = (((x) & ~0x3ff) | ((v) << 0)); } while(0)
  #define EFR32_MODEM_POE_POEI_GET(x)              (((x) >> 0) & 0x3ff)
  #define EFR32_MODEM_POE_POEQ_IDX                 16
  #define EFR32_MODEM_POE_POEQ(v)                  ((v) << 16)
  #define EFR32_MODEM_POE_POEQ_SET(x, v)           do { (x) = (((x) & ~0x3ff0000) | ((v) << 16)); } while(0)
  #define EFR32_MODEM_POE_POEQ_GET(x)              (((x) >> 16) & 0x3ff)

#define EFR32_MODEM_IF_ADDR                          0x00000200
#define EFR32_MODEM_IF_MASK                          0x0000ff07
  #define EFR32_MODEM_IF_TXFRAMESENT               0x00000001
  #define EFR32_MODEM_IF_TXFRAMESENT_IDX           0
  #define EFR32_MODEM_IF_TXSYNCSENT                0x00000002
  #define EFR32_MODEM_IF_TXSYNCSENT_IDX            1
  #define EFR32_MODEM_IF_TXPRESENT                 0x00000004
  #define EFR32_MODEM_IF_TXPRESENT_IDX             2
  #define EFR32_MODEM_IF_RXTIMDET                  0x00000100
  #define EFR32_MODEM_IF_RXTIMDET_IDX              8
  #define EFR32_MODEM_IF_RXPREDET                  0x00000200
  #define EFR32_MODEM_IF_RXPREDET_IDX              9
  #define EFR32_MODEM_IF_RXFRAMEDET0               0x00000400
  #define EFR32_MODEM_IF_RXFRAMEDET0_IDX           10
  #define EFR32_MODEM_IF_RXFRAMEDET1               0x00000800
  #define EFR32_MODEM_IF_RXFRAMEDET1_IDX           11
  #define EFR32_MODEM_IF_RXTIMLOST                 0x00001000
  #define EFR32_MODEM_IF_RXTIMLOST_IDX             12
  #define EFR32_MODEM_IF_RXPRELOST                 0x00002000
  #define EFR32_MODEM_IF_RXPRELOST_IDX             13
  #define EFR32_MODEM_IF_RXFRAMEDETOF              0x00004000
  #define EFR32_MODEM_IF_RXFRAMEDETOF_IDX          14
  #define EFR32_MODEM_IF_RXTIMNF                   0x00008000
  #define EFR32_MODEM_IF_RXTIMNF_IDX               15

/** See IF register fields @multiple */
#define EFR32_MODEM_IFS_ADDR                         0x00000204
#define EFR32_MODEM_IFS_MASK                         0x00000000

/** See IF register fields @multiple */
#define EFR32_MODEM_IFC_ADDR                         0x00000208
#define EFR32_MODEM_IFC_MASK                         0x00000000

/** See IF register fields @multiple */
#define EFR32_MODEM_IEN_ADDR                         0x0000020c
#define EFR32_MODEM_IEN_MASK                         0x00000000

#define EFR32_MODEM_CMD_ADDR                         0x00000210
#define EFR32_MODEM_CMD_MASK                         0x00000039
  #define EFR32_MODEM_CMD_PRESTOP                  0x00000001
  #define EFR32_MODEM_CMD_PRESTOP_IDX              0
  #define EFR32_MODEM_CMD_AFCTXLOCK                0x00000008
  #define EFR32_MODEM_CMD_AFCTXLOCK_IDX            3
  #define EFR32_MODEM_CMD_AFCTXCLEAR               0x00000010
  #define EFR32_MODEM_CMD_AFCTXCLEAR_IDX           4
  #define EFR32_MODEM_CMD_AFCRXCLEAR               0x00000020
  #define EFR32_MODEM_CMD_AFCRXCLEAR_IDX           5

#endif

