# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_hello_world.srcs/sources_1/new/sillyfunction.vhd" \
"../../../../project_hello_world.srcs/sim_1/new/test_sillyfunction.vhd" \

# Do not sort compile order
nosort
