#--- source.hlsl
RWStructuredBuffer<uint> _participant_bit : register(u0);
RWStructuredBuffer<uint> _wave_op_index : register(u1);

[numthreads(64, 1, 1)]
void main(uint3 tid : SV_DispatchThreadID) {
  uint result = 0;
  if (((WaveGetLaneIndex() == 24) || (WaveGetLaneIndex() == 51))) {
    result = (result + WaveActiveSum(1));
    uint temp = 0;
    InterlockedAdd(_wave_op_index[0], 3, temp);
    _participant_bit[temp] = (34 << 6);
    uint4 ballot = WaveActiveBallot(1);
    _participant_bit[(temp + 1)] = ballot.x;
    _participant_bit[(temp + 2)] = ballot.y;
  } else {
  if (((WaveGetLaneIndex() & 1) == 0)) {
    result = (result + WaveActiveMin((WaveGetLaneIndex() + 2)));
    uint temp = 0;
    InterlockedAdd(_wave_op_index[0], 3, temp);
    _participant_bit[temp] = (30 << 6);
    uint4 ballot = WaveActiveBallot(1);
    _participant_bit[(temp + 1)] = ballot.x;
    _participant_bit[(temp + 2)] = ballot.y;
  } else {
  if (((WaveGetLaneIndex() < 21) || (WaveGetLaneIndex() >= 42))) {
    result = (result + WaveActiveMax((WaveGetLaneIndex() + 3)));
    uint temp = 0;
    InterlockedAdd(_wave_op_index[0], 3, temp);
    _participant_bit[temp] = (24 << 6);
    uint4 ballot = WaveActiveBallot(1);
    _participant_bit[(temp + 1)] = ballot.x;
    _participant_bit[(temp + 2)] = ballot.y;
  }
  }
  }
}

#--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]  # Single dispatch for 64 threads
Buffers:
  - Name: _participant_bit
    Format: UInt32
    Stride: 4
    Fill: 0
    Size: 159
  - Name: expected_bit_patterns
    Format: UInt32
    Stride: 4
    Data: [2176, 16777216, 524288, 2176, 16777216, 524288, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1920, 1414878549, 1431655765, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560, 1536, 699050, 2862786560]
  - Name: _wave_op_index
    Format: UInt32
    Stride: 4
    Data: [0]
Results:
  - Result: BitTrackingValidation
    Rule: BufferParticipantPattern
    GroupSize: 3
    Actual: _participant_bit
    Expected: expected_bit_patterns
DescriptorSets:
  - Resources:
    - Name: _participant_bit
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: _wave_op_index
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
