Cache size                    : 1048576
Block size                    : 64
Associativity                 : 2
Read only ports               : 0
Write only ports              : 0
Read write ports              : 1
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.022
User specified HP   Vdd (v)?  : false
User specified LSTP Vdd (v)?  : false
User specified LOP  Vdd (v)?  : false
Temperature                   : 360
Tag size                      : 42
array type                    : Cache
Model as memory               : false
Access mode                   : 0
Data array cell type          : 0
Data array peripheral type    : 0
Tag array cell type           : 0
Tag array peripheral type     : 0
Optimization target           : 2
Design objective (UCA wt)     : 0 0 0 100 0
Design objective (UCA dev)    : 20 100000 100000 100000 100000
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 1
Interconnect projection       : 1
Wire signalling               : 1
Print level                   : 1
ECC overhead                  : true
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : false

---------- CACTI-P,  with new features: CAM and fully associative cache, power gating, and DVS of June, 2014), Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 1048576
    Number of banks: 1
    Associativity: 2
    Block size (bytes): 64
    Read/write Ports: 1
    Read ports: 0
    Write ports: 0
    Technology size (nm): 22

    Access time (ns): 0.924841 (@DVS_Level0); 0.924841 (@DVS_Level1_Vdd=0.8); 0.855322 (@DVS_Level2_Vdd=1.1); 0.839782 (@DVS_Level3_Vdd=1.3); 0.833847 (@DVS_Level4_Vdd=1.4); 0.828761 (@DVS_Level5_Vdd=1.5); 
    Cycle time (ns):  0.613349 (@DVS_Level0); 0.613349 (@DVS_Level1_Vdd=0.8); 0.541 (@DVS_Level2_Vdd=1.1); 0.514458 (@DVS_Level3_Vdd=1.3); 0.504462 (@DVS_Level4_Vdd=1.4); 0.49598 (@DVS_Level5_Vdd=1.5); 
    Total dynamic read energy per access (nJ): 0.140186 (@DVS_Level0); 0.140186 (@DVS_Level1_Vdd=0.8); 0.249886 (@DVS_Level2_Vdd=1.1); 0.340536 (@DVS_Level3_Vdd=1.3); 0.391114 (@DVS_Level4_Vdd=1.4); 0.445194 (@DVS_Level5_Vdd=1.5); 
    Total dynamic write energy per access (nJ): 0.161084 (@DVS_Level0); 0.161084 (@DVS_Level1_Vdd=0.8); 0.299106 (@DVS_Level2_Vdd=1.1); 0.414846 (@DVS_Level3_Vdd=1.3); 0.479831 (@DVS_Level4_Vdd=1.4); 0.549561 (@DVS_Level5_Vdd=1.5); 
    Total leakage power of a bank without power gating, including its network outside (mW): 132.973 (@DVS_Level0); 132.973 (@DVS_Level1_Vdd=0.8); 345.679 (@DVS_Level2_Vdd=1.1); 570.591 (@DVS_Level3_Vdd=1.3); 712.654 (@DVS_Level4_Vdd=1.4); 876.534 (@DVS_Level5_Vdd=1.5); 
    Cache height x width (mm): 1.6727 x 1.0134



    Best Ndwl : 4
    Best Ndbl : 8
    Best Nspd : 2
    Best Ndcm : 2
    Best Ndsam L1 : 2
    Best Ndsam L2 : 1

    Best Ntwl : 4
    Best Ntbl : 4
    Best Ntspd : 16
    Best Ntcm : 1
    Best Ntsam L1 : 32
    Best Ntsam L2 : 1
    Data array, H-tree wire type: Delay optimized global wires
    Tag array, H-tree wire type: Global wires with 30% delay penalty

Time Components:

  Data side (with Output driver) (ns): 0.924841 (@DVS_Level0); 0.924841 (@DVS_Level1_Vdd=0.8); 0.847863 (@DVS_Level2_Vdd=1.1); 0.819667 (@DVS_Level3_Vdd=1.3); 0.809046 (@DVS_Level4_Vdd=1.4); 0.800026 (@DVS_Level5_Vdd=1.5); 
	H-tree delay outside banks (ns): 0 (@DVS_Level0); 0 (@DVS_Level1_Vdd=0.8); 0 (@DVS_Level2_Vdd=1.1); 0 (@DVS_Level3_Vdd=1.3); 0 (@DVS_Level4_Vdd=1.4); 0 (@DVS_Level5_Vdd=1.5); 
	H-tree input delay (inside a bank) (ns): 0.170539 (@DVS_Level0); 0.170539 (@DVS_Level1_Vdd=0.8); 0.163401 (@DVS_Level2_Vdd=1.1); 0.160515 (@DVS_Level3_Vdd=1.3); 0.159372 (@DVS_Level4_Vdd=1.4); 0.158372 (@DVS_Level5_Vdd=1.5); 
	Decoder + wordline delay (ns): 0.221672 (@DVS_Level0); 0.221672 (@DVS_Level1_Vdd=0.8); 0.210565 (@DVS_Level2_Vdd=1.1); 0.205915 (@DVS_Level3_Vdd=1.3); 0.204044 (@DVS_Level4_Vdd=1.4); 0.202394 (@DVS_Level5_Vdd=1.5); 
	Bitline delay (ns): 0.194954 (@DVS_Level0); 0.194954 (@DVS_Level1_Vdd=0.8); 0.142232 (@DVS_Level2_Vdd=1.1); 0.123584 (@DVS_Level3_Vdd=1.3); 0.116701 (@DVS_Level4_Vdd=1.4); 0.110933 (@DVS_Level5_Vdd=1.5); 
	Sense Amplifier delay (ns): 0.00193262 (@DVS_Level0); 0.00193262 (@DVS_Level1_Vdd=0.8); 0.00198851 (@DVS_Level2_Vdd=1.1); 0.00201284 (@DVS_Level3_Vdd=1.3); 0.00202255 (@DVS_Level4_Vdd=1.4); 0.00203098 (@DVS_Level5_Vdd=1.5); 
	H-tree output delay (inside a bank) (ns): 0.335744 (@DVS_Level0); 0.335744 (@DVS_Level1_Vdd=0.8); 0.329676 (@DVS_Level2_Vdd=1.1); 0.32764 (@DVS_Level3_Vdd=1.3); 0.326905 (@DVS_Level4_Vdd=1.4); 0.326296 (@DVS_Level5_Vdd=1.5); 

  Tag side (with Output driver) (ns): 0.314357 (@DVS_Level0); 0.314357 (@DVS_Level1_Vdd=0.8); 0.290497 (@DVS_Level2_Vdd=1.1); 0.281712 (@DVS_Level3_Vdd=1.3); 0.278391 (@DVS_Level4_Vdd=1.4); 0.275562 (@DVS_Level5_Vdd=1.5); 
	H-tree delay outside banks (ns): 0 (@DVS_Level0); 0 (@DVS_Level1_Vdd=0.8); 0 (@DVS_Level2_Vdd=1.1); 0 (@DVS_Level3_Vdd=1.3); 0 (@DVS_Level4_Vdd=1.4); 0 (@DVS_Level5_Vdd=1.5); 
	H-tree input delay (inside a bank) (ns): 0.0414073 (@DVS_Level0); 0.0414073 (@DVS_Level1_Vdd=0.8); 0.0405961 (@DVS_Level2_Vdd=1.1); 0.0403104 (@DVS_Level3_Vdd=1.3); 0.0402045 (@DVS_Level4_Vdd=1.4); 0.0401153 (@DVS_Level5_Vdd=1.5); 
	Decoder + wordline delay (ns): 0.0816095 (@DVS_Level0); 0.0816095 (@DVS_Level1_Vdd=0.8); 0.0735611 (@DVS_Level2_Vdd=1.1); 0.0702078 (@DVS_Level3_Vdd=1.3); 0.0688619 (@DVS_Level4_Vdd=1.4); 0.0676761 (@DVS_Level5_Vdd=1.5); 
	Bitline delay (ns): 0.0490649 (@DVS_Level0); 0.0490649 (@DVS_Level1_Vdd=0.8); 0.0356667 (@DVS_Level2_Vdd=1.1); 0.0309188 (@DVS_Level3_Vdd=1.3); 0.0291634 (@DVS_Level4_Vdd=1.4); 0.0276906 (@DVS_Level5_Vdd=1.5); 
	Sense Amplifier delay (ns): 0.00189739 (@DVS_Level0); 0.00189739 (@DVS_Level1_Vdd=0.8); 0.00195227 (@DVS_Level2_Vdd=1.1); 0.00197615 (@DVS_Level3_Vdd=1.3); 0.00198568 (@DVS_Level4_Vdd=1.4); 0.00199396 (@DVS_Level5_Vdd=1.5); 
	Comparator delay (ns): 0.017475 (@DVS_Level0); 0.017475 (@DVS_Level1_Vdd=0.8); 0.0152223 (@DVS_Level2_Vdd=1.1); 0.0142949 (@DVS_Level3_Vdd=1.3); 0.0139248 (@DVS_Level4_Vdd=1.4); 0.0135997 (@DVS_Level5_Vdd=1.5); 
	H-tree output delay (inside a bank) (ns): 0.140378 (@DVS_Level0); 0.140378 (@DVS_Level1_Vdd=0.8); 0.13872 (@DVS_Level2_Vdd=1.1); 0.138299 (@DVS_Level3_Vdd=1.3); 0.138175 (@DVS_Level4_Vdd=1.4); 0.138087 (@DVS_Level5_Vdd=1.5); 


Power Components:

  Data array: Total dynamic read energy/access  (nJ): 0.134247 (@DVS_Level0); 0.134247 (@DVS_Level1_Vdd=0.8); 0.2405 (@DVS_Level2_Vdd=1.1); 0.328481 (@DVS_Level3_Vdd=1.3); 0.377613 (@DVS_Level4_Vdd=1.4); 0.430174 (@DVS_Level5_Vdd=1.5); 
	Total leakage power of a bank without power gating, including its network outside (mW): 125.745 (@DVS_Level0); 125.745 (@DVS_Level1_Vdd=0.8); 326.887 (@DVS_Level2_Vdd=1.1); 539.572 (@DVS_Level3_Vdd=1.3); 673.913 (@DVS_Level4_Vdd=1.4); 828.883 (@DVS_Level5_Vdd=1.5); 
	Total energy in H-tree outside banks (that includes both address and data transfer) (nJ): 0 (@DVS_Level0); 0 (@DVS_Level1_Vdd=0.8); 0 (@DVS_Level2_Vdd=1.1); 0 (@DVS_Level3_Vdd=1.3); 0 (@DVS_Level4_Vdd=1.4); 0 (@DVS_Level5_Vdd=1.5); 
	Input H-tree inside bank Energy (nJ): 0.00206176 (@DVS_Level0); 0.00206176 (@DVS_Level1_Vdd=0.8); 0.00380465 (@DVS_Level2_Vdd=1.1); 0.00526402 (@DVS_Level3_Vdd=1.3); 0.00608292 (@DVS_Level4_Vdd=1.4); 0.00696129 (@DVS_Level5_Vdd=1.5); 
	Output Htree inside bank Energy (nJ): 0.0906401 (@DVS_Level0); 0.0906401 (@DVS_Level1_Vdd=0.8); 0.167229 (@DVS_Level2_Vdd=1.1); 0.231357 (@DVS_Level3_Vdd=1.3); 0.26734 (@DVS_Level4_Vdd=1.4); 0.305936 (@DVS_Level5_Vdd=1.5); 
	Decoder (nJ): 0.000128852 (@DVS_Level0); 0.000128852 (@DVS_Level1_Vdd=0.8); 0.00024361 (@DVS_Level2_Vdd=1.1); 0.000340249 (@DVS_Level3_Vdd=1.3); 0.000394609 (@DVS_Level4_Vdd=1.4); 0.000452994 (@DVS_Level5_Vdd=1.5); 
	Wordline (nJ): 0.000149011 (@DVS_Level0); 0.000149011 (@DVS_Level1_Vdd=0.8); 0.000281723 (@DVS_Level2_Vdd=1.1); 0.000393481 (@DVS_Level3_Vdd=1.3); 0.000456345 (@DVS_Level4_Vdd=1.4); 0.000523866 (@DVS_Level5_Vdd=1.5); 
	Bitline mux & associated drivers (nJ): 0.000212789 (@DVS_Level0); 0.000212789 (@DVS_Level1_Vdd=0.8); 0.000402303 (@DVS_Level2_Vdd=1.1); 0.000561895 (@DVS_Level3_Vdd=1.3); 0.000651665 (@DVS_Level4_Vdd=1.4); 0.000748085 (@DVS_Level5_Vdd=1.5); 
	Sense amp mux & associated drivers (nJ): 0 (@DVS_Level0); 0 (@DVS_Level1_Vdd=0.8); 0 (@DVS_Level2_Vdd=1.1); 0 (@DVS_Level3_Vdd=1.3); 0 (@DVS_Level4_Vdd=1.4); 0 (@DVS_Level5_Vdd=1.5); 
	Bitlines precharge and equalization circuit (nJ): 0.000825737 (@DVS_Level0); 0.000825737 (@DVS_Level1_Vdd=0.8); 0.00156116 (@DVS_Level2_Vdd=1.1); 0.00218046 (@DVS_Level3_Vdd=1.3); 0.00252882 (@DVS_Level4_Vdd=1.4); 0.00290298 (@DVS_Level5_Vdd=1.5); 
	Bitlines (nJ): 0.0153736 (@DVS_Level0); 0.0153736 (@DVS_Level1_Vdd=0.8); 0.0211387 (@DVS_Level2_Vdd=1.1); 0.0249821 (@DVS_Level3_Vdd=1.3); 0.0269038 (@DVS_Level4_Vdd=1.4); 0.0288255 (@DVS_Level5_Vdd=1.5); 
	Sense amplifier energy (nJ): 0.000467801 (@DVS_Level0); 0.000467801 (@DVS_Level1_Vdd=0.8); 0.000884436 (@DVS_Level2_Vdd=1.1); 0.00123529 (@DVS_Level3_Vdd=1.3); 0.00143264 (@DVS_Level4_Vdd=1.4); 0.00164461 (@DVS_Level5_Vdd=1.5); 
	Sub-array output driver (nJ): 0.0243001 (@DVS_Level0); 0.0243001 (@DVS_Level1_Vdd=0.8); 0.0447888 (@DVS_Level2_Vdd=1.1); 0.0619354 (@DVS_Level3_Vdd=1.3); 0.0715546 (@DVS_Level4_Vdd=1.4); 0.081871 (@DVS_Level5_Vdd=1.5); 
	Total leakage power in H-tree outside a bank (that includes both address and data network) ((mW)): 0 (@DVS_Level0); 0 (@DVS_Level1_Vdd=0.8); 0 (@DVS_Level2_Vdd=1.1); 0 (@DVS_Level3_Vdd=1.3); 0 (@DVS_Level4_Vdd=1.4); 0 (@DVS_Level5_Vdd=1.5); 

  Tag array:  Total dynamic read energy/access (nJ): 0.00593831 (@DVS_Level0); 0.00593831 (@DVS_Level1_Vdd=0.8); 0.00938579 (@DVS_Level2_Vdd=1.1); 0.0120549 (@DVS_Level3_Vdd=1.3); 0.0135007 (@DVS_Level4_Vdd=1.4); 0.0150206 (@DVS_Level5_Vdd=1.5); 
	Total leakage power of a bank without power gating, including its network outside (mW): 7.22877 (@DVS_Level0); 7.22877 (@DVS_Level1_Vdd=0.8); 18.792 (@DVS_Level2_Vdd=1.1); 31.0187 (@DVS_Level3_Vdd=1.3); 38.7417 (@DVS_Level4_Vdd=1.4); 47.6506 (@DVS_Level5_Vdd=1.5); 
	Total energy in H-tree outside banks (that includes both address and data transfer) (nJ): 0 (@DVS_Level0); 0 (@DVS_Level1_Vdd=0.8); 0 (@DVS_Level2_Vdd=1.1); 0 (@DVS_Level3_Vdd=1.3); 0 (@DVS_Level4_Vdd=1.4); 0 (@DVS_Level5_Vdd=1.5); 
	Input H-tree inside banks Energy (nJ): 0.000383001 (@DVS_Level0); 0.000383001 (@DVS_Level1_Vdd=0.8); 0.000707823 (@DVS_Level2_Vdd=1.1); 0.000979907 (@DVS_Level3_Vdd=1.3); 0.0011326 (@DVS_Level4_Vdd=1.4); 0.00129641 (@DVS_Level5_Vdd=1.5); 
	Output Htree inside a bank Energy (nJ): 8.78264e-05 (@DVS_Level0); 8.78264e-05 (@DVS_Level1_Vdd=0.8); 0.000162288 (@DVS_Level2_Vdd=1.1); 0.000224658 (@DVS_Level3_Vdd=1.3); 0.00025966 (@DVS_Level4_Vdd=1.4); 0.000297207 (@DVS_Level5_Vdd=1.5); 
	Decoder (nJ): 4.65873e-05 (@DVS_Level0); 4.65873e-05 (@DVS_Level1_Vdd=0.8); 8.80792e-05 (@DVS_Level2_Vdd=1.1); 0.00012302 (@DVS_Level3_Vdd=1.3); 0.000142674 (@DVS_Level4_Vdd=1.4); 0.000163784 (@DVS_Level5_Vdd=1.5); 
	Wordline (nJ): 0.000155907 (@DVS_Level0); 0.000155907 (@DVS_Level1_Vdd=0.8); 0.000294762 (@DVS_Level2_Vdd=1.1); 0.000411693 (@DVS_Level3_Vdd=1.3); 0.000477466 (@DVS_Level4_Vdd=1.4); 0.000548112 (@DVS_Level5_Vdd=1.5); 
	Bitline mux & associated drivers (nJ): 0 (@DVS_Level0); 0 (@DVS_Level1_Vdd=0.8); 0 (@DVS_Level2_Vdd=1.1); 0 (@DVS_Level3_Vdd=1.3); 0 (@DVS_Level4_Vdd=1.4); 0 (@DVS_Level5_Vdd=1.5); 
	Sense amp mux & associated drivers (nJ): 4.79165e-06 (@DVS_Level0); 4.79165e-06 (@DVS_Level1_Vdd=0.8); 9.05922e-06 (@DVS_Level2_Vdd=1.1); 1.2653e-05 (@DVS_Level3_Vdd=1.3); 1.46744e-05 (@DVS_Level4_Vdd=1.4); 1.68457e-05 (@DVS_Level5_Vdd=1.5); 
	Bitlines precharge and equalization circuit (nJ): 0.000746611 (@DVS_Level0); 0.000746611 (@DVS_Level1_Vdd=0.8); 0.00141156 (@DVS_Level2_Vdd=1.1); 0.00197152 (@DVS_Level3_Vdd=1.3); 0.0022865 (@DVS_Level4_Vdd=1.4); 0.0026248 (@DVS_Level5_Vdd=1.5); 
	Bitlines (nJ): 0.0035254 (@DVS_Level0); 0.0035254 (@DVS_Level1_Vdd=0.8); 0.00484742 (@DVS_Level2_Vdd=1.1); 0.00572877 (@DVS_Level3_Vdd=1.3); 0.00616945 (@DVS_Level4_Vdd=1.4); 0.00661012 (@DVS_Level5_Vdd=1.5); 
	Sense amplifier energy (nJ): 0.000803729 (@DVS_Level0); 0.000803729 (@DVS_Level1_Vdd=0.8); 0.00151955 (@DVS_Level2_Vdd=1.1); 0.00212235 (@DVS_Level3_Vdd=1.3); 0.00246142 (@DVS_Level4_Vdd=1.4); 0.00282561 (@DVS_Level5_Vdd=1.5); 
	Sub-array output driver (nJ): 7.93756e-05 (@DVS_Level0); 7.93756e-05 (@DVS_Level1_Vdd=0.8); 0.000146572 (@DVS_Level2_Vdd=1.1); 0.000202834 (@DVS_Level3_Vdd=1.3); 0.000234403 (@DVS_Level4_Vdd=1.4); 0.000268265 (@DVS_Level5_Vdd=1.5); 
	Total leakage power in H-tree outside a bank (that includes both address and data network) without power gating((mW)): 0 (@DVS_Level0); 0 (@DVS_Level1_Vdd=0.8); 0 (@DVS_Level2_Vdd=1.1); 0 (@DVS_Level3_Vdd=1.3); 0 (@DVS_Level4_Vdd=1.4); 0 (@DVS_Level5_Vdd=1.5); 


Area Components:

  Data array: Area (mm2): 1.26556
	Height (mm): 1.6727
	Width (mm): 0.756594
	Area efficiency (Memory cell area/Total area) - 52.6937 %
		MAT Height (mm): 0.392194
		MAT Length (mm): 0.275513
		Subarray Height (mm): 0.164454
		Subarray Length (mm): 0.13266

  Tag array: Area (mm2): 0.0482814
	Height (mm): 0.188007
	Width (mm): 0.256806
	Area efficiency (Memory cell area/Total area) - 75.5351 %
		MAT Height (mm): 0.0918917
		MAT Length (mm): 0.126291
		Subarray Height (mm): 0.0411136
		Subarray Length (mm): 0.057915

Wire Properties at DVS level 0:

  Delay Optimal
	Repeater size - 85.8297 
	Repeater spacing - 0.0644454 (mm) 
	Delay - 0.110702 (ns/mm) 
	PowerD - 0.000291757 (nJ/mm) 
	PowerL - 0.0224462 (mW/mm) 
	PowerLgate - 9.54595e-05 (mW/mm)
	Wire width - 0.044 microns
	Wire spacing - 0.044 microns

  5% Overhead
	Repeater size - 34.8297 
	Repeater spacing - 0.0644454 (mm) 
	Delay - 0.115776 (ns/mm) 
	PowerD - 0.00018964 (nJ/mm) 
	PowerL - 0.00910865 (mW/mm) 
	PowerLgate - 3.87374e-05 (mW/mm)
	Wire width - 0.044 microns
	Wire spacing - 0.044 microns

  10% Overhead
	Repeater size - 29.8297 
	Repeater spacing - 0.0644454 (mm) 
	Delay - 0.121693 (ns/mm) 
	PowerD - 0.000179993 (nJ/mm) 
	PowerL - 0.00780105 (mW/mm) 
	PowerLgate - 3.31765e-05 (mW/mm)
	Wire width - 0.044 microns
	Wire spacing - 0.044 microns

  20% Overhead
	Repeater size - 45.8297 
	Repeater spacing - 0.164445 (mm) 
	Delay - 0.13253 (ns/mm) 
	PowerD - 0.000166338 (nJ/mm) 
	PowerL - 0.00469701 (mW/mm) 
	PowerLgate - 1.99755e-05 (mW/mm)
	Wire width - 0.044 microns
	Wire spacing - 0.044 microns

  30% Overhead
	Repeater size - 30.8297 
	Repeater spacing - 0.164445 (mm) 
	Delay - 0.143686 (ns/mm) 
	PowerD - 0.00015181 (nJ/mm) 
	PowerL - 0.00315969 (mW/mm) 
	PowerLgate - 1.34376e-05 (mW/mm)
	Wire width - 0.044 microns
	Wire spacing - 0.044 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.0902445 (ns) 
	powerD - 2.8399e-06 (nJ) 
	PowerL - 1.71796e-07 (mW) 
	PowerLgate - 1.29017e-09 (mW)
	Wire width - 8.8e-08 microns
	Wire spacing - 8.8e-08 microns


