Warning: Option '-sort_by' is deprecated, use '-report_by' instead. (CMD-105)
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 23:01:04 2024
****************************************

  Startpoint: WDT/WDT/WDLIVE_syn0_reg (rising edge-triggered flip-flop clocked by cpu_clk)
  Endpoint: WDT/WDT/WDLIVE_syn1_reg (rising edge-triggered flip-flop clocked by cpu_clk)
  Mode: Mfunc
  Corner: max
  Scenario: Mfunc:max
  Path Group: cpu_clk
  Path Type: min

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock cpu_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.8863      0.8863

  WDT/WDT/WDLIVE_syn0_reg/CK (QDFFS)               0.0000      0.8863 r
  WDT/WDT/WDLIVE_syn0_reg/Q (QDFFS)                0.3582      1.2445 f
  WDT/WDT/WDLIVE_syn1_reg/D (DFCRBN)               0.0002      1.2447 f
  data arrival time                                            1.2447

  clock cpu_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.9330      0.9330
  WDT/WDT/WDLIVE_syn1_reg/CK (DFCRBN)              0.0000      0.9330 r
  clock uncertainty                                0.0200      0.9530
  library hold time                               -0.0045      0.9485
  data required time                                           0.9485
  ----------------------------------------------------------------------------
  data required time                                           0.9485
  data arrival time                                           -1.2447
  ----------------------------------------------------------------------------
  slack (MET)                                                  0.2962



  Startpoint: axi_duv_bridge/aw_m4/q2_reg (rising edge-triggered flip-flop clocked by axi_clk)
  Endpoint: axi_duv_bridge/aw_m4/wq2_rptr_reg (rising edge-triggered flip-flop clocked by axi_clk)
  Mode: Mfunc
  Corner: max
  Scenario: Mfunc:max
  Path Group: axi_clk
  Path Type: min

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock axi_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.4547      0.4547

  axi_duv_bridge/aw_m4/q2_reg/CK (DFCRBN)          0.0000      0.4547 r
  axi_duv_bridge/aw_m4/q2_reg/Q (DFCRBN)           0.4345      0.8892 f
  axi_duv_bridge/aw_m4/wq2_rptr_reg/D (DFCRBN)     0.0002      0.8894 f
  data arrival time                                            0.8894

  clock axi_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.5143      0.5143
  axi_duv_bridge/aw_m4/wq2_rptr_reg/CK (DFCRBN)    0.0000      0.5143 r
  clock uncertainty                                0.0200      0.5343
  library hold time                                0.0002      0.5345
  data required time                                           0.5345
  ----------------------------------------------------------------------------
  data required time                                           0.5345
  data arrival time                                           -0.8894
  ----------------------------------------------------------------------------
  slack (MET)                                                  0.3549



  Startpoint: axi_duv_bridge/r_m0/sync_r2w_reg_1_ (rising edge-triggered flip-flop clocked by rom_clk)
  Endpoint: axi_duv_bridge/r_m0/wq2_rptr_reg_1_ (rising edge-triggered flip-flop clocked by rom_clk)
  Mode: Mfunc
  Corner: max
  Scenario: Mfunc:max
  Path Group: rom_clk
  Path Type: min

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock rom_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.0512      0.0512

  axi_duv_bridge/r_m0/sync_r2w_reg_1_/CK (DFCRBN)
                                                   0.0000      0.0512 r
  axi_duv_bridge/r_m0/sync_r2w_reg_1_/Q (DFCRBN)   0.4083      0.4594 f
  axi_duv_bridge/r_m0/wq2_rptr_reg_1_/D (DFCRBN)   0.0001      0.4596 f
  data arrival time                                            0.4596

  clock rom_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.0589      0.0589
  axi_duv_bridge/r_m0/wq2_rptr_reg_1_/CK (DFCRBN)
                                                   0.0000      0.0589 r
  clock uncertainty                                0.0200      0.0789
  library hold time                               -0.0104      0.0685
  data required time                                           0.0685
  ----------------------------------------------------------------------------
  data required time                                           0.0685
  data arrival time                                           -0.4596
  ----------------------------------------------------------------------------
  slack (MET)                                                  0.3910



  Startpoint: axi_duv_bridge/r_m5/sync_r2w_reg_2_ (rising edge-triggered flip-flop clocked by dram_clk)
  Endpoint: axi_duv_bridge/r_m5/wq2_rptr_reg_2_ (rising edge-triggered flip-flop clocked by dram_clk)
  Mode: Mfunc
  Corner: max
  Scenario: Mfunc:max
  Path Group: dram_clk
  Path Type: min

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock dram_clk (rise edge)                       0.0000      0.0000
  clock network delay (propagated)                 0.2466      0.2466

  axi_duv_bridge/r_m5/sync_r2w_reg_2_/CK (DFCRBN)
                                                   0.0000      0.2466 r
  axi_duv_bridge/r_m5/sync_r2w_reg_2_/Q (DFCRBN)   0.4428      0.6893 f
  axi_duv_bridge/r_m5/wq2_rptr_reg_2_/D (DFCRBN)   0.0003      0.6896 f
  data arrival time                                            0.6896

  clock dram_clk (rise edge)                       0.0000      0.0000
  clock network delay (propagated)                 0.2595      0.2595
  axi_duv_bridge/r_m5/wq2_rptr_reg_2_/CK (DFCRBN)
                                                   0.0000      0.2595 r
  clock uncertainty                                0.0200      0.2795
  library hold time                                0.0137      0.2932
  data required time                                           0.2932
  ----------------------------------------------------------------------------
  data required time                                           0.2932
  data arrival time                                           -0.6896
  ----------------------------------------------------------------------------
  slack (MET)                                                  0.3964



  Startpoint: axi_duv_bridge/aw_m1/rq2_wptr_reg (rising edge-triggered flip-flop clocked by pwm_clk)
  Endpoint: axi_duv_bridge/aw_m1/rptr_reg (rising edge-triggered flip-flop clocked by pwm_clk)
  Mode: Mfunc
  Corner: max
  Scenario: Mfunc:max
  Path Group: pwm_clk
  Path Type: min

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock pwm_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.0677      0.0677

  axi_duv_bridge/aw_m1/rq2_wptr_reg/CK (QDFFS)     0.0000      0.0677 r
  axi_duv_bridge/aw_m1/rq2_wptr_reg/Q (QDFFS)      0.4124      0.4801 f
  axi_duv_bridge/aw_m1/rptr_reg/D (DFCLRBN)        0.0003      0.4804 f
  data arrival time                                            0.4804

  clock pwm_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.3098      0.3098
  axi_duv_bridge/aw_m1/rptr_reg/CK (DFCLRBN)       0.0000      0.3098 r
  library hold time                               -0.0780      0.2318
  data required time                                           0.2318
  ----------------------------------------------------------------------------
  data required time                                           0.2318
  data arrival time                                           -0.4804
  ----------------------------------------------------------------------------
  slack (MET)                                                  0.2486



  Startpoint: sram_rst (input port clocked by pwm_clk)
  Endpoint: IM1/SRAM_curr_state_reg_0_ (rising edge-triggered flip-flop clocked by pwm_clk)
  Mode: Mfunc
  Corner: min
  Scenario: Mfunc:min
  Path Group: **in2reg_default**
  Path Type: min

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock pwm_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.3578      0.3614
  input external delay                             0.0000      0.3614 r
  sram_rst (in)                                    0.0035      0.3614 r
  U17/O (INV2CK)                                   0.1522      0.5135 f
  IM1/SRAM_curr_state_reg_0_/RB (DFCRBN)           0.0015      0.5151 f
  data arrival time                                            0.5151

  clock pwm_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.3230      0.3230
  IM1/SRAM_curr_state_reg_0_/CK (DFCRBN)           0.0000      0.3230 r
  clock uncertainty                                0.0200      0.3430
  library hold time                               -0.1118      0.2312
  data required time                                           0.2312
  ----------------------------------------------------------------------------
  data required time                                           0.2312
  data arrival time                                           -0.5151
  ----------------------------------------------------------------------------
  slack (MET)                                                  0.2839



  Startpoint: CPU_wrapper/L1C_inst1/addr_reg_reg_11_ (rising edge-triggered flip-flop clocked by cpu_clk)
  Endpoint: CPU_wrapper/L1C_inst1/TA/i_tag_array (rising edge-triggered flip-flop clocked by cpu_clk)
  Mode: Mfunc
  Corner: min
  Scenario: Mfunc:min
  Path Group: cpu_clk
  Path Type: min

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock cpu_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.4229      0.4229

  CPU_wrapper/L1C_inst1/addr_reg_reg_11_/CK (DFFS)
                                                   0.0000      0.4229 r
  CPU_wrapper/L1C_inst1/addr_reg_reg_11_/Q (DFFS)
                                                   0.2265      0.6494 f
  CPU_wrapper/L1C_inst1/U639/O (AN2S)              0.1713      0.8207 f
  CPU_wrapper/L1C_inst1/TA/i_tag_array/DI1 (tag_array)
                                                   0.0012      0.8219 f
  data arrival time                                            0.8219

  clock cpu_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.6523      0.6523
  CPU_wrapper/L1C_inst1/TA/i_tag_array/CK (tag_array)
                                                   0.0000      0.6523 r
  clock uncertainty                                0.0200      0.6723
  library hold time                                0.1000      0.7723
  data required time                                           0.7723
  ----------------------------------------------------------------------------
  data required time                                           0.7723
  data arrival time                                           -0.8219
  ----------------------------------------------------------------------------
  slack (MET)                                                  0.0495



  Startpoint: axi_duv_bridge/aw_m4/q2_reg (rising edge-triggered flip-flop clocked by axi_clk)
  Endpoint: axi_duv_bridge/aw_m4/wq2_rptr_reg (rising edge-triggered flip-flop clocked by axi_clk)
  Mode: Mfunc
  Corner: min
  Scenario: Mfunc:min
  Path Group: axi_clk
  Path Type: min

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock axi_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.2695      0.2695

  axi_duv_bridge/aw_m4/q2_reg/CK (DFCRBN)          0.0000      0.2695 r
  axi_duv_bridge/aw_m4/q2_reg/Q (DFCRBN)           0.1819      0.4514 f
  axi_duv_bridge/aw_m4/wq2_rptr_reg/D (DFCRBN)     0.0002      0.4516 f
  data arrival time                                            0.4516

  clock axi_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.3083      0.3083
  axi_duv_bridge/aw_m4/wq2_rptr_reg/CK (DFCRBN)    0.0000      0.3083 r
  clock uncertainty                                0.0200      0.3283
  library hold time                               -0.0128      0.3155
  data required time                                           0.3155
  ----------------------------------------------------------------------------
  data required time                                           0.3155
  data arrival time                                           -0.4516
  ----------------------------------------------------------------------------
  slack (MET)                                                  0.1362



  Startpoint: axi_duv_bridge/r_m0/sync_r2w_reg_1_ (rising edge-triggered flip-flop clocked by rom_clk)
  Endpoint: axi_duv_bridge/r_m0/wq2_rptr_reg_1_ (rising edge-triggered flip-flop clocked by rom_clk)
  Mode: Mfunc
  Corner: min
  Scenario: Mfunc:min
  Path Group: rom_clk
  Path Type: min

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock rom_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.0626      0.0626

  axi_duv_bridge/r_m0/sync_r2w_reg_1_/CK (DFCRBN)
                                                   0.0000      0.0626 r
  axi_duv_bridge/r_m0/sync_r2w_reg_1_/Q (DFCRBN)   0.1793      0.2418 f
  axi_duv_bridge/r_m0/wq2_rptr_reg_1_/D (DFCRBN)   0.0001      0.2419 f
  data arrival time                                            0.2419

  clock rom_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.0696      0.0696
  axi_duv_bridge/r_m0/wq2_rptr_reg_1_/CK (DFCRBN)
                                                   0.0000      0.0696 r
  clock uncertainty                                0.0200      0.0896
  library hold time                               -0.0123      0.0774
  data required time                                           0.0774
  ----------------------------------------------------------------------------
  data required time                                           0.0774
  data arrival time                                           -0.2419
  ----------------------------------------------------------------------------
  slack (MET)                                                  0.1646



  Startpoint: axi_duv_bridge/r_m5/sync_r2w_reg_2_ (rising edge-triggered flip-flop clocked by dram_clk)
  Endpoint: axi_duv_bridge/r_m5/wq2_rptr_reg_2_ (rising edge-triggered flip-flop clocked by dram_clk)
  Mode: Mfunc
  Corner: min
  Scenario: Mfunc:min
  Path Group: dram_clk
  Path Type: min

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock dram_clk (rise edge)                       0.0000      0.0000
  clock network delay (propagated)                 0.2432      0.2432

  axi_duv_bridge/r_m5/sync_r2w_reg_2_/CK (DFCRBN)
                                                   0.0000      0.2432 r
  axi_duv_bridge/r_m5/sync_r2w_reg_2_/Q (DFCRBN)   0.1660      0.4092 f
  axi_duv_bridge/r_m5/wq2_rptr_reg_2_/D (DFCRBN)   0.0003      0.4095 f
  data arrival time                                            0.4095

  clock dram_clk (rise edge)                       0.0000      0.0000
  clock network delay (propagated)                 0.2554      0.2554
  axi_duv_bridge/r_m5/wq2_rptr_reg_2_/CK (DFCRBN)
                                                   0.0000      0.2554 r
  clock uncertainty                                0.0200      0.2754
  library hold time                               -0.0192      0.2562
  data required time                                           0.2562
  ----------------------------------------------------------------------------
  data required time                                           0.2562
  data arrival time                                           -0.4095
  ----------------------------------------------------------------------------
  slack (MET)                                                  0.1533



  Startpoint: axi_duv_bridge/aw_m1/rq2_wptr_reg (rising edge-triggered flip-flop clocked by pwm_clk)
  Endpoint: axi_duv_bridge/aw_m1/rptr_reg (rising edge-triggered flip-flop clocked by pwm_clk)
  Mode: Mfunc
  Corner: min
  Scenario: Mfunc:min
  Path Group: pwm_clk
  Path Type: min

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock pwm_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.1101      0.1101

  axi_duv_bridge/aw_m1/rq2_wptr_reg/CK (QDFFS)     0.0000      0.1101 r
  axi_duv_bridge/aw_m1/rq2_wptr_reg/Q (QDFFS)      0.1405      0.2507 f
  axi_duv_bridge/aw_m1/rptr_reg/D (DFCLRBN)        0.0003      0.2510 f
  data arrival time                                            0.2510

  clock pwm_clk (rise edge)                        0.0000      0.0000
  clock network delay (propagated)                 0.3278      0.3278
  axi_duv_bridge/aw_m1/rptr_reg/CK (DFCLRBN)       0.0000      0.3278 r
  clock uncertainty                                0.0200      0.3478
  library hold time                               -0.0950      0.2528
  data required time                                           0.2528
  ----------------------------------------------------------------------------
  data required time                                           0.2528
  data arrival time                                           -0.2510
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.0018


1
