{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561833234671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561833234679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 02:33:54 2019 " "Processing started: Sun Jun 30 02:33:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561833234679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561833234679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_spi -c lcd_spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_spi -c lcd_spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561833234679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561833235213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561833235213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/draw_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/draw_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_control_module " "Found entity 1: draw_control_module" {  } { { "source/draw_control_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/draw_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561833242434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561833242434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/initial_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/initial_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 initial_control_module " "Found entity 1: initial_control_module" {  } { { "source/initial_control_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/initial_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561833242435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561833242435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/spi_write_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/spi_write_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_write_module " "Found entity 1: spi_write_module" {  } { { "source/spi_write_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/spi_write_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561833242437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561833242437 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_module.v(61) " "Verilog HDL warning at lcd_module.v(61): extended using \"x\" or \"z\"" {  } { { "source/lcd_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/lcd_module.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1561833242438 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_module.v(59) " "Verilog HDL information at lcd_module.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "source/lcd_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/lcd_module.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561833242438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_module " "Found entity 1: lcd_module" {  } { { "source/lcd_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/lcd_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561833242439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561833242439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_control_module " "Found entity 1: lcd_control_module" {  } { { "source/lcd_control_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/lcd_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561833242440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561833242440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/initial_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/initial_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 initial_module " "Found entity 1: initial_module" {  } { { "source/initial_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/initial_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561833242442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561833242442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/draw_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/draw_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_module " "Found entity 1: draw_module" {  } { { "source/draw_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/draw_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561833242443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561833242443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pika_rom_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pika_rom_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pika_rom_module " "Found entity 1: pika_rom_module" {  } { { "source/pika_rom_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/pika_rom_module.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561833242445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561833242445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_module " "Elaborating entity \"lcd_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561833242478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control_module lcd_control_module:U1 " "Elaborating entity \"lcd_control_module\" for hierarchy \"lcd_control_module:U1\"" {  } { { "source/lcd_module.v" "U1" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/lcd_module.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561833242479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initial_module initial_module:U2 " "Elaborating entity \"initial_module\" for hierarchy \"initial_module:U2\"" {  } { { "source/lcd_module.v" "U2" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/lcd_module.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561833242481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initial_control_module initial_module:U2\|initial_control_module:U1 " "Elaborating entity \"initial_control_module\" for hierarchy \"initial_module:U2\|initial_control_module:U1\"" {  } { { "source/initial_module.v" "U1" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/initial_module.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561833242482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_write_module initial_module:U2\|spi_write_module:U2 " "Elaborating entity \"spi_write_module\" for hierarchy \"initial_module:U2\|spi_write_module:U2\"" {  } { { "source/initial_module.v" "U2" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/initial_module.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561833242483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_module draw_module:U3 " "Elaborating entity \"draw_module\" for hierarchy \"draw_module:U3\"" {  } { { "source/lcd_module.v" "U3" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/lcd_module.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561833242484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_control_module draw_module:U3\|draw_control_module:U1 " "Elaborating entity \"draw_control_module\" for hierarchy \"draw_module:U3\|draw_control_module:U1\"" {  } { { "source/draw_module.v" "U1" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/draw_module.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561833242485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pika_rom_module draw_module:U3\|pika_rom_module:U2 " "Elaborating entity \"pika_rom_module\" for hierarchy \"draw_module:U3\|pika_rom_module:U2\"" {  } { { "source/draw_module.v" "U2" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/draw_module.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561833242492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram draw_module:U3\|pika_rom_module:U2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"draw_module:U3\|pika_rom_module:U2\|altsyncram:altsyncram_component\"" {  } { { "source/pika_rom_module.v" "altsyncram_component" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/pika_rom_module.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561833242530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_module:U3\|pika_rom_module:U2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"draw_module:U3\|pika_rom_module:U2\|altsyncram:altsyncram_component\"" {  } { { "source/pika_rom_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/pika_rom_module.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561833242532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_module:U3\|pika_rom_module:U2\|altsyncram:altsyncram_component " "Instantiated megafunction \"draw_module:U3\|pika_rom_module:U2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/pika_face_12864.mif " "Parameter \"init_file\" = \"./source/pika_face_12864.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561833242532 ""}  } { { "source/pika_rom_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/pika_rom_module.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561833242532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jc1 " "Found entity 1: altsyncram_4jc1" {  } { { "db/altsyncram_4jc1.tdf" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/db/altsyncram_4jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561833242575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561833242575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4jc1 draw_module:U3\|pika_rom_module:U2\|altsyncram:altsyncram_component\|altsyncram_4jc1:auto_generated " "Elaborating entity \"altsyncram_4jc1\" for hierarchy \"draw_module:U3\|pika_rom_module:U2\|altsyncram:altsyncram_component\|altsyncram_4jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561833242575 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/spi_write_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/spi_write_module.v" 50 -1 0 } } { "source/draw_control_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/draw_control_module.v" 41 -1 0 } } { "source/initial_control_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/source/initial_control_module.v" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1561833243048 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1561833243049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561833243174 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/lcd_spi.map.smsg " "Generated suppressed messages file F:/FILE/FPGA/FPGA_Interface/06_Display/12_lcd_spi/lcd_spi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561833243594 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561833243660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561833243660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561833243699 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561833243699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "175 " "Implemented 175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561833243699 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1561833243699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561833243699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561833243711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 02:34:03 2019 " "Processing ended: Sun Jun 30 02:34:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561833243711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561833243711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561833243711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561833243711 ""}
