-v /auto/libraries/arm/tsmc_40nm/std_cells/arm/tsmc/cln40g/sc9_base_hvt/r1p1-00eac0/verilog/sc9_cln40g_base_hvt_neg.v 
-v /auto/libraries/arm/tsmc_40nm/std_cells/arm/tsmc/cln40g/sc9_base_hvt/r1p1-00eac0/verilog/sc9_cln40g_base_hvt_udp.v
-v /auto/libraries/arm/tsmc_40nm/std_cells/arm/tsmc/cln40g/sc9_base_hvt/r1p1-00eac0/verilog/sc9_cln40g_base_hvt.v
