/* autogenerated with parsecfg: do not edit. */

union vo_analog_out_yoffsetReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_yoffset_O_SHIFT 0
#define vo_analog_out_yoffset_O_WIDTH 12
#define vo_analog_out_yoffset_E_SHIFT 16
#define vo_analog_out_yoffset_E_WIDTH 12

 o:12, /*[11:0]  */
 hole0:4,
 e:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_analog_out_xoffset_fieldReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_analog_out_xoffset_field_vo_analog_out_xoffset_SHIFT 0
#define vo_analog_out_xoffset_field_vo_analog_out_xoffset_WIDTH 13

 vo_analog_out_xoffset:13, /*[12:0]  */
 hole0:19;
 } bits;

 uint32_t value;
};

union vo_analog_out_vbi_EIA805B_ctrlReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_vbi_EIA805B_ctrl_header_SHIFT 0
#define vo_analog_out_vbi_EIA805B_ctrl_header_WIDTH 6
#define vo_analog_out_vbi_EIA805B_ctrl_control_SHIFT 8
#define vo_analog_out_vbi_EIA805B_ctrl_control_WIDTH 2

 header:6, /*[5:0]  */
 hole0:2,
 control:2, /*[9:8]  */
 hole1:22;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_vsync_O_1Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_tv_vsync_O_1_line_SHIFT 0
#define vo_analog_out_tv_vsync_O_1_line_WIDTH 12
#define vo_analog_out_tv_vsync_O_1_pixel_SHIFT 16
#define vo_analog_out_tv_vsync_O_1_pixel_WIDTH 13

 line:12, /*[11:0]  */
 hole0:4,
 pixel:13, /*[28:16]  */
 hole1:3;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_vsync_O_0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_tv_vsync_O_0_line_SHIFT 0
#define vo_analog_out_tv_vsync_O_0_line_WIDTH 12
#define vo_analog_out_tv_vsync_O_0_pixel_SHIFT 16
#define vo_analog_out_tv_vsync_O_0_pixel_WIDTH 13

 line:12, /*[11:0]  */
 hole0:4,
 pixel:13, /*[28:16]  */
 hole1:3;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_vsync_E_1Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_tv_vsync_E_1_line_SHIFT 0
#define vo_analog_out_tv_vsync_E_1_line_WIDTH 12
#define vo_analog_out_tv_vsync_E_1_pixel_SHIFT 16
#define vo_analog_out_tv_vsync_E_1_pixel_WIDTH 13

 line:12, /*[11:0]  */
 hole0:4,
 pixel:13, /*[28:16]  */
 hole1:3;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_vsync_E_0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_tv_vsync_E_0_line_SHIFT 0
#define vo_analog_out_tv_vsync_E_0_line_WIDTH 12
#define vo_analog_out_tv_vsync_E_0_pixel_SHIFT 16
#define vo_analog_out_tv_vsync_E_0_pixel_WIDTH 13

 line:12, /*[11:0]  */
 hole0:4,
 pixel:13, /*[28:16]  */
 hole1:3;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_timing_sync2Reg {
 struct { uint32_t

 /* sorting 3 */
#define vo_analog_out_tv_timing_sync2_pel_delay2_SHIFT 0
#define vo_analog_out_tv_timing_sync2_pel_delay2_WIDTH 8
#define vo_analog_out_tv_timing_sync2_line_delay2_SHIFT 16
#define vo_analog_out_tv_timing_sync2_line_delay2_WIDTH 6
#define vo_analog_out_tv_timing_sync2_er2_SHIFT 31
#define vo_analog_out_tv_timing_sync2_er2_WIDTH 1

 pel_delay2:8, /*[7:0]  */
 hole0:8,
 line_delay2:6, /*[21:16]  */
 hole1:9,
 er2:1; /*[31:31]  */
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_timing_sync1Reg {
 struct { uint32_t

 /* sorting 3 */
#define vo_analog_out_tv_timing_sync1_pel_delay1_SHIFT 0
#define vo_analog_out_tv_timing_sync1_pel_delay1_WIDTH 8
#define vo_analog_out_tv_timing_sync1_line_delay1_SHIFT 16
#define vo_analog_out_tv_timing_sync1_line_delay1_WIDTH 6
#define vo_analog_out_tv_timing_sync1_er1_SHIFT 31
#define vo_analog_out_tv_timing_sync1_er1_WIDTH 1

 pel_delay1:8, /*[7:0]  */
 hole0:8,
 line_delay1:6, /*[21:16]  */
 hole1:9,
 er1:1; /*[31:31]  */
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_timing_sync0Reg {
 struct { uint32_t

 /* sorting 3 */
#define vo_analog_out_tv_timing_sync0_pel_delay0_SHIFT 0
#define vo_analog_out_tv_timing_sync0_pel_delay0_WIDTH 8
#define vo_analog_out_tv_timing_sync0_line_delay0_SHIFT 16
#define vo_analog_out_tv_timing_sync0_line_delay0_WIDTH 6
#define vo_analog_out_tv_timing_sync0_er0_SHIFT 31
#define vo_analog_out_tv_timing_sync0_er0_WIDTH 1

 pel_delay0:8, /*[7:0]  */
 hole0:8,
 line_delay0:6, /*[21:16]  */
 hole1:9,
 er0:1; /*[31:31]  */
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_test_configReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_tv_test_config_data_SHIFT 0
#define vo_analog_out_tv_test_config_data_WIDTH 12
#define vo_analog_out_tv_test_config_ctrl_SHIFT 16
#define vo_analog_out_tv_test_config_ctrl_WIDTH 4

 data:12, /*[11:0]  */
 hole0:4,
 ctrl:4, /*[19:16]  */
 hole1:12;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_teletext_configReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_tv_teletext_config_line_SHIFT 0
#define vo_analog_out_tv_teletext_config_line_WIDTH 18
#define vo_analog_out_tv_teletext_config_code_SHIFT 24
#define vo_analog_out_tv_teletext_config_code_WIDTH 8

 line:18, /*[17:0]  */
 hole0:6,
 code:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_starv_default_val2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_tv_starv_default_val2_low_SHIFT 0
#define vo_analog_out_tv_starv_default_val2_low_WIDTH 12
#define vo_analog_out_tv_starv_default_val2_middle_SHIFT 16
#define vo_analog_out_tv_starv_default_val2_middle_WIDTH 12

 low:12, /*[11:0]  */
 hole0:4,
 middle:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_starv_default_val1Reg {
 struct { uint32_t

 /* sorting 1 */
#define vo_analog_out_tv_starv_default_val1_vo_analog_out_tv_starv_default_high_SHIFT 0
#define vo_analog_out_tv_starv_default_val1_vo_analog_out_tv_starv_default_high_WIDTH 12

 vo_analog_out_tv_starv_default_high:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_starv_configReg {
 struct { uint32_t

 /* sorting 4 */
#define vo_analog_out_tv_starv_config_xsize_SHIFT 0
#define vo_analog_out_tv_starv_config_xsize_WIDTH 13
#define vo_analog_out_tv_starv_config_ysize_SHIFT 13
#define vo_analog_out_tv_starv_config_ysize_WIDTH 12
#define vo_analog_out_tv_starv_config_status_SHIFT 27
#define vo_analog_out_tv_starv_config_status_WIDTH 4
#define vo_analog_out_tv_starv_config_enable_SHIFT 31
#define vo_analog_out_tv_starv_config_enable_WIDTH 1

 xsize:13, /*[12:0]  */
 ysize:12, /*[24:13]  */
 hole0:2,
 status:4, /*[30:27]  */
 enable:1; /*[31:31]  */
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_sizeReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_tv_size_width_SHIFT 0
#define vo_analog_out_tv_size_width_WIDTH 13
#define vo_analog_out_tv_size_height_SHIFT 16
#define vo_analog_out_tv_size_height_WIDTH 12

 width:13, /*[12:0]  */
 hole0:3,
 height:12, /*[27:16]  */
 hole1:4;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_sc_phase_initReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_analog_out_tv_sc_phase_init_vo_analog_out_tv_sc_phase_init_value_SHIFT 0
#define vo_analog_out_tv_sc_phase_init_vo_analog_out_tv_sc_phase_init_value_WIDTH 11

 vo_analog_out_tv_sc_phase_init_value:11, /*[10:0]  */
 hole0:21;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_ramp_stepReg {
 struct { uint32_t

 /* sorting 5 */
#define vo_analog_out_tv_ramp_step__0_SHIFT 0
#define vo_analog_out_tv_ramp_step__0_WIDTH 5
#define vo_analog_out_tv_ramp_step__1_SHIFT 5
#define vo_analog_out_tv_ramp_step__1_WIDTH 5
#define vo_analog_out_tv_ramp_step__2_SHIFT 10
#define vo_analog_out_tv_ramp_step__2_WIDTH 5
#define vo_analog_out_tv_ramp_step__3_SHIFT 15
#define vo_analog_out_tv_ramp_step__3_WIDTH 5
#define vo_analog_out_tv_ramp_step__4_SHIFT 20
#define vo_analog_out_tv_ramp_step__4_WIDTH 5

 _0:5, /*[4:0]  */
 _1:5, /*[9:5]  */
 _2:5, /*[14:10]  */
 _3:5, /*[19:15]  */
 _4:5, /*[24:20]  */
 hole0:7;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_hsyncReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_tv_hsync__0_SHIFT 0
#define vo_analog_out_tv_hsync__0_WIDTH 13
#define vo_analog_out_tv_hsync__1_SHIFT 16
#define vo_analog_out_tv_hsync__1_WIDTH 13

 _0:13, /*[12:0]  */
 hole0:3,
 _1:13, /*[28:16]  */
 hole1:3;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_extra_pixelReg {
 struct { uint32_t

 /* sorting 4 */
#define vo_analog_out_tv_extra_pixel_start_extra_pixel_SHIFT 0
#define vo_analog_out_tv_extra_pixel_start_extra_pixel_WIDTH 7
#define vo_analog_out_tv_extra_pixel_drop_first_extra_pixel_SHIFT 7
#define vo_analog_out_tv_extra_pixel_drop_first_extra_pixel_WIDTH 1
#define vo_analog_out_tv_extra_pixel_end_extra_pixel_SHIFT 8
#define vo_analog_out_tv_extra_pixel_end_extra_pixel_WIDTH 7
#define vo_analog_out_tv_extra_pixel_drop_last_extra_pixel_SHIFT 15
#define vo_analog_out_tv_extra_pixel_drop_last_extra_pixel_WIDTH 1

 start_extra_pixel:7, /*[6:0]  */
 drop_first_extra_pixel:1, /*[7:7]  */
 end_extra_pixel:7, /*[14:8]  */
 drop_last_extra_pixel:1, /*[15:15]  */
 hole0:16;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_config2Reg {
 struct { uint32_t

 /* sorting 5 */
#define vo_analog_out_tv_config2_dac_comp_SHIFT 0
#define vo_analog_out_tv_config2_dac_comp_WIDTH 1
#define vo_analog_out_tv_config2_luma_chroma_delay_SHIFT 7
#define vo_analog_out_tv_config2_luma_chroma_delay_WIDTH 3
#define vo_analog_out_tv_config2_PAL_Nc_SHIFT 10
#define vo_analog_out_tv_config2_PAL_Nc_WIDTH 1
#define vo_analog_out_tv_config2_active_syncout_polarity_SHIFT 11
#define vo_analog_out_tv_config2_active_syncout_polarity_WIDTH 1
#define vo_analog_out_tv_config2_crop_ctrl_SHIFT 14
#define vo_analog_out_tv_config2_crop_ctrl_WIDTH 18

 dac_comp:1, /*[0:0]  */
 hole0:6,
 luma_chroma_delay:3, /*[9:7]  */
 pal_nc:1, /*[10:10]  */
 active_syncout_polarity:1, /*[11:11]  */
 hole1:2,
 crop_ctrl:18; /*[31:14]  */
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_configReg {
 struct { uint32_t

 /* sorting 23 */
#define vo_analog_out_tv_config__no_sync_on_PbPr_SHIFT 0
#define vo_analog_out_tv_config__no_sync_on_PbPr_WIDTH 1
#define vo_analog_out_tv_config__component_mode_SHIFT 1
#define vo_analog_out_tv_config__component_mode_WIDTH 3
#define vo_analog_out_tv_config__s_video_SHIFT 4
#define vo_analog_out_tv_config__s_video_WIDTH 1
#define vo_analog_out_tv_config__no_pedestal_SHIFT 5
#define vo_analog_out_tv_config__no_pedestal_WIDTH 1
#define vo_analog_out_tv_config__composite_mode_SHIFT 6
#define vo_analog_out_tv_config__composite_mode_WIDTH 2
#define vo_analog_out_tv_config__filter_cvbs_SHIFT 8
#define vo_analog_out_tv_config__filter_cvbs_WIDTH 2
#define vo_analog_out_tv_config__filter_cavs_SHIFT 10
#define vo_analog_out_tv_config__filter_cavs_WIDTH 2
#define vo_analog_out_tv_config__adjustment_amplitude_SHIFT 12
#define vo_analog_out_tv_config__adjustment_amplitude_WIDTH 2
#define vo_analog_out_tv_config__sharpness_ctrl_SHIFT 14
#define vo_analog_out_tv_config__sharpness_ctrl_WIDTH 2
#define vo_analog_out_tv_config__2x_oversample_SHIFT 16
#define vo_analog_out_tv_config__2x_oversample_WIDTH 1
#define vo_analog_out_tv_config__CC_off_SHIFT 17
#define vo_analog_out_tv_config__CC_off_WIDTH 1
#define vo_analog_out_tv_config__extended_CC_off_SHIFT 18
#define vo_analog_out_tv_config__extended_CC_off_WIDTH 1
#define vo_analog_out_tv_config__going_down_sync_pulse_SHIFT 19
#define vo_analog_out_tv_config__going_down_sync_pulse_WIDTH 1
#define vo_analog_out_tv_config__progressive_SHIFT 20
#define vo_analog_out_tv_config__progressive_WIDTH 1
#define vo_analog_out_tv_config__HDTV_mode_SHIFT 21
#define vo_analog_out_tv_config__HDTV_mode_WIDTH 1
#define vo_analog_out_tv_config__component_SHIFT 22
#define vo_analog_out_tv_config__component_WIDTH 1
#define vo_analog_out_tv_config__240P_mode_SHIFT 23
#define vo_analog_out_tv_config__240P_mode_WIDTH 1
#define vo_analog_out_tv_config__picture_power_down_SHIFT 24
#define vo_analog_out_tv_config__picture_power_down_WIDTH 1
#define vo_analog_out_tv_config__sync_power_down_SHIFT 25
#define vo_analog_out_tv_config__sync_power_down_WIDTH 1
#define vo_analog_out_tv_config__hsync_active_low_SHIFT 26
#define vo_analog_out_tv_config__hsync_active_low_WIDTH 1
#define vo_analog_out_tv_config__vsync_active_low_SHIFT 27
#define vo_analog_out_tv_config__vsync_active_low_WIDTH 1
#define vo_analog_out_tv_config__sync_source_ctrl_SHIFT 28
#define vo_analog_out_tv_config__sync_source_ctrl_WIDTH 3
#define vo_analog_out_tv_config__dac_en_SHIFT 31
#define vo_analog_out_tv_config__dac_en_WIDTH 1

 _no_sync_on_pbpr:1, /*[0:0]  */
 _component_mode:3, /*[3:1]  */
 _s_video:1, /*[4:4]  */
 _no_pedestal:1, /*[5:5]  */
 _composite_mode:2, /*[7:6]  */
 _filter_cvbs:2, /*[9:8]  */
 _filter_cavs:2, /*[11:10]  */
 _adjustment_amplitude:2, /*[13:12]  */
 _sharpness_ctrl:2, /*[15:14]  */
 _2x_oversample:1, /*[16:16]  */
 _cc_off:1, /*[17:17]  */
 _extended_cc_off:1, /*[18:18]  */
 _going_down_sync_pulse:1, /*[19:19]  */
 _progressive:1, /*[20:20]  */
 _hdtv_mode:1, /*[21:21]  */
 _component:1, /*[22:22]  */
 _240p_mode:1, /*[23:23]  */
 _picture_power_down:1, /*[24:24]  */
 _sync_power_down:1, /*[25:25]  */
 _hsync_active_low:1, /*[26:26]  */
 _vsync_active_low:1, /*[27:27]  */
 _sync_source_ctrl:3, /*[30:28]  */
 _dac_en:1; /*[31:31]  */
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_cav_minmaxReg {
 struct { uint32_t

 /* sorting 4 */
#define vo_analog_out_tv_cav_minmax_luma_min_SHIFT 0
#define vo_analog_out_tv_cav_minmax_luma_min_WIDTH 8
#define vo_analog_out_tv_cav_minmax_luma_max_SHIFT 8
#define vo_analog_out_tv_cav_minmax_luma_max_WIDTH 8
#define vo_analog_out_tv_cav_minmax_chroma_min_SHIFT 16
#define vo_analog_out_tv_cav_minmax_chroma_min_WIDTH 8
#define vo_analog_out_tv_cav_minmax_chroma_max_SHIFT 24
#define vo_analog_out_tv_cav_minmax_chroma_max_WIDTH 8

 luma_min:8, /*[7:0]  */
 luma_max:8, /*[15:8]  */
 chroma_min:8, /*[23:16]  */
 chroma_max:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_MV_N_9_10_11Reg {
 struct { uint32_t

 /* sorting 3 */
#define vo_analog_out_tv_MV_N_9_10_11__9_SHIFT 0
#define vo_analog_out_tv_MV_N_9_10_11__9_WIDTH 6
#define vo_analog_out_tv_MV_N_9_10_11__10_SHIFT 8
#define vo_analog_out_tv_MV_N_9_10_11__10_WIDTH 6
#define vo_analog_out_tv_MV_N_9_10_11__11_SHIFT 16
#define vo_analog_out_tv_MV_N_9_10_11__11_WIDTH 15

 _9:6, /*[5:0]  */
 hole0:2,
 _10:6, /*[13:8]  */
 hole1:2,
 _11:15, /*[30:16]  */
 hole2:1;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_MV_N_5_6_7_8Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_analog_out_tv_MV_N_5_6_7_8__5_SHIFT 0
#define vo_analog_out_tv_MV_N_5_6_7_8__5_WIDTH 3
#define vo_analog_out_tv_MV_N_5_6_7_8__6_SHIFT 8
#define vo_analog_out_tv_MV_N_5_6_7_8__6_WIDTH 3
#define vo_analog_out_tv_MV_N_5_6_7_8__7_SHIFT 16
#define vo_analog_out_tv_MV_N_5_6_7_8__7_WIDTH 2
#define vo_analog_out_tv_MV_N_5_6_7_8__8_SHIFT 24
#define vo_analog_out_tv_MV_N_5_6_7_8__8_WIDTH 6

 _5:3, /*[2:0]  */
 hole0:5,
 _6:3, /*[10:8]  */
 hole1:5,
 _7:2, /*[17:16]  */
 hole2:6,
 _8:6, /*[29:24]  */
 hole3:2;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_MV_N_1_2_3_4Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_analog_out_tv_MV_N_1_2_3_4__1_SHIFT 0
#define vo_analog_out_tv_MV_N_1_2_3_4__1_WIDTH 6
#define vo_analog_out_tv_MV_N_1_2_3_4__2_SHIFT 8
#define vo_analog_out_tv_MV_N_1_2_3_4__2_WIDTH 6
#define vo_analog_out_tv_MV_N_1_2_3_4__3_SHIFT 16
#define vo_analog_out_tv_MV_N_1_2_3_4__3_WIDTH 6
#define vo_analog_out_tv_MV_N_1_2_3_4__4_SHIFT 24
#define vo_analog_out_tv_MV_N_1_2_3_4__4_WIDTH 6

 _1:6, /*[5:0]  */
 hole0:2,
 _2:6, /*[13:8]  */
 hole1:2,
 _3:6, /*[21:16]  */
 hole2:2,
 _4:6, /*[29:24]  */
 hole3:2;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_MV_N_19_20_21Reg {
 struct { uint32_t

 /* sorting 3 */
#define vo_analog_out_tv_MV_N_19_20_21__19_SHIFT 0
#define vo_analog_out_tv_MV_N_19_20_21__19_WIDTH 4
#define vo_analog_out_tv_MV_N_19_20_21__20_SHIFT 8
#define vo_analog_out_tv_MV_N_19_20_21__20_WIDTH 3
#define vo_analog_out_tv_MV_N_19_20_21__21_SHIFT 16
#define vo_analog_out_tv_MV_N_19_20_21__21_WIDTH 10

 _19:4, /*[3:0]  */
 hole0:4,
 _20:3, /*[10:8]  */
 hole1:5,
 _21:10, /*[25:16]  */
 hole2:6;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_MV_N_15_16_17_18Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_analog_out_tv_MV_N_15_16_17_18__15_SHIFT 0
#define vo_analog_out_tv_MV_N_15_16_17_18__15_WIDTH 8
#define vo_analog_out_tv_MV_N_15_16_17_18__16_SHIFT 8
#define vo_analog_out_tv_MV_N_15_16_17_18__16_WIDTH 1
#define vo_analog_out_tv_MV_N_15_16_17_18__17_SHIFT 16
#define vo_analog_out_tv_MV_N_15_16_17_18__17_WIDTH 4
#define vo_analog_out_tv_MV_N_15_16_17_18__18_SHIFT 24
#define vo_analog_out_tv_MV_N_15_16_17_18__18_WIDTH 4

 _15:8, /*[7:0]  */
 _16:1, /*[8:8]  */
 hole0:7,
 _17:4, /*[19:16]  */
 hole1:4,
 _18:4, /*[27:24]  */
 hole2:4;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_MV_N_12_13_14Reg {
 struct { uint32_t

 /* sorting 3 */
#define vo_analog_out_tv_MV_N_12_13_14__12_SHIFT 0
#define vo_analog_out_tv_MV_N_12_13_14__12_WIDTH 15
#define vo_analog_out_tv_MV_N_12_13_14__13_SHIFT 16
#define vo_analog_out_tv_MV_N_12_13_14__13_WIDTH 8
#define vo_analog_out_tv_MV_N_12_13_14__14_SHIFT 24
#define vo_analog_out_tv_MV_N_12_13_14__14_WIDTH 8

 _12:15, /*[14:0]  */
 hole0:1,
 _13:8, /*[23:16]  */
 _14:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_MV_N_0_22Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_tv_MV_N_0_22__0_SHIFT 0
#define vo_analog_out_tv_MV_N_0_22__0_WIDTH 8
#define vo_analog_out_tv_MV_N_0_22__22_SHIFT 8
#define vo_analog_out_tv_MV_N_0_22__22_WIDTH 1

 _0:8, /*[7:0]  */
 _22:1, /*[8:8]  */
 hole0:23;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_HD_vsyncReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_tv_HD_vsync_width_SHIFT 0
#define vo_analog_out_tv_HD_vsync_width_WIDTH 13
#define vo_analog_out_tv_HD_vsync_start_SHIFT 16
#define vo_analog_out_tv_HD_vsync_start_WIDTH 13

 width:13, /*[12:0]  */
 hole0:3,
 start:13, /*[28:16]  */
 hole1:3;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_HD_hsync_infoReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_tv_HD_hsync_info_width_SHIFT 0
#define vo_analog_out_tv_HD_hsync_info_width_WIDTH 13
#define vo_analog_out_tv_HD_hsync_info_field_id_SHIFT 16
#define vo_analog_out_tv_HD_hsync_info_field_id_WIDTH 1

 width:13, /*[12:0]  */
 hole0:3,
 field_id:1, /*[16:16]  */
 hole1:15;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_CGMS_WSSReg {
 struct { uint32_t

 /* sorting 4 */
#define vo_analog_out_tv_CGMS_WSS_data_SHIFT 0
#define vo_analog_out_tv_CGMS_WSS_data_WIDTH 20
#define vo_analog_out_tv_CGMS_WSS_soft_crc_SHIFT 21
#define vo_analog_out_tv_CGMS_WSS_soft_crc_WIDTH 1
#define vo_analog_out_tv_CGMS_WSS_E_enable_SHIFT 22
#define vo_analog_out_tv_CGMS_WSS_E_enable_WIDTH 1
#define vo_analog_out_tv_CGMS_WSS_O_enable_SHIFT 23
#define vo_analog_out_tv_CGMS_WSS_O_enable_WIDTH 1

 data:20, /*[19:0]  */
 hole0:1,
 soft_crc:1, /*[21:21]  */
 e_enable:1, /*[22:22]  */
 o_enable:1, /*[23:23]  */
 hole1:8;
 } bits;

 uint32_t value;
};

union vo_analog_out_tv_CC_AGCReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_tv_CC_AGC_CC_data_SHIFT 0
#define vo_analog_out_tv_CC_AGC_CC_data_WIDTH 16
#define vo_analog_out_tv_CC_AGC_AGC_AMP_SHIFT 16
#define vo_analog_out_tv_CC_AGC_AGC_AMP_WIDTH 9

 cc_data:16, /*[15:0]  */
 agc_amp:9, /*[24:16]  */
 hole0:7;
 } bits;

 uint32_t value;
};

union vo_analog_out_cvbs_conv5Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_cvbs_conv5_R1_SHIFT 0
#define vo_analog_out_cvbs_conv5_R1_WIDTH 15
#define vo_analog_out_cvbs_conv5_R2_SHIFT 16
#define vo_analog_out_cvbs_conv5_R2_WIDTH 15

 r1:15, /*[14:0]  */
 hole0:1,
 r2:15, /*[30:16]  */
 hole1:1;
 } bits;

 uint32_t value;
};

union vo_analog_out_cvbs_conv4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_cvbs_conv4_M2_2_SHIFT 0
#define vo_analog_out_cvbs_conv4_M2_2_WIDTH 15
#define vo_analog_out_cvbs_conv4_R0_SHIFT 16
#define vo_analog_out_cvbs_conv4_R0_WIDTH 15

 m2_2:15, /*[14:0]  */
 hole0:1,
 r0:15, /*[30:16]  */
 hole1:1;
 } bits;

 uint32_t value;
};

union vo_analog_out_cvbs_conv3Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_cvbs_conv3__0_SHIFT 0
#define vo_analog_out_cvbs_conv3__0_WIDTH 15
#define vo_analog_out_cvbs_conv3__1_SHIFT 16
#define vo_analog_out_cvbs_conv3__1_WIDTH 15

 _0:15, /*[14:0]  */
 hole0:1,
 _1:15, /*[30:16]  */
 hole1:1;
 } bits;

 uint32_t value;
};

union vo_analog_out_cvbs_conv2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_cvbs_conv2__1_SHIFT 0
#define vo_analog_out_cvbs_conv2__1_WIDTH 15
#define vo_analog_out_cvbs_conv2__2_SHIFT 16
#define vo_analog_out_cvbs_conv2__2_WIDTH 15

 _1:15, /*[14:0]  */
 hole0:1,
 _2:15, /*[30:16]  */
 hole1:1;
 } bits;

 uint32_t value;
};

union vo_analog_out_cvbs_conv1Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_cvbs_conv1_M0_2_SHIFT 0
#define vo_analog_out_cvbs_conv1_M0_2_WIDTH 15
#define vo_analog_out_cvbs_conv1_M1_0_SHIFT 16
#define vo_analog_out_cvbs_conv1_M1_0_WIDTH 15

 m0_2:15, /*[14:0]  */
 hole0:1,
 m1_0:15, /*[30:16]  */
 hole1:1;
 } bits;

 uint32_t value;
};

union vo_analog_out_cvbs_conv0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_cvbs_conv0__0_SHIFT 0
#define vo_analog_out_cvbs_conv0__0_WIDTH 15
#define vo_analog_out_cvbs_conv0__1_SHIFT 16
#define vo_analog_out_cvbs_conv0__1_WIDTH 15

 _0:15, /*[14:0]  */
 hole0:1,
 _1:15, /*[30:16]  */
 hole1:1;
 } bits;

 uint32_t value;
};

union vo_analog_out_conv5Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_conv5_R1_SHIFT 0
#define vo_analog_out_conv5_R1_WIDTH 15
#define vo_analog_out_conv5_R2_SHIFT 16
#define vo_analog_out_conv5_R2_WIDTH 15

 r1:15, /*[14:0]  */
 hole0:1,
 r2:15, /*[30:16]  */
 hole1:1;
 } bits;

 uint32_t value;
};

union vo_analog_out_conv4Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_conv4_M2_2_SHIFT 0
#define vo_analog_out_conv4_M2_2_WIDTH 15
#define vo_analog_out_conv4_R0_SHIFT 16
#define vo_analog_out_conv4_R0_WIDTH 15

 m2_2:15, /*[14:0]  */
 hole0:1,
 r0:15, /*[30:16]  */
 hole1:1;
 } bits;

 uint32_t value;
};

union vo_analog_out_conv3Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_conv3__0_SHIFT 0
#define vo_analog_out_conv3__0_WIDTH 15
#define vo_analog_out_conv3__1_SHIFT 16
#define vo_analog_out_conv3__1_WIDTH 15

 _0:15, /*[14:0]  */
 hole0:1,
 _1:15, /*[30:16]  */
 hole1:1;
 } bits;

 uint32_t value;
};

union vo_analog_out_conv2Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_conv2__1_SHIFT 0
#define vo_analog_out_conv2__1_WIDTH 15
#define vo_analog_out_conv2__2_SHIFT 16
#define vo_analog_out_conv2__2_WIDTH 15

 _1:15, /*[14:0]  */
 hole0:1,
 _2:15, /*[30:16]  */
 hole1:1;
 } bits;

 uint32_t value;
};

union vo_analog_out_conv1Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_conv1_M0_2_SHIFT 0
#define vo_analog_out_conv1_M0_2_WIDTH 15
#define vo_analog_out_conv1_M1_0_SHIFT 16
#define vo_analog_out_conv1_M1_0_WIDTH 15

 m0_2:15, /*[14:0]  */
 hole0:1,
 m1_0:15, /*[30:16]  */
 hole1:1;
 } bits;

 uint32_t value;
};

union vo_analog_out_conv0Reg {
 struct { uint32_t

 /* sorting 2 */
#define vo_analog_out_conv0__0_SHIFT 0
#define vo_analog_out_conv0__0_WIDTH 15
#define vo_analog_out_conv0__1_SHIFT 16
#define vo_analog_out_conv0__1_WIDTH 15

 _0:15, /*[14:0]  */
 hole0:1,
 _1:15, /*[30:16]  */
 hole1:1;
 } bits;

 uint32_t value;
};

struct vo_analog_out {
 union vo_analog_out_conv0Reg vo_analog_out_conv0; /* +0x00000000  */
 union vo_analog_out_conv1Reg vo_analog_out_conv1; /* +0x00000004  */
 union vo_analog_out_conv2Reg vo_analog_out_conv2; /* +0x00000008  */
 union vo_analog_out_conv3Reg vo_analog_out_conv3; /* +0x0000000c  */
 union vo_analog_out_conv4Reg vo_analog_out_conv4; /* +0x00000010  */
 union vo_analog_out_conv5Reg vo_analog_out_conv5; /* +0x00000014  */
 union vo_analog_out_xoffset_fieldReg vo_analog_out_xoffset_field; /* +0x00000018  */
 union vo_analog_out_yoffsetReg vo_analog_out_yoffset; /* +0x0000001c  */
 union vo_analog_out_cvbs_conv0Reg vo_analog_out_cvbs_conv0; /* +0x00000020  */
 union vo_analog_out_cvbs_conv1Reg vo_analog_out_cvbs_conv1; /* +0x00000024  */
 union vo_analog_out_cvbs_conv2Reg vo_analog_out_cvbs_conv2; /* +0x00000028  */
 union vo_analog_out_cvbs_conv3Reg vo_analog_out_cvbs_conv3; /* +0x0000002c  */
 union vo_analog_out_cvbs_conv4Reg vo_analog_out_cvbs_conv4; /* +0x00000030  */
 union vo_analog_out_cvbs_conv5Reg vo_analog_out_cvbs_conv5; /* +0x00000034  */
 union vo_analog_out_tv_sc_phase_initReg vo_analog_out_tv_sc_phase_init; /* +0x00000038  */
 uint32_t pad0[0x0004/4];
 union vo_analog_out_tv_configReg vo_analog_out_tv_config; /* +0x00000040  */
 union vo_analog_out_tv_sizeReg vo_analog_out_tv_size; /* +0x00000044  */
 union vo_analog_out_tv_hsyncReg vo_analog_out_tv_hsync; /* +0x00000048  */
 union vo_analog_out_tv_vsync_O_0Reg vo_analog_out_tv_vsync_O_0; /* +0x0000004c  */
 union vo_analog_out_tv_vsync_O_1Reg vo_analog_out_tv_vsync_O_1; /* +0x00000050  */
 union vo_analog_out_tv_vsync_E_0Reg vo_analog_out_tv_vsync_E_0; /* +0x00000054  */
 union vo_analog_out_tv_vsync_E_1Reg vo_analog_out_tv_vsync_E_1; /* +0x00000058  */
 union vo_analog_out_tv_HD_hsync_infoReg vo_analog_out_tv_HD_hsync_info; /* +0x0000005c  */
 union vo_analog_out_tv_HD_vsyncReg vo_analog_out_tv_HD_vsync; /* +0x00000060  */
 union vo_analog_out_tv_CGMS_WSSReg vo_analog_out_tv_CGMS_WSS; /* +0x00000064  */
 union vo_analog_out_tv_CC_AGCReg vo_analog_out_tv_CC_AGC; /* +0x00000068  */
 union vo_analog_out_tv_test_configReg vo_analog_out_tv_test_config; /* +0x0000006c  */
 union vo_analog_out_tv_teletext_configReg vo_analog_out_tv_teletext_config; /* +0x00000070  */
 union vo_analog_out_tv_config2Reg vo_analog_out_tv_config2; /* +0x00000074  */
 union vo_analog_out_tv_cav_minmaxReg vo_analog_out_tv_cav_minmax; /* +0x00000078  */
 uint32_t pad1[0x0004/4];
 union vo_analog_out_tv_MV_N_0_22Reg vo_analog_out_tv_MV_N_0_22; /* +0x00000080  */
 union vo_analog_out_tv_MV_N_1_2_3_4Reg vo_analog_out_tv_MV_N_1_2_3_4; /* +0x00000084  */
 union vo_analog_out_tv_MV_N_5_6_7_8Reg vo_analog_out_tv_MV_N_5_6_7_8; /* +0x00000088  */
 union vo_analog_out_tv_MV_N_9_10_11Reg vo_analog_out_tv_MV_N_9_10_11; /* +0x0000008c  */
 union vo_analog_out_tv_MV_N_12_13_14Reg vo_analog_out_tv_MV_N_12_13_14; /* +0x00000090  */
 union vo_analog_out_tv_MV_N_15_16_17_18Reg vo_analog_out_tv_MV_N_15_16_17_18; /* +0x00000094  */
 union vo_analog_out_tv_MV_N_19_20_21Reg vo_analog_out_tv_MV_N_19_20_21; /* +0x00000098  */
 union vo_analog_out_tv_ramp_stepReg vo_analog_out_tv_ramp_step; /* +0x0000009c  */
 union vo_analog_out_tv_timing_sync0Reg vo_analog_out_tv_timing_sync0; /* +0x000000a0  */
 union vo_analog_out_tv_timing_sync1Reg vo_analog_out_tv_timing_sync1; /* +0x000000a4  */
 union vo_analog_out_tv_timing_sync2Reg vo_analog_out_tv_timing_sync2; /* +0x000000a8  */
 uint32_t pad2[0x0004/4];
 union vo_analog_out_tv_extra_pixelReg vo_analog_out_tv_extra_pixel; /* +0x000000b0  */
 union vo_analog_out_tv_starv_configReg vo_analog_out_tv_starv_config; /* +0x000000b4  */
 union vo_analog_out_tv_starv_default_val1Reg vo_analog_out_tv_starv_default_val1; /* +0x000000b8  */
 union vo_analog_out_tv_starv_default_val2Reg vo_analog_out_tv_starv_default_val2; /* +0x000000bc  */
 union vo_analog_out_vbi_EIA805B_ctrlReg vo_analog_out_vbi_EIA805B_ctrl; /* +0x000000c0  */
 uint32_t vo_analog_out_vbi_EIA805B_data0; /* +0x000000c4  */
 uint32_t vo_analog_out_vbi_EIA805B_data1; /* +0x000000c8  */
 uint32_t vo_analog_out_vbi_EIA805B_data2; /* +0x000000cc  */
 uint32_t vo_analog_out_vbi_EIA805B_data3; /* +0x000000d0  */
};
