
---------- Begin Simulation Statistics ----------
final_tick                               805417736758500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62967                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829132                       # Number of bytes of host memory used
host_op_rate                                   128514                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   158.82                       # Real time elapsed on the host
host_tick_rate                               47023795                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      20409937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007468                       # Number of seconds simulated
sim_ticks                                  7468088500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     72.22%     72.22% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       100722                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        203614                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1845355                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          213                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2603660                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       411045                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1845355                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1434310                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2603842                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              86                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          149                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13013751                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6028207                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          235                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2602501                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2374985                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts         8148                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       20409919                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14930997                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.366950                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.947999                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12027271     80.55%     80.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       236283      1.58%     82.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        13111      0.09%     82.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       169974      1.14%     83.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        16388      0.11%     83.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        24489      0.16%     83.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        29857      0.20%     83.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        38639      0.26%     84.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2374985     15.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14930997                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            7                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          20409909                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4520333                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15752360     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4520333     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       137216      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     20409919                       # Class of committed instruction
system.switch_cpus.commit.refs                4657549                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              20409919                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.493615                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.493615                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11334022                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20420951                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           647333                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2794228                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            271                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        156433                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4521888                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1702                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              137489                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2603842                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            822920                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14107722                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            73                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10008643                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          299                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             542                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.174331                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       823992                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       411131                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.670095                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14932306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.367749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.875933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11745683     78.66%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           394711      2.64%     81.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1184      0.01%     81.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           134284      0.90%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           333381      2.23%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            37851      0.25%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             4410      0.03%     84.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           171942      1.15%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2108860     14.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14932306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          298                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2602763                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.366835                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4659453                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             137489                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            2166                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4522403                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       137752                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20418122                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4521964                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          438                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20415254                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             35                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        857106                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            271                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        857137                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          203                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2048                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          535                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          276                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           22                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24758893                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20414629                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.697455                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17268205                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.366793                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20414798                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36034054                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17674449                       # number of integer regfile writes
system.switch_cpus.ipc                       0.669516                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.669516                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          149      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15755925     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4522093     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       137529      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20415696                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              411911                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020176                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          411855     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             25      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            31      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20827458                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     56175665                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     20414629                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20426260                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20418122                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20415696                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         8096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           60                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        12470                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14932306                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.367217                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.389836                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10310645     69.05%     69.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       770320      5.16%     74.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       389599      2.61%     76.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       434436      2.91%     79.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       575940      3.86%     83.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       753200      5.04%     88.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       806393      5.40%     94.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       479432      3.21%     97.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       412341      2.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14932306                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.366864                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              822965                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    49                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          128                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           31                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4522403                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       137752                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9865413                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14936156                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          862093                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      23697321                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          45610                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           746804                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       10415033                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           700                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      58928778                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20419748                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23708198                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2851135                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            271                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      10471984                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            10724                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     36043465                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1108678                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             32974079                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40837567                       # The number of ROB writes
system.switch_cpus.timesIdled                      38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        41299                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       204727                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          41299                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             102886                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           43                       # Transaction distribution
system.membus.trans_dist::CleanEvict           100679                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        102886                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       306506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       306506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 306506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6587840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6587840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6587840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            102892                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  102892    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              102892                       # Request fanout histogram
system.membus.reqLayer2.occupancy           229152500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          546216250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7468088500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            102891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           86                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          202603                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               6                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       102848                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       307536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                307624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6585344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6588160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          100860                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           203758                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.202687                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.402002                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 162459     79.73%     79.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41299     20.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             203758                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102403500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         154273500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             63000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data            5                       # number of demand (read+write) hits
system.l2.demand_hits::total                        5                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data            5                       # number of overall hits
system.l2.overall_hits::total                       5                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       102845                       # number of demand (read+write) misses
system.l2.demand_misses::total                 102893                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       102845                       # number of overall misses
system.l2.overall_misses::total                102893                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3213000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7799835500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7803048500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3213000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7799835500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7803048500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       102850                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102898                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       102850                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102898                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.999951                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999951                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.999951                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999951                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        76500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75840.687442                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75836.534069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        76500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75840.687442                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75836.534069                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  43                       # number of writebacks
system.l2.writebacks::total                        43                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       102845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            102887                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       102845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           102887                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2793000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6771395500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6774188500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2793000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6771395500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6774188500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.999951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999893                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.999951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999893                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        66500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65840.784676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65841.053777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        66500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65840.784676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65841.053777                       # average overall mshr miss latency
system.l2.replacements                         100860                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           43                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               43                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           43                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           43                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        41161                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         41161                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       311000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        311000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 51833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 51833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       251000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       251000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 41833.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41833.333333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3213000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3213000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           42                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        76500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73022.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2793000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2793000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        66500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        66500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       102839                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          102843                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7799524500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7799524500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       102844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        102848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.999951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.999951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75842.088118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75839.138298                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       102839                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       102839                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6771144500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6771144500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.999951                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999912                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65842.185358                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65842.185358                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2024.612148                       # Cycle average of tags in use
system.l2.tags.total_refs                      160415                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100860                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.590472                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              805410268670500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.342566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.025793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.121183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.499070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2023.623536                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.988097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988580                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          718                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    512362                       # Number of tag accesses
system.l2.tags.data_accesses                   512362                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6582016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6585088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       102844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           43                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 43                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             34279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       359931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    881352169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             881763520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       359931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           377071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         368501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               368501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         368501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            34279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       359931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    881352169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            882132021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    102806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000650500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              207653                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      102886                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         43                       # Number of write requests accepted
system.mem_ctrls.readBursts                    102886                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       43                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    33                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       7.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    621811750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  514240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2550211750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6045.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24795.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    86774                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                102886                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   43                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    409.560174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   222.620197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   413.291300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4678     29.11%     29.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4999     31.11%     60.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          615      3.83%     64.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          240      1.49%     65.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          488      3.04%     68.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          158      0.98%     69.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          177      1.10%     70.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          301      1.87%     72.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4414     27.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16070                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                6582272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6584704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       881.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    881.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7467949500                       # Total gap between requests
system.mem_ctrls.avgGap                      72554.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6579584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 359931.460373025853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 881026517.026411771774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       102844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           43                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1064500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2549147250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25345.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24786.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             52850280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             28083000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           391429080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     589439760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3059114190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        291503520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4412419830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        590.836575                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    724969500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    249340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6493768500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             61918080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             32902650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           342905640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     589439760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2914959480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        413016480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4355142090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.166909                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1013699750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    249340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6205038250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 805410268670000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7468078000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       822868                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           822878                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       822868                       # number of overall hits
system.cpu.icache.overall_hits::total          822878                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             54                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.cpu.icache.overall_misses::total            54                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3866500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3866500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3866500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3866500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       822920                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       822932                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       822920                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       822932                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74355.769231                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71601.851852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74355.769231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71601.851852                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3276500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3276500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3276500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3276500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78011.904762                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78011.904762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78011.904762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78011.904762                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       822868                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          822878                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           52                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            54                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3866500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3866500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       822920                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       822932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74355.769231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71601.851852                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3276500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3276500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78011.904762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78011.904762                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000315                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      805410268670500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000019                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000297                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.085938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1645908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1645908                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3890759                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3890760                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3890759                       # number of overall hits
system.cpu.dcache.overall_hits::total         3890760                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       768104                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         768108                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       768104                       # number of overall misses
system.cpu.dcache.overall_misses::total        768108                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  49191211000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49191211000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  49191211000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49191211000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4658863                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4658868                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4658863                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4658868                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.164869                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.164870                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.164869                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.164870                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64042.383583                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64042.050076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64042.383583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64042.050076                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          635                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.277778                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           43                       # number of writebacks
system.cpu.dcache.writebacks::total                43                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       665254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       665254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       665254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       665254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       102850                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       102850                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7954164500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7954164500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7954164500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7954164500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022076                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022076                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022076                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 77337.525523                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77337.525523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 77337.525523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77337.525523                       # average overall mshr miss latency
system.cpu.dcache.replacements                 101829                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3753551                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3753552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       768096                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        768100                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  49190813000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  49190813000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4521647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4521652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.169871                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.169872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64042.532444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64042.198932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       665252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       665252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       102844                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       102844                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7953844500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7953844500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 77338.925946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77338.925946                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       137208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         137208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       398000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       398000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       137216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       137216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        49750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        49750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       320000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       320000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 53333.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53333.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 805417736758500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.009430                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3684772                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            101829                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.185880                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      805410268671000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.009429                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          838                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9420589                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9420589                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               805439695978000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75317                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829640                       # Number of bytes of host memory used
host_op_rate                                   153720                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   531.09                       # Real time elapsed on the host
host_tick_rate                               41347424                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      81639053                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021959                       # Number of seconds simulated
sim_ticks                                 21959219500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       301129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        602430                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5264814                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          614                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7811255                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1233237                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5264814                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      4031577                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7811758                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             205                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          361                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          39040372                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18083924                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          614                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7807342                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7065306                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        26422                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       61229116                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     43914200                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.394290                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.965185                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35158921     80.06%     80.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       692767      1.58%     81.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        47220      0.11%     81.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       569313      1.30%     83.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        56076      0.13%     83.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        97954      0.22%     83.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        89053      0.20%     83.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       137590      0.31%     83.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7065306     16.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     43914200                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           37                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          61229072                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              13560940                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           44      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     47256406     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     13560940     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       411726      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     61229116                       # Class of committed instruction
system.switch_cpus.commit.refs               13972666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              61229116                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.463948                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.463948                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      33222927                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       61264950                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1941808                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8328856                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            711                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        424137                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13565771                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4865                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              412572                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     6                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7811758                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2469014                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              41448189                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           139                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30029101                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles            1422                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.177870                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2469531                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1233442                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.683747                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43918439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.395205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.891605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         34335300     78.18%     78.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1129183      2.57%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             2833      0.01%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           428886      0.98%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1110566      2.53%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           132022      0.30%     84.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            15175      0.03%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           455506      1.04%     85.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6308968     14.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43918439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts          764                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7808129                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.394540                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13978635                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             412572                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           12833                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13567516                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           13                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       413484                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61255450                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13566063                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1319                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      61246025                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            136                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        963367                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            711                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        963527                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           63                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          666                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         6575                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1759                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          111                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          662                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74917089                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              61244175                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.692752                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51898952                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.394498                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               61244594                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        108103096                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        53023544                       # number of integer regfile writes
system.switch_cpus.ipc                       0.683084                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.683084                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          366      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      47267822     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13566453     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       412705      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       61247346                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1241303                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020267                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1241101     99.98%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            110      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            92      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       62488283                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    167654608                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     61244175                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     61281908                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           61255450                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          61247346                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        26347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          176                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        40901                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43918439                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.394570                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.403459                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     29981439     68.27%     68.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2381720      5.42%     73.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1194305      2.72%     76.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1293020      2.94%     79.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1800712      4.10%     83.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2111810      4.81%     88.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2437123      5.55%     93.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1533160      3.49%     97.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1185150      2.70%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43918439                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.394570                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2469019                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     6                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          854                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          166                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13567516                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       413484                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        29596362                       # number of misc regfile reads
system.switch_cpus.numCycles                 43918439                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          986772                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      71090986                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         146005                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2239276                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       32057115                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          1163                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     176790699                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61260714                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71125908                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8449222                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            711                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      32242458                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            34939                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups            8                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    108134295                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3579754                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             98104432                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           122515335                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       307682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       121828                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       615369                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         121828                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  21959219500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             301274                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          193                       # Transaction distribution
system.membus.trans_dist::CleanEvict           300936                       # Transaction distribution
system.membus.trans_dist::ReadExReq                27                       # Transaction distribution
system.membus.trans_dist::ReadExResp               27                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        301274                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       903731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       903731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 903731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19295616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19295616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19295616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            301301                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  301301    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              301301                       # Request fanout histogram
system.membus.reqLayer2.occupancy           674162000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1599053250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21959219500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21959219500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  21959219500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21959219500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            307660                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          388                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          608692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               27                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              27                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             5                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       307655                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       923046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                923056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19704128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19704448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          301398                       # Total snoops (count)
system.tol2bus.snoopTraffic                     12352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           609085                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.200018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.400014                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 487257     80.00%     80.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 121828     20.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             609085                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          307879500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         461523000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              7500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  21959219500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         6386                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6386                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         6386                       # number of overall hits
system.l2.overall_hits::total                    6386                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       301296                       # number of demand (read+write) misses
system.l2.demand_misses::total                 301301                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       301296                       # number of overall misses
system.l2.overall_misses::total                301301                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       473000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  22859351500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22859824500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       473000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  22859351500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22859824500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       307682                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               307687                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       307682                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              307687                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.979245                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.979245                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.979245                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.979245                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        94600                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75870.079590                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75870.390407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        94600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75870.079590                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75870.390407                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 193                       # number of writebacks
system.l2.writebacks::total                       193                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       301296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            301301                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       301296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           301301                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       423000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  19846391500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19846814500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       423000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  19846391500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19846814500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.979245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.979245                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.979245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.979245                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        84600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65870.079590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65870.390407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        84600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65870.079590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65870.390407                       # average overall mshr miss latency
system.l2.replacements                         301398                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          195                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              195                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          195                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          195                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       121559                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        121559                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           27                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  27                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1190500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1190500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           27                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                27                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 44092.592593                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 44092.592593                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           27                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             27                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       920500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       920500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 34092.592593                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 34092.592593                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       473000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       473000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        94600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        94600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       423000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       423000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        84600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        84600                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         6386                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6386                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       301269                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          301269                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22858161000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22858161000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       307655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        307655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.979243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.979243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75872.927517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75872.927517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       301269                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       301269                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19845471000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19845471000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.979243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.979243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65872.927517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65872.927517                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21959219500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      496960                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    303446                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.637721                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.567627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.019473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2047.412900                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          756                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1532136                       # Number of tag accesses
system.l2.tags.data_accesses                  1532136                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21959219500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     19282944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19283264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        12352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           12352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       301296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              301301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          193                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                193                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        14572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    878125199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             878139772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        14572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            14572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         562497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               562497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         562497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        14572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    878125199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            878702269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    301080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000650500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              607983                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      301301                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        193                       # Number of write requests accepted
system.mem_ctrls.readBursts                    301301                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      193                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   188                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1836019000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1505425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7481362750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6098.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24848.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   254396                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                301301                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  193                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  233774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    412.672450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   225.616819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.936900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13317     28.52%     28.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14445     30.94%     59.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1998      4.28%     63.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          641      1.37%     65.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1543      3.30%     68.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          488      1.05%     69.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          497      1.06%     70.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          881      1.89%     72.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12879     27.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46689                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               19269440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19283264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                12352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       877.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    878.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21959216500                       # Total gap between requests
system.mem_ctrls.avgGap                      72834.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     19269120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 14572.466931258647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 877495668.732670664787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       301296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          193                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       215250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7481147500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     43050.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24829.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            142321620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             75645735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1095790080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1733284800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8850757650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        979070880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12876870765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.399292                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2448487750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    733200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18777531750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            191037840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            101539020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1053956820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1733284800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8715675060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1092824640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12888318180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        586.920595                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2664993000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    733200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18561026500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 805410268670000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29427297500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 805439695978000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3291877                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3291887                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3291877                       # number of overall hits
system.cpu.icache.overall_hits::total         3291887                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           57                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           57                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4352500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4352500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4352500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4352500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3291934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3291946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3291934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3291946                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76359.649123                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73771.186441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76359.649123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73771.186441                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           47                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3757500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3757500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3757500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3757500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79946.808511                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79946.808511                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79946.808511                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79946.808511                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3291877                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3291887                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           57                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4352500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4352500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3291934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3291946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76359.649123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73771.186441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3757500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3757500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79946.808511                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79946.808511                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 805439695978000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.001619                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3291936                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                49                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          67182.367347                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      805410268670500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000073                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001546                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6583941                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6583941                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805439695978000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805439695978000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805439695978000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 805439695978000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805439695978000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805439695978000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 805439695978000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15609548                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15609549                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15609548                       # number of overall hits
system.cpu.dcache.overall_hits::total        15609549                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3026054                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3026058                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3026054                       # number of overall misses
system.cpu.dcache.overall_misses::total       3026058                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 192299999000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 192299999000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 192299999000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 192299999000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18635602                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18635607                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18635602                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18635607                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.162380                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.162380                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.162380                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.162380                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63548.105553                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63548.021551                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63548.105553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63548.021551                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3586                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                92                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.978261                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          238                       # number of writebacks
system.cpu.dcache.writebacks::total               238                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2615522                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2615522                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2615522                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2615522                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       410532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       410532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       410532                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       410532                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  31342109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31342109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  31342109000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31342109000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022029                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022029                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022029                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022029                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 76345.105863                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76345.105863                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 76345.105863                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76345.105863                       # average overall mshr miss latency
system.cpu.dcache.replacements                 409511                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     15060647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        15060648                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3026013                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3026017                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 192298134500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 192298134500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18086660                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18086665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.167306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.167307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63548.350420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63548.266418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2615513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2615513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       410500                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       410500                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  31340643000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31340643000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 76347.485993                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76347.485993                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       548901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           41                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1864500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1864500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       548942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000075                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000075                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 45475.609756                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45475.609756                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1466000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1466000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 45812.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45812.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 805439695978000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.037347                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16020084                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            410535                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.022456                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      805410268671000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.037347                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          881                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37681749                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37681749                       # Number of data accesses

---------- End Simulation Statistics   ----------
