Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Aug 15 03:59:21 2018
| Host         : tingyuan-OptiPlex-9010 running 64-bit Ubuntu 18.04 LTS
| Command      : report_control_sets -verbose -file zedboard_base_wrapper_control_sets_placed.rpt
| Design       : zedboard_base_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   213 |
| Unused register locations in slices containing registers |   482 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            8 |
|      4 |            7 |
|      6 |            5 |
|      8 |           16 |
|     10 |            5 |
|     12 |           17 |
|     14 |           12 |
|    16+ |          143 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             696 |          123 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1306 |          245 |
| Yes          | No                    | No                     |            3630 |          430 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4382 |          588 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                                              Enable Signal                                                                                              |                                                                                             Set/Reset Signal                                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                   |                1 |              2 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                            |                1 |              2 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                           |                1 |              2 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                         |                1 |              2 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                   |                1 |              2 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                |                                                                                                                                                                                                         |                1 |              2 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                |                                                                                                                                                                                                         |                1 |              2 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg           | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[2]_i_1_n_0 |                1 |              2 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                              |                                                                                                                                                                                                         |                1 |              4 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                    |                                                                                                                                                                                                         |                1 |              4 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                  | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                1 |              4 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                   |                                                                                                                                                                                                         |                1 |              4 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[1]_i_1_n_4                                                                                           | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                1 |              4 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              4 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                  | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_0[0]                                                                                                |                1 |              4 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                2 |              6 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                2 |              6 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg           |                                                                                                                                                                                                         |                1 |              6 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              6 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              6 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift        |                                                                                                                                                                                                         |                1 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                       |                2 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                       |                1 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                             | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                            |                1 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                             | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                 |                2 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                  | zedboard_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                       |                1 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                               |                                                                                                                                                                                                         |                1 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                        |                1 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                             |                                                                                                                                                                                                         |                1 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                     | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                    |                1 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                    | zedboard_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                       |                1 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/ar_hs                                                                                                                                    |                                                                                                                                                                                                         |                3 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                     | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                         |                2 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                       | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                           |                2 |              8 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                       |                3 |             10 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                          | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                2 |             10 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                        |                                                                                                                                                                                                         |                2 |             10 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                          |                                                                                                                                                                                                         |                2 |             10 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                 |                                                                                                                                                                                                         |                1 |             10 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | zedboard_base_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                    |                3 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zedboard_base_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                           |                2 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                           |                3 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                        | zedboard_base_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                 |                1 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                               | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                2 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | zedboard_base_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                               | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                2 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                3 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zedboard_base_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                  |                2 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                  |                1 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/waddr                                                                                                                                    |                                                                                                                                                                                                         |                2 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                       | zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                    |                1 |             12 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                         |                3 |             14 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[0][0]                                                                                  |                2 |             14 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                           | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[6][0]                                                                  |                3 |             14 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |             14 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | zedboard_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                       |                3 |             14 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |             14 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |             14 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | zedboard_base_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |             14 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |             14 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                         | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                3 |             14 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                         |                2 |             14 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |             14 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                         |                1 |             16 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                          |                                                                                                                                                                                                         |                3 |             16 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                         |                1 |             16 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                       |                                                                                                                                                                                                         |                4 |             16 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                      |                                                                                                                                                                                                         |                2 |             16 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                         |                1 |             16 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                2 |             16 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/E[0]                                                                                                                            | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                3 |             16 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                     |                                                                                                                                                                                                         |                2 |             16 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                             | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                         |                3 |             16 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                        |                2 |             16 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                           |                6 |             16 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                  | zedboard_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                       |                4 |             16 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                4 |             16 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                  | zedboard_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                       |                2 |             18 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                    |                6 |             18 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |             18 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |             18 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                          | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[3][0]                                                                                |                2 |             18 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                   | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[3][0]                                                                                                |                2 |             18 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                            |                5 |             18 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                             |                3 |             22 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                       |                4 |             22 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                       |                3 |             22 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | zedboard_base_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             24 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             24 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                        | zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             24 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]_0                           | zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                6 |             24 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             24 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | zedboard_base_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |             24 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                        | zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             24 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             24 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             24 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             24 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                 |                                                                                                                                                                                                         |                4 |             26 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                  |                                                                                                                                                                                                         |                2 |             28 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                    |                                                                                                                                                                                                         |                2 |             28 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_resp_to_user/i_1_reg_194_reg[0][0]                                                                                         | zedboard_base_i/ddr_hls_test_0/inst/i_1_reg_1940                                                                                                                                                        |                3 |             28 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ap_CS_fsm_state23                                                                                                                                                   | zedboard_base_i/ddr_hls_test_0/inst/ap_NS_fsm114_out                                                                                                                                                    |                4 |             28 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ap_CS_fsm_state13                                                                                                                                                   |                                                                                                                                                                                                         |                5 |             28 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                     |                                                                                                                                                                                                         |                3 |             32 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                       |                                                                                                                                                                                                         |                5 |             32 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                     |                                                                                                                                                                                                         |                7 |             32 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                           |                9 |             34 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                   | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                4 |             40 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                    | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                4 |             40 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                        | zedboard_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                             |                9 |             44 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                               | zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             48 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | zedboard_base_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                9 |             48 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                7 |             48 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                               | zedboard_base_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                7 |             48 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |               12 |             48 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ap_CS_fsm_state4                                                                                                                                                    |                                                                                                                                                                                                         |                5 |             56 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/ar_hs                                                                                                                                    | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/rdata[31]_i_1_n_4                                                                                                                        |               12 |             56 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                5 |             58 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/tmp_10_cast_reg_371_reg[0][0]                                                                                                            |                                                                                                                                                                                                         |                6 |             58 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ap_CS_fsm_state14                                                                                                                                                   |                                                                                                                                                                                                         |                8 |             58 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                  | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                5 |             58 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                 |                                                                                                                                                                                                         |                6 |             58 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                 |                                                                                                                                                                                                         |                9 |             58 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                  |                                                                                                                                                                                                         |               10 |             58 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                     |                                                                                                                                                                                                         |                5 |             58 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                          | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                8 |             60 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                             | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                9 |             60 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                  |                                                                                                                                                                                                         |                5 |             60 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                   |                                                                                                                                                                                                         |                5 |             60 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                   | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                7 |             60 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                     | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                9 |             60 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ap_NS_fsm111_out                                                                                                                                                    | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/j_reg_183_reg[0][0]                                                                                                                      |                8 |             62 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/align_len_reg[31][0]                                                                                                   | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                8 |             62 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                           | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                7 |             62 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                  | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                6 |             62 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/q_reg[0]                                                                                                               | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                6 |             62 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/E[0]                                                                                                                                     |                                                                                                                                                                                                         |                9 |             64 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/int_num[31]_i_1_n_4                                                                                                                      | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                4 |             64 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/int_start_signal_i[31]_i_1_n_4                                                                                                           | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                7 |             64 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | zedboard_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                       |               32 |             64 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                           | zedboard_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                       |               12 |             64 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                             | zedboard_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                       |                9 |             64 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                              | zedboard_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                       |                7 |             64 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_BUS_A_s_axi_U/int_saMaster[31]_i_1_n_4                                                                                                                 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                7 |             64 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                            | zedboard_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                       |                5 |             64 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                         |                6 |             66 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                         |                7 |             66 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                                         |                8 |             66 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                         |                8 |             66 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                    |                                                                                                                                                                                                         |                9 |             68 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                                                                                         |                7 |             68 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                         |                7 |             68 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                                                                                         |                6 |             68 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                         |                7 |             68 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0[0]                                                                                                    | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |                5 |             70 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                                                                                         |                9 |             70 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |               18 |             84 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                             |                                                                                                                                                                                                         |                8 |             86 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                      |                                                                                                                                                                                                         |                9 |             88 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                    |                                                                                                                                                                                                         |               11 |             88 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                         |                                                                                                                                                                                                         |               12 |             88 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                         |                                                                                                                                                                                                         |                9 |             88 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                    |                                                                                                                                                                                                         |               10 |             94 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                         |               12 |             94 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                         |               14 |             94 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                  |                                                                                                                                                                                                         |                9 |             94 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                         |               16 |             94 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                           |               12 |            116 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][137]_i_1_n_0                                                                               |               16 |            118 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                      | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |               21 |            118 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                               |               16 |            120 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ap_CS_fsm_state3                                                                                                                                                    |                                                                                                                                                                                                         |               13 |            124 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                           |               14 |            126 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                              | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               14 |            126 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                              | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               16 |            126 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                            | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |               18 |            128 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                 |                                                                                                                                                                                                         |               16 |            128 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][137]_i_1_n_0                                                                               |               13 |            130 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ap_CS_fsm_state5                                                                                                                                                    |                                                                                                                                                                                                         |               15 |            130 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | zedboard_base_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               12 |            130 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                           | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                           |               14 |            132 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                         |               21 |            134 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                         |               15 |            134 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                            |                                                                                                                                                                                                         |               15 |            134 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               13 |            142 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                  | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               10 |            144 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                           |                                                                                                                                                                                                         |               15 |            146 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |               31 |            146 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                         |               11 |            146 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               14 |            146 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                         |               14 |            146 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                            |                                                                                                                                                                                                         |               17 |            146 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                        |               18 |            152 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                    |               15 |            156 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               15 |            156 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                         |               10 |            160 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                         |               10 |            160 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               15 |            164 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                         |               11 |            176 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                         |               11 |            176 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                         |               12 |            192 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                         |               12 |            192 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                         |               13 |            208 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 | zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                         |               13 |            208 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | zedboard_base_i/ddr_hls_test_0/inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                |               44 |            228 |
|  zedboard_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         |                                                                                                                                                                                                         |              125 |            700 |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


