# do tp2_e5_ERV25_grupo2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:50:38 on May 11,2025
# vlog -work work tp2_e5_ERV25_grupo2.vo 
# -- Compiling module tp2_e5_ERV25_grupo2
# 
# Top level modules:
# 	tp2_e5_ERV25_grupo2
# End time: 02:50:39 on May 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:50:39 on May 11,2025
# vlog -work work bht_btb_waveform.vwf.vt 
# -- Compiling module tp2_e5_ERV25_grupo2_vlg_vec_tst
# 
# Top level modules:
# 	tp2_e5_ERV25_grupo2_vlg_vec_tst
# End time: 02:50:39 on May 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.tp2_e5_ERV25_grupo2_vlg_vec_tst 
# Start time: 02:50:39 on May 11,2025
# Loading work.tp2_e5_ERV25_grupo2_vlg_vec_tst
# Loading work.tp2_e5_ERV25_grupo2
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : bht_btb_waveform.vwf.vt(69)
#    Time: 1 us  Iteration: 0  Instance: /tp2_e5_ERV25_grupo2_vlg_vec_tst
# End time: 02:50:40 on May 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
